Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 17 15:09:51 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.295        0.000                      0                  205        0.180        0.000                      0                  205        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.295        0.000                      0                  205        0.180        0.000                      0                  205        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.828ns (20.090%)  route 3.294ns (79.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.624     5.145    Uultrasonic_proximity/CLK
    SLICE_X61Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          1.140     6.741    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  Uultrasonic_proximity/outen_i_10/O
                         net (fo=2, routed)           0.848     7.713    Uultrasonic_proximity/outen_i_10_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.661     8.498    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.645     9.266    Uultrasonic_proximity/outcnt
    SLICE_X60Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.508    14.849    Uultrasonic_proximity/CLK
    SLICE_X60Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y93         FDRE (Setup_fdre_C_R)       -0.524    14.562    Uultrasonic_proximity/outcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.766ns (18.766%)  route 3.316ns (81.234%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.555     5.076    Uultrasonic_proximity/CLK
    SLICE_X10Y21         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=26, routed)          1.781     7.375    Uultrasonic_proximity/countint
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.499 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=1, routed)           0.689     8.188    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.312 r  Uultrasonic_proximity/countf[15]_i_1/O
                         net (fo=39, routed)          0.846     9.158    Uultrasonic_proximity/count
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.786    Uultrasonic_proximity/CLK
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[0]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    14.500    Uultrasonic_proximity/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.766ns (18.766%)  route 3.316ns (81.234%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.555     5.076    Uultrasonic_proximity/CLK
    SLICE_X10Y21         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=26, routed)          1.781     7.375    Uultrasonic_proximity/countint
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.499 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=1, routed)           0.689     8.188    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.312 r  Uultrasonic_proximity/countf[15]_i_1/O
                         net (fo=39, routed)          0.846     9.158    Uultrasonic_proximity/count
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.786    Uultrasonic_proximity/CLK
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[1]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    14.500    Uultrasonic_proximity/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.766ns (18.766%)  route 3.316ns (81.234%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.555     5.076    Uultrasonic_proximity/CLK
    SLICE_X10Y21         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=26, routed)          1.781     7.375    Uultrasonic_proximity/countint
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.499 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=1, routed)           0.689     8.188    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.312 r  Uultrasonic_proximity/countf[15]_i_1/O
                         net (fo=39, routed)          0.846     9.158    Uultrasonic_proximity/count
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.786    Uultrasonic_proximity/CLK
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[2]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    14.500    Uultrasonic_proximity/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/countint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.766ns (18.766%)  route 3.316ns (81.234%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.555     5.076    Uultrasonic_proximity/CLK
    SLICE_X10Y21         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  Uultrasonic_proximity/countint_reg/Q
                         net (fo=26, routed)          1.781     7.375    Uultrasonic_proximity/countint
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.499 r  Uultrasonic_proximity/countf[15]_i_2/O
                         net (fo=1, routed)           0.689     8.188    Uultrasonic_proximity/countf[15]_i_2_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.312 r  Uultrasonic_proximity/countf[15]_i_1/O
                         net (fo=39, routed)          0.846     9.158    Uultrasonic_proximity/count
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.786    Uultrasonic_proximity/CLK
    SLICE_X10Y15         FDRE                                         r  Uultrasonic_proximity/count_reg[3]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    14.500    Uultrasonic_proximity/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outen_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.029%)  route 3.306ns (79.971%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.624     5.145    Uultrasonic_proximity/CLK
    SLICE_X61Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          1.140     6.741    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  Uultrasonic_proximity/outen_i_10/O
                         net (fo=2, routed)           0.848     7.713    Uultrasonic_proximity/outen_i_10_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.661     8.498    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.657     9.279    Uultrasonic_proximity/outcnt
    SLICE_X65Y93         FDRE                                         r  Uultrasonic_proximity/outen_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.509    14.850    Uultrasonic_proximity/CLK
    SLICE_X65Y93         FDRE                                         r  Uultrasonic_proximity/outen_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X65Y93         FDRE (Setup_fdre_C_R)       -0.429    14.644    Uultrasonic_proximity/outen_reg
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.828ns (20.090%)  route 3.294ns (79.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.624     5.145    Uultrasonic_proximity/CLK
    SLICE_X61Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          1.140     6.741    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  Uultrasonic_proximity/outen_i_10/O
                         net (fo=2, routed)           0.848     7.713    Uultrasonic_proximity/outen_i_10_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.661     8.498    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.645     9.266    Uultrasonic_proximity/outcnt
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.508    14.849    Uultrasonic_proximity/CLK
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    Uultrasonic_proximity/outcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.828ns (20.090%)  route 3.294ns (79.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.624     5.145    Uultrasonic_proximity/CLK
    SLICE_X61Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          1.140     6.741    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  Uultrasonic_proximity/outen_i_10/O
                         net (fo=2, routed)           0.848     7.713    Uultrasonic_proximity/outen_i_10_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.661     8.498    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.645     9.266    Uultrasonic_proximity/outcnt
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.508    14.849    Uultrasonic_proximity/CLK
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    Uultrasonic_proximity/outcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.828ns (20.090%)  route 3.294ns (79.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.624     5.145    Uultrasonic_proximity/CLK
    SLICE_X61Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          1.140     6.741    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  Uultrasonic_proximity/outen_i_10/O
                         net (fo=2, routed)           0.848     7.713    Uultrasonic_proximity/outen_i_10_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.661     8.498    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.645     9.266    Uultrasonic_proximity/outcnt
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.508    14.849    Uultrasonic_proximity/CLK
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    Uultrasonic_proximity/outcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.828ns (20.090%)  route 3.294ns (79.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.624     5.145    Uultrasonic_proximity/CLK
    SLICE_X61Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          1.140     6.741    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  Uultrasonic_proximity/outen_i_10/O
                         net (fo=2, routed)           0.848     7.713    Uultrasonic_proximity/outen_i_10_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.661     8.498    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  Uultrasonic_proximity/outen_i_1/O
                         net (fo=11, routed)          0.645     9.266    Uultrasonic_proximity/outcnt
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.508    14.849    Uultrasonic_proximity/CLK
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    14.657    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 us_hist_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_hist_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  us_hist_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  us_hist_reg[4]/Q
                         net (fo=3, routed)           0.122     1.704    led_OBUF[0]
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.070     1.524    us_hist_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 us_hist_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_hist_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  us_hist_reg[3]/Q
                         net (fo=3, routed)           0.130     1.711    led_OBUF[1]
    SLICE_X9Y19          FDRE                                         r  us_hist_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  us_hist_reg[2]_lopt_replica/C
                         clock pessimism             -0.498     1.455    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.070     1.525    us_hist_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.591     1.474    Uultrasonic_proximity/CLK
    SLICE_X61Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          0.137     1.752    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X60Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  Uultrasonic_proximity/outcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    Uultrasonic_proximity/p_0_in__0__0[4]
    SLICE_X60Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.860     1.988    Uultrasonic_proximity/CLK
    SLICE_X60Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X60Y92         FDRE (Hold_fdre_C_D)         0.121     1.608    Uultrasonic_proximity/outcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 us_hist_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_hist_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  us_hist_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  us_hist_reg[4]/Q
                         net (fo=3, routed)           0.133     1.715    led_OBUF[0]
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[3]_lopt_replica/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.072     1.526    us_hist_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 us_hist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_obst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128     1.568 r  us_hist_reg[0]/Q
                         net (fo=1, routed)           0.054     1.623    led_OBUF[4]
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.099     1.722 r  us_obst_i_1/O
                         net (fo=1, routed)           0.000     1.722    us_obst_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  us_obst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  us_obst_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.091     1.531    us_obst_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 us_hist_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_hist_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  us_hist_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  us_hist_reg[2]/Q
                         net (fo=3, routed)           0.133     1.715    led_OBUF[2]
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  us_hist_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.066     1.520    us_hist_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.981%)  route 0.140ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.559     1.442    Uultrasonic_proximity/CLK
    SLICE_X10Y18         FDRE                                         r  Uultrasonic_proximity/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Uultrasonic_proximity/count_reg[13]/Q
                         net (fo=3, routed)           0.140     1.746    Uultrasonic_proximity/p_0_in__0[7]
    SLICE_X9Y18          FDRE                                         r  Uultrasonic_proximity/countf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    Uultrasonic_proximity/CLK
    SLICE_X9Y18          FDRE                                         r  Uultrasonic_proximity/countf_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.066     1.542    Uultrasonic_proximity/countf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.230%)  route 0.133ns (44.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.561     1.444    Uultrasonic_proximity/CLK
    SLICE_X10Y16         FDRE                                         r  Uultrasonic_proximity/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Uultrasonic_proximity/count_reg[6]/Q
                         net (fo=3, routed)           0.133     1.741    Uultrasonic_proximity/p_0_in__0[0]
    SLICE_X11Y16         FDRE                                         r  Uultrasonic_proximity/countf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.829     1.956    Uultrasonic_proximity/CLK
    SLICE_X11Y16         FDRE                                         r  Uultrasonic_proximity/countf_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X11Y16         FDRE (Hold_fdre_C_D)         0.070     1.527    Uultrasonic_proximity/countf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.560%)  route 0.131ns (44.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.560     1.443    Uultrasonic_proximity/CLK
    SLICE_X10Y17         FDRE                                         r  Uultrasonic_proximity/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Uultrasonic_proximity/count_reg[11]/Q
                         net (fo=3, routed)           0.131     1.738    Uultrasonic_proximity/p_0_in__0[5]
    SLICE_X11Y18         FDRE                                         r  Uultrasonic_proximity/countf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    Uultrasonic_proximity/CLK
    SLICE_X11Y18         FDRE                                         r  Uultrasonic_proximity/countf_reg[5]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.066     1.522    Uultrasonic_proximity/countf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.536%)  route 0.082ns (26.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    Uultrasonic_proximity/CLK
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  Uultrasonic_proximity/outcnt_reg[8]/Q
                         net (fo=5, routed)           0.082     1.685    Uultrasonic_proximity/outcnt_reg__0[8]
    SLICE_X61Y93         LUT6 (Prop_lut6_I4_O)        0.099     1.784 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.784    Uultrasonic_proximity/p_0_in__0__0[9]
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.861     1.989    Uultrasonic_proximity/CLK
    SLICE_X61Y93         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.092     1.567    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y15   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y17   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y17   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   Surface/speedB/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   Surface/speedB/cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   Surface/speedB/cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y15   Surface/speedB/cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y15   Surface/speedB/cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y15   Surface/speedB/cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y15   Surface/speedB/cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y15   Surface/speedB/cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y15   Surface/speedB/cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   Useven_seg/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   Useven_seg/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   Surface/speedB/cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   Surface/speedB/cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   Surface/speedB/cntr_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   Surface/speedB/cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   Useven_seg/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   Useven_seg/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   Surface/speedB/cntr_reg[5]/C



