fsm bound {
  in  bool i;
  in  bool j;

  void main () {
    assert !(i & j);
    fence;
  }
}

network bind_01 {
  in bool i;
  in bool j;

  inst = bind bound;
  * -> inst.*;
}

compile bind_01;

// :12: WARNING: Input port 'i' is unused
// :13: WARNING: Input port 'j' is unused

// @expect-file: bind_01__bindings.sv

// @sim/test {{{
//  reg [3:0] tick;
//
//  always @(posedge clk) begin
//    if (rst) begin
//      tick <= 4'd0;
//    end else begin
//      tick <= tick + 4'd1;
//    end
//  end
//
//  wire i = &tick;
//  wire j = ~tick[0];
// }}}

// @sim/expect: TIMEOUT at 100ns
