# 
# IC Compiler II write_def
# Release      : P-2019.03-SP1-VAL
# User Name    : divyaj2
# Date         : Sat May 30 14:25:50 2020
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ORCA_TOP ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 618576 ) ( 819976 618576 ) ( 819976 0 ) ;
COMPONENTMASKSHIFT MRDL VIARDL M9 VIA8 M8 VIA7 M7 VIA6 M6 VIA5 M5 VIA4 M4 VIA3 M3 VIA2 M2 VIA1 M1 CO PO NWELL ;
COMPONENTS 40 ;
 - I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 SRAM2RW64x32 + FIXED ( 713396 475433 ) E ;
 - I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 SRAM2RW64x32 + FIXED ( 703870 329027 ) FE ;
 - I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 SRAM2RW64x32 + FIXED ( 593962 475498 ) W ;
 - I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 SRAM2RW64x32 + FIXED ( 484054 475433 ) FE ;
 - I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM SRAM2RW128x16 + FIXED ( 662655 210633 ) FW ;
 - I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM SRAM2RW128x16 + FIXED ( 508012 210633 ) W ;
 - I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM SRAM2RW128x16 + FIXED ( 662655 108003 ) FW ;
 - I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM SRAM2RW128x16 + FIXED ( 508012 108003 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 SRAM2RW64x8 + FIXED ( 302825 132479 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 SRAM2RW64x8 + FIXED ( 205774 132479 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 SRAM2RW64x8 + FIXED ( 302825 51737 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 SRAM2RW64x8 + FIXED ( 205774 51737 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 SRAM2RW64x8 + FIXED ( 108723 293963 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 SRAM2RW64x8 + FIXED ( 11672 293963 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 SRAM2RW64x8 + FIXED ( 108723 213221 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 SRAM2RW64x8 + FIXED ( 11672 213221 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 SRAM2RW64x8 + FIXED ( 302825 293963 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 SRAM2RW64x8 + FIXED ( 205774 293963 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 SRAM2RW64x8 + FIXED ( 302825 213221 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 SRAM2RW64x8 + FIXED ( 205774 213221 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 SRAM2RW64x8 + FIXED ( 108723 132479 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 SRAM2RW64x8 + FIXED ( 11672 132479 ) W ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 SRAM2RW64x8 + FIXED ( 108723 51737 ) FW ;
 - I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 SRAM2RW64x8 + FIXED ( 11672 51737 ) W ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 SRAM2RW32x4 + FIXED ( 11672 482034 ) FS ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 SRAM2RW32x4 + FIXED ( 81277 482034 ) S ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 SRAM2RW32x4 + FIXED ( 150882 482034 ) S ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 SRAM2RW32x4 + FIXED ( 220487 482034 ) S ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 SRAM2RW32x4 + FIXED ( 11672 551969 ) N ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 SRAM2RW32x4 + FIXED ( 81277 551969 ) FN ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 SRAM2RW32x4 + FIXED ( 150882 551969 ) FN ;
 - I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 SRAM2RW32x4 + FIXED ( 220487 551969 ) FN ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 SRAM2RW32x4 + FIXED ( 290092 482034 ) FS ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 SRAM2RW32x4 + FIXED ( 359697 482034 ) FS ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 SRAM2RW32x4 + FIXED ( 290092 551969 ) N ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 SRAM2RW32x4 + FIXED ( 359697 551969 ) N ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 SRAM2RW32x4 + FIXED ( 150882 412099 ) FN ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 SRAM2RW32x4 + FIXED ( 220487 412099 ) FN ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 SRAM2RW32x4 + FIXED ( 11672 412099 ) N ;
 - I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8 SRAM2RW32x4 + FIXED ( 81277 412099 ) FN ;
END COMPONENTS
PINS 240 ;
 - sdram_clk + NET sdram_clk + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 671324 0 ) N ;
 - sys_2x_clk + NET sys_2x_clk + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 636820 0 ) N ;
 - shutdown + NET shutdown + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 67732 0 ) N ;
 - test_mode + NET test_mode + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 361396 0 ) N ;
 - test_si[5] + NET test_si[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 696404 0 ) N ;
 - test_si[4] + NET test_si[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 282964 0 ) N ;
 - test_si[3] + NET test_si[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 375380 0 ) N ;
 - test_si[2] + NET test_si[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 778484 0 ) N ;
 - test_si[1] + NET test_si[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 484212 0 ) N ;
 - test_si[0] + NET test_si[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 389972 0 ) N ;
 - test_so[5] + NET test_so[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 95092 0 ) N ;
 - test_so[4] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 406236 0 ) N ;
 - test_so[3] + NET test_so[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 590612 0 ) N ;
 - test_so[2] + NET test_so[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 443476 0 ) N ;
 - test_so[1] + NET test_so[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 230068 0 ) N ;
 - test_so[0] + NET test_so[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 709172 0 ) N ;
 - scan_enable + NET scan_enable + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 416724 0 ) N ;
 - ate_clk + NET ate_clk + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 537716 0 ) N ;
 - occ_bypass + NET occ_bypass + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 186900 0 ) N ;
 - occ_reset + NET occ_reset + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 524340 0 ) N ;
 - pclk + NET pclk + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 53748 0 ) N ;
 - prst_n + NET prst_n + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 190548 0 ) N ;
 - pidsel + NET pidsel + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 269588 0 ) N ;
 - pgnt_n + NET pgnt_n + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 254996 0 ) N ;
 - pad_in[31] + NET pad_in[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 576628 0 ) N ;
 - pad_in[30] + NET pad_in[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 187508 0 ) N ;
 - pad_in[29] + NET pad_in[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 509140 0 ) N ;
 - pad_in[28] + NET pad_in[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 201492 0 ) N ;
 - pad_in[27] + NET pad_in[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 535892 0 ) N ;
 - pad_in[26] + NET pad_in[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 68948 0 ) N ;
 - pad_in[25] + NET pad_in[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 722548 0 ) N ;
 - pad_in[24] + NET pad_in[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 684852 0 ) N ;
 - pad_in[23] + NET pad_in[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 137044 0 ) N ;
 - pad_in[22] + NET pad_in[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 403348 0 ) N ;
 - pad_in[21] + NET pad_in[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 550484 0 ) N ;
 - pad_in[20] + NET pad_in[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 806148 0 ) N ;
 - pad_in[19] + NET pad_in[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 738356 0 ) N ;
 - pad_in[18] + NET pad_in[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 604596 0 ) N ;
 - pad_in[17] + NET pad_in[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 804932 0 ) N ;
 - pad_in[16] + NET pad_in[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 683028 0 ) N ;
 - pad_in[15] + NET pad_in[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 711604 0 ) N ;
 - pad_in[14] + NET pad_in[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 765108 0 ) N ;
 - pad_in[13] + NET pad_in[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 684244 0 ) N ;
 - pad_in[12] + NET pad_in[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 619188 0 ) N ;
 - pad_in[11] + NET pad_in[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 15444 0 ) N ;
 - pad_in[10] + NET pad_in[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 510356 0 ) N ;
 - pad_in[9] + NET pad_in[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 614932 0 ) N ;
 - pad_in[8] + NET pad_in[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 724980 0 ) N ;
 - pad_in[7] + NET pad_in[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 469012 0 ) N ;
 - pad_in[6] + NET pad_in[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 697620 0 ) N ;
 - pad_in[5] + NET pad_in[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 256212 0 ) N ;
 - pad_in[4] + NET pad_in[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 618580 0 ) N ;
 - pad_in[3] + NET pad_in[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 430708 0 ) N ;
 - pad_in[2] + NET pad_in[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 81716 0 ) N ;
 - pad_in[1] + NET pad_in[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 562036 0 ) N ;
 - pad_in[0] + NET pad_in[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 376596 0 ) N ;
 - pad_out[31] + NET pad_out[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 470228 0 ) N ;
 - pad_out[30] + NET pad_out[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 456852 0 ) N ;
 - pad_out[29] + NET pad_out[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 295124 0 ) N ;
 - pad_out[28] + NET pad_out[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 669652 0 ) N ;
 - pad_out[27] + NET pad_out[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 751732 0 ) N ;
 - pad_out[26] + NET pad_out[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 323092 0 ) N ;
 - pad_out[25] + NET pad_out[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 134004 0 ) N ;
 - pad_out[24] + NET pad_out[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 147988 0 ) N ;
 - pad_out[23] + NET pad_out[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 485428 0 ) N ;
 - pad_out[22] + NET pad_out[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 749908 0 ) N ;
 - pad_out[21] + NET pad_out[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 14836 0 ) N ;
 - pad_out[20] + NET pad_out[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 56180 0 ) N ;
 - pad_out[19] + NET pad_out[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 709780 0 ) N ;
 - pad_out[18] + NET pad_out[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 40980 0 ) N ;
 - pad_out[17] + NET pad_out[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 791860 0 ) N ;
 - pad_out[16] + NET pad_out[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 109684 0 ) N ;
 - pad_out[15] + NET pad_out[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 723156 0 ) N ;
 - pad_out[14] + NET pad_out[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 162580 0 ) N ;
 - pad_out[13] + NET pad_out[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 790036 0 ) N ;
 - pad_out[12] + NET pad_out[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 136436 0 ) N ;
 - pad_out[11] + NET pad_out[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 42196 0 ) N ;
 - pad_out[10] + NET pad_out[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 615540 0 ) N ;
 - pad_out[9] + NET pad_out[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 469620 0 ) N ;
 - pad_out[8] + NET pad_out[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 670868 0 ) N ;
 - pad_out[7] + NET pad_out[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 375988 0 ) N ;
 - pad_out[6] + NET pad_out[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 161972 0 ) N ;
 - pad_out[5] + NET pad_out[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 54356 0 ) N ;
 - pad_out[4] + NET pad_out[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 68340 0 ) N ;
 - pad_out[3] + NET pad_out[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 428884 0 ) N ;
 - pad_out[2] + NET pad_out[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 107860 0 ) N ;
 - pad_out[1] + NET pad_out[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 82324 0 ) N ;
 - pad_out[0] + NET pad_out[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 617972 0 ) N ;
 - pad_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 413532 0 ) N ;
 - ppar_in + NET ppar_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 522516 0 ) N ;
 - ppar_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 406540 0 ) N ;
 - ppar_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 413228 0 ) N ;
 - pc_be_in[3] + NET pc_be_in[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 805540 0 ) N ;
 - pc_be_in[2] + NET pc_be_in[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 537108 0 ) N ;
 - pc_be_in[1] + NET pc_be_in[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 602772 0 ) N ;
 - pc_be_in[0] + NET pc_be_in[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 657492 0 ) N ;
 - pc_be_out[3] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 406844 0 ) N ;
 - pc_be_out[2] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 412924 0 ) N ;
 - pc_be_out[1] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 407148 0 ) N ;
 - pc_be_out[0] + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 412620 0 ) N ;
 - pc_be_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 407452 0 ) N ;
 - pframe_n_in + NET pframe_n_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 202708 0 ) N ;
 - pframe_n_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 412316 0 ) N ;
 - pframe_n_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 407756 0 ) N ;
 - ptrdy_n_in + NET ptrdy_n_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 149204 0 ) N ;
 - ptrdy_n_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 412012 0 ) N ;
 - ptrdy_n_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 408060 0 ) N ;
 - pirdy_n_in + NET pirdy_n_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 430100 0 ) N ;
 - pirdy_n_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 411708 0 ) N ;
 - pirdy_n_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 408364 0 ) N ;
 - pdevsel_n_in + NET pdevsel_n_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 41588 0 ) N ;
 - pdevsel_n_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 411404 0 ) N ;
 - pdevsel_n_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 408668 0 ) N ;
 - pstop_n_in + NET pstop_n_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 776660 0 ) N ;
 - pstop_n_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 411100 0 ) N ;
 - pstop_n_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 408972 0 ) N ;
 - pperr_n_in + NET pperr_n_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 55572 0 ) N ;
 - pperr_n_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 410796 0 ) N ;
 - pperr_n_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 409276 0 ) N ;
 - pserr_n_in + NET pserr_n_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 616148 0 ) N ;
 - pserr_n_out + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 410492 0 ) N ;
 - pserr_n_en + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 409580 0 ) N ;
 - preq_n + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 410188 0 ) N ;
 - pack_n + NET VSS + SPECIAL + DIRECTION OUTPUT + USE TIEOFF
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 409884 0 ) N ;
 - pm66en + NET pm66en + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 134612 0 ) N ;
 - sd_A[9] + NET sd_A[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 656884 0 ) N ;
 - sd_A[8] + NET sd_A[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 109076 0 ) N ;
 - sd_A[7] + NET sd_A[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 603988 0 ) N ;
 - sd_A[6] + NET sd_A[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 122452 0 ) N ;
 - sd_A[5] + NET sd_A[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 202100 0 ) N ;
 - sd_A[4] + NET sd_A[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 478284 0 ) N ;
 - sd_A[3] + NET sd_A[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 189940 0 ) N ;
 - sd_A[2] + NET sd_A[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 242228 0 ) N ;
 - sd_A[1] + NET sd_A[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 296340 0 ) N ;
 - sd_A[0] + NET sd_A[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 617364 0 ) N ;
 - sd_CK + NET sdram_clk + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 569940 0 ) N ;
 - sd_CKn + NET sd_CKn + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 309716 0 ) N ;
 - sd_LD + NET sd_LD + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 564468 0 ) N ;
 - sd_RW + NET sd_RW + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 763284 0 ) N ;
 - sd_BWS[1] + NET sd_BWS[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 791252 0 ) N ;
 - sd_BWS[0] + NET sd_BWS[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 630132 0 ) N ;
 - sd_DQ_in[31] + NET sd_DQ_in[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 402740 0 ) N ;
 - sd_DQ_in[30] + NET sd_DQ_in[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 108468 0 ) N ;
 - sd_DQ_in[29] + NET sd_DQ_in[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 81716 0 ) N ;
 - sd_DQ_in[28] + NET sd_DQ_in[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 736532 0 ) N ;
 - sd_DQ_in[27] + NET sd_DQ_in[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 135828 0 ) N ;
 - sd_DQ_in[26] + NET sd_DQ_in[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 335860 0 ) N ;
 - sd_DQ_in[25] + NET sd_DQ_in[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 456244 0 ) N ;
 - sd_DQ_in[24] + NET sd_DQ_in[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 228244 0 ) N ;
 - sd_DQ_in[23] + NET sd_DQ_in[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 148596 0 ) N ;
 - sd_DQ_in[22] + NET sd_DQ_in[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 188116 0 ) N ;
 - sd_DQ_in[21] + NET sd_DQ_in[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 363828 0 ) N ;
 - sd_DQ_in[20] + NET sd_DQ_in[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 255604 0 ) N ;
 - sd_DQ_in[19] + NET sd_DQ_in[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 643508 0 ) N ;
 - sd_DQ_in[18] + NET sd_DQ_in[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 229460 0 ) N ;
 - sd_DQ_in[17] + NET sd_DQ_in[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 509748 0 ) N ;
 - sd_DQ_in[16] + NET sd_DQ_in[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 349236 0 ) N ;
 - sd_DQ_in[15] + NET sd_DQ_in[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 523732 0 ) N ;
 - sd_DQ_in[14] + NET sd_DQ_in[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 724372 0 ) N ;
 - sd_DQ_in[13] + NET sd_DQ_in[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 121844 0 ) N ;
 - sd_DQ_in[12] + NET sd_DQ_in[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 751124 0 ) N ;
 - sd_DQ_in[11] + NET sd_DQ_in[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 777876 0 ) N ;
 - sd_DQ_in[10] + NET sd_DQ_in[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 175348 0 ) N ;
 - sd_DQ_in[9] + NET sd_DQ_in[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 389364 0 ) N ;
 - sd_DQ_in[8] + NET sd_DQ_in[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 750516 0 ) N ;
 - sd_DQ_in[7] + NET sd_DQ_in[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 562644 0 ) N ;
 - sd_DQ_in[6] + NET sd_DQ_in[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 670260 0 ) N ;
 - sd_DQ_in[5] + NET sd_DQ_in[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 322484 0 ) N ;
 - sd_DQ_in[4] + NET sd_DQ_in[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 764500 0 ) N ;
 - sd_DQ_in[3] + NET sd_DQ_in[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 362004 0 ) N ;
 - sd_DQ_in[2] + NET sd_DQ_in[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 710996 0 ) N ;
 - sd_DQ_in[1] + NET sd_DQ_in[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 536500 0 ) N ;
 - sd_DQ_in[0] + NET sd_DQ_in[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 484820 0 ) N ;
 - sd_DQ_out[31] + NET sd_DQ_out[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 710388 0 ) N ;
 - sd_DQ_out[30] + NET sd_DQ_out[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 563860 0 ) N ;
 - sd_DQ_out[29] + NET sd_DQ_out[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 282356 0 ) N ;
 - sd_DQ_out[28] + NET sd_DQ_out[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 737748 0 ) N ;
 - sd_DQ_out[27] + NET sd_DQ_out[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 189332 0 ) N ;
 - sd_DQ_out[26] + NET sd_DQ_out[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 268980 0 ) N ;
 - sd_DQ_out[25] + NET sd_DQ_out[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 683636 0 ) N ;
 - sd_DQ_out[24] + NET sd_DQ_out[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 723764 0 ) N ;
 - sd_DQ_out[23] + NET sd_DQ_out[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 363220 0 ) N ;
 - sd_DQ_out[22] + NET sd_DQ_out[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 135220 0 ) N ;
 - sd_DQ_out[21] + NET sd_DQ_out[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 563252 0 ) N ;
 - sd_DQ_out[20] + NET sd_DQ_out[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 295732 0 ) N ;
 - sd_DQ_out[19] + NET sd_DQ_out[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 523124 0 ) N ;
 - sd_DQ_out[18] + NET sd_DQ_out[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 603380 0 ) N ;
 - sd_DQ_out[17] + NET sd_DQ_out[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 228852 0 ) N ;
 - sd_DQ_out[16] + NET sd_DQ_out[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 590004 0 ) N ;
 - sd_DQ_out[15] + NET sd_DQ_out[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 777268 0 ) N ;
 - sd_DQ_out[14] + NET sd_DQ_out[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 763892 0 ) N ;
 - sd_DQ_out[13] + NET sd_DQ_out[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 362612 0 ) N ;
 - sd_DQ_out[12] + NET sd_DQ_out[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 4196 0 ) N ;
 - sd_DQ_out[11] + NET sd_DQ_out[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 429492 0 ) N ;
 - sd_DQ_out[10] + NET sd_DQ_out[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 549876 0 ) N ;
 - sd_DQ_out[9] + NET sd_DQ_out[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 416116 0 ) N ;
 - sd_DQ_out[8] + NET sd_DQ_out[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 616756 0 ) N ;
 - sd_DQ_out[7] + NET sd_DQ_out[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 309108 0 ) N ;
 - sd_DQ_out[6] + NET sd_DQ_out[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 442868 0 ) N ;
 - sd_DQ_out[5] + NET sd_DQ_out[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 215476 0 ) N ;
 - sd_DQ_out[4] + NET sd_DQ_out[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 697012 0 ) N ;
 - sd_DQ_out[3] + NET sd_DQ_out[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 737140 0 ) N ;
 - sd_DQ_out[2] + NET sd_DQ_out[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 790644 0 ) N ;
 - sd_DQ_out[1] + NET sd_DQ_out[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 188724 0 ) N ;
 - sd_DQ_out[0] + NET sd_DQ_out[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 54964 0 ) N ;
 - sd_DQ_en[31] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 464908 0 ) N ;
 - sd_DQ_en[30] + NET sd_DQ_en[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 413836 0 ) N ;
 - sd_DQ_en[29] + NET sd_DQ_en[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 250588 0 ) N ;
 - sd_DQ_en[28] + NET sd_DQ_en[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 675580 0 ) N ;
 - sd_DQ_en[27] + NET sd_DQ_en[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 114396 0 ) N ;
 - sd_DQ_en[26] + NET sd_DQ_en[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 434812 0 ) N ;
 - sd_DQ_en[25] + NET sd_DQ_en[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 62260 0 ) N ;
 - sd_DQ_en[24] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 275060 0 ) N ;
 - sd_DQ_en[23] + NET sd_DQ_en[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 587572 0 ) N ;
 - sd_DQ_en[22] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 200428 0 ) N ;
 - sd_DQ_en[21] + NET sd_DQ_en[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 536500 0 ) N ;
 - sd_DQ_en[20] + NET sd_DQ_en[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 16964 0 ) N ;
 - sd_DQ_en[19] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 122452 0 ) N ;
 - sd_DQ_en[18] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 439372 0 ) N ;
 - sd_DQ_en[17] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 246484 0 ) N ;
 - sd_DQ_en[16] + NET sd_DQ_en[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 647612 0 ) N ;
 - sd_DQ_en[15] + NET sd_DQ_en[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 770732 0 ) N ;
 - sd_DQ_en[14] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 469924 0 ) N ;
 - sd_DQ_en[13] + NET sd_DQ_en[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 680140 0 ) N ;
 - sd_DQ_en[12] + NET sd_DQ_en[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 103908 0 ) N ;
 - sd_DQ_en[11] + NET sd_DQ_en[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 347716 0 ) N ;
 - sd_DQ_en[10] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 521452 0 ) N ;
 - sd_DQ_en[9] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 219884 0 ) N ;
 - sd_DQ_en[8] + NET sd_DQ_en[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 804324 0 ) N ;
 - sd_DQ_en[7] + NET sd_DQ_en[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 779396 0 ) N ;
 - sd_DQ_en[6] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 191916 0 ) N ;
 - sd_DQ_en[5] + NET sd_DQ_en[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 422196 0 ) N ;
 - sd_DQ_en[4] + NET sd_DQ_en[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 545012 0 ) N ;
 - sd_DQ_en[3] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 627700 0 ) N ;
 - sd_DQ_en[2] + NET sd_DQ_en[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 733188 0 ) N ;
 - sd_DQ_en[1] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 405932 0 ) N ;
 - sd_DQ_en[0] + NET sd_DQ_en[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 56 286 )
   + PLACED ( 609308 0 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VDDH + NET VDDH + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND ;
END PINS
PINPROPERTIES 237 ;
 - PIN sdram_clk
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sys_2x_clk
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN shutdown
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_mode
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_si[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_si[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_si[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_si[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_si[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_si[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_so[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_so[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_so[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_so[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_so[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_so[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN scan_enable
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ate_clk
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN occ_bypass
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN occ_reset
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pclk
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN prst_n
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pidsel
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pgnt_n
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_in[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_out[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pad_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ppar_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ppar_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ppar_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_in[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_in[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_in[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_in[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_out[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_out[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_out[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_out[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pc_be_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pframe_n_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pframe_n_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pframe_n_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ptrdy_n_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ptrdy_n_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ptrdy_n_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pirdy_n_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pirdy_n_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pirdy_n_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pdevsel_n_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pdevsel_n_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pdevsel_n_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pstop_n_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pstop_n_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pstop_n_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pperr_n_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pperr_n_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pperr_n_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pserr_n_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pserr_n_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pserr_n_en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN preq_n
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pack_n
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN pm66en
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_A[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_CK
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_CKn
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_LD
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_RW
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_BWS[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_BWS[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_in[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_out[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sd_DQ_en[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
END PINPROPERTIES
BLOCKAGES 17 ;
 - PLACEMENT + SOFT
   RECT ( 480000 298263 ) ( 800000 300000 ) ;
 - PLACEMENT + SOFT
   RECT ( 480000 210633 ) ( 508012 298263 ) ;
 - PLACEMENT + SOFT
   RECT ( 643685 210633 ) ( 662655 298263 ) ;
 - PLACEMENT + SOFT
   RECT ( 798328 210633 ) ( 800000 298263 ) ;
 - PLACEMENT + SOFT
   RECT ( 480000 108003 ) ( 508012 195633 ) ;
 - PLACEMENT + SOFT
   RECT ( 643685 108003 ) ( 662655 195633 ) ;
 - PLACEMENT + SOFT
   RECT ( 798328 108003 ) ( 800000 195633 ) ;
 - PLACEMENT + SOFT
   RECT ( 480000 195633 ) ( 800000 210633 ) ;
 - PLACEMENT
   RECT ( 713304 606904 ) ( 808304 608576 ) ;
 - PLACEMENT
   RECT ( 593832 606904 ) ( 688984 608576 ) ;
 - PLACEMENT
   RECT ( 483936 606904 ) ( 579088 608576 ) ;
 - PLACEMENT
   RECT ( 359600 606904 ) ( 414320 608576 ) ;
 - PLACEMENT
   RECT ( 289984 606904 ) ( 344704 608576 ) ;
 - PLACEMENT
   RECT ( 220368 606904 ) ( 275240 608576 ) ;
 - PLACEMENT
   RECT ( 150752 606904 ) ( 205624 608576 ) ;
 - PLACEMENT
   RECT ( 81136 606904 ) ( 136008 608576 ) ;
 - PLACEMENT
   RECT ( 11672 606904 ) ( 66392 608576 ) ;
END BLOCKAGES
END DESIGN
