{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@256:266@HdlIdDef", "  // reset and clocks\n\n  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@257:267", "\n  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@258:268", "  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_out_clk;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_out_clk;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@255:265", "\n  // reset and clocks\n\n  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n"]], "Diff Content": {"Delete": [[261, "  wire                                          qpll_clk_0;\n"]], "Add": []}}