Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 575487e5f0174d70ba47e8736bf9073b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lfsr_func_synth xil_defaultlib.lfsr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lfsr_func_synth
