
*** Running vivado
    with args -log design_101_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_101_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_101_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_ip_project/Hardware/LUD_v3_4_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 277.887 ; gain = 23.992
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.cache/ip 
Command: synth_design -top design_101_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 414.473 ; gain = 100.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_101_wrapper' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/imports/hdl/design_101_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'design_101' declared at 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:772' bound to instance 'design_101_i' of component 'design_101' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/imports/hdl/design_101_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'design_101' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:779]
INFO: [Synth 8-3491] module 'design_101_myip_LUdecomposition_0_0' declared at 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_myip_LUdecomposition_0_0_stub.vhdl:5' bound to instance 'myip_LUdecomposition_0' of component 'design_101_myip_LUdecomposition_0_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:933]
INFO: [Synth 8-638] synthesizing module 'design_101_myip_LUdecomposition_0_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_myip_LUdecomposition_0_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'design_101_ps8_0_axi_periph_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:582]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_PVJYAK' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:79]
INFO: [Synth 8-3491] module 'design_101_auto_ds_0' declared at 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_101_auto_ds_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:372]
INFO: [Synth 8-638] synthesizing module 'design_101_auto_ds_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_101_auto_pc_0' declared at 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_101_auto_pc_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:451]
INFO: [Synth 8-638] synthesizing module 'design_101_auto_pc_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_PVJYAK' (1#1) [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_101_ps8_0_axi_periph_0' (2#1) [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:582]
INFO: [Synth 8-3491] module 'design_101_rst_ps8_0_100M_0' declared at 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'design_101_rst_ps8_0_100M_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:1023]
INFO: [Synth 8-638] synthesizing module 'design_101_rst_ps8_0_100M_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_101_zynq_ultra_ps_e_0_0' declared at 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'design_101_zynq_ultra_ps_e_0_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'design_101_zynq_ultra_ps_e_0_0' [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/.Xil/Vivado-2468-ANURAGCHOUDAFBF/realtime/design_101_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'design_101' (3#1) [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/synth/design_101.vhd:779]
INFO: [Synth 8-256] done synthesizing module 'design_101_wrapper' (4#1) [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/imports/hdl/design_101_wrapper.vhd:17]
WARNING: [Synth 8-3331] design s00_couplers_imp_PVJYAK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_PVJYAK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_101_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_101_ps8_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 470.355 ; gain = 156.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 470.355 ; gain = 156.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 470.355 ; gain = 156.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_zynq_ultra_ps_e_0_0/design_101_zynq_ultra_ps_e_0_0/design_101_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_101_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_zynq_ultra_ps_e_0_0/design_101_zynq_ultra_ps_e_0_0/design_101_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_101_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/design_101_myip_LUdecomposition_0_0/design_101_myip_LUdecomposition_0_0_in_context.xdc] for cell 'design_101_i/myip_LUdecomposition_0'
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_myip_LUdecomposition_0_0/design_101_myip_LUdecomposition_0_0/design_101_myip_LUdecomposition_0_0_in_context.xdc] for cell 'design_101_i/myip_LUdecomposition_0'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_rst_ps8_0_100M_0/design_101_rst_ps8_0_100M_0/design_101_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_101_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_rst_ps8_0_100M_0/design_101_rst_ps8_0_100M_0/design_101_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_101_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_auto_ds_0/design_101_auto_ds_0/design_101_auto_ds_0_in_context.xdc] for cell 'design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_auto_ds_0/design_101_auto_ds_0/design_101_auto_ds_0_in_context.xdc] for cell 'design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_auto_pc_0/design_101_auto_pc_0/design_101_auto_pc_0_in_context.xdc] for cell 'design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.srcs/sources_1/bd/design_101/ip/design_101_auto_pc_0/design_101_auto_pc_0/design_101_auto_pc_0_in_context.xdc] for cell 'design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.398 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1561.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.398 ; gain = 1247.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.398 ; gain = 1247.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_101_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_101_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_101_i/myip_LUdecomposition_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_101_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_101_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_101_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_101_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.398 ; gain = 1247.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1561.398 ; gain = 1247.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_101_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_101_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_101_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_101_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1561.398 ; gain = 1247.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_101_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_101_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1967.410 ; gain = 1653.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1967.410 ; gain = 1653.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |design_101_auto_ds_0                |         1|
|2     |design_101_auto_pc_0                |         1|
|3     |design_101_myip_LUdecomposition_0_0 |         1|
|4     |design_101_rst_ps8_0_100M_0         |         1|
|5     |design_101_zynq_ultra_ps_e_0_0      |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |design_101_auto_ds_0_bbox_1                |     1|
|2     |design_101_auto_pc_0_bbox_2                |     1|
|3     |design_101_myip_LUdecomposition_0_0_bbox_0 |     1|
|4     |design_101_rst_ps8_0_100M_0_bbox_3         |     1|
|5     |design_101_zynq_ultra_ps_e_0_0_bbox_4      |     1|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+------------------------------+------+
|      |Instance             |Module                        |Cells |
+------+---------------------+------------------------------+------+
|1     |top                  |                              |   911|
|2     |  design_101_i       |design_101                    |   911|
|3     |    ps8_0_axi_periph |design_101_ps8_0_axi_periph_0 |   519|
|4     |      s00_couplers   |s00_couplers_imp_PVJYAK       |   519|
+------+---------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1977.375 ; gain = 1663.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1977.375 ; gain = 572.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1977.375 ; gain = 1663.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2016.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 2029.027 ; gain = 1717.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_4_test/LUD_v3_4_test.runs/synth_1/design_101_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_101_wrapper_utilization_synth.rpt -pb design_101_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  7 11:41:49 2020...
