
---------- Begin Simulation Statistics ----------
final_tick                                13967620500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247119                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425452                       # Number of bytes of host memory used
host_op_rate                                   428959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    51.74                       # Real time elapsed on the host
host_tick_rate                              269932185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12787125                       # Number of instructions simulated
sim_ops                                      22196461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013968                       # Number of seconds simulated
sim_ticks                                 13967620500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               34                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               75                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             23                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     75                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    2787125                       # Number of instructions committed
system.cpu0.committedOps                      5268530                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             10.022957                       # CPI: cycles per instruction
system.cpu0.discardedOps                       987712                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     709853                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        10451                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     505554                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          377                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       18796036                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.099771                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     942003                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          197                       # TLB misses on write requests
system.cpu0.numCycles                        27935233                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              11997      0.23%      0.23% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4127298     78.34%     78.57% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 10116      0.19%     78.76% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.03%     78.78% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 6982      0.13%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.02%     78.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.02%     78.96% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.96% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  8488      0.16%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                31623      0.60%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.72% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.73% # Class of committed instruction
system.cpu0.op_class_0::MemRead                579297     11.00%     90.72% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               458169      8.70%     99.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            19162      0.36%     99.78% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           11442      0.22%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 5268530                       # Class of committed instruction
system.cpu0.tickCycles                        9139197                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   34                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.793524                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872138                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2418                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003185                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1712                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5007350                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357971                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443258                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu1.numCycles                        27935241                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927891                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        219492                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       868783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1468                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1737631                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1468                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              91763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22936                       # Transaction distribution
system.membus.trans_dist::CleanEvict            86298                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18495                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         91763                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       329750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       329750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 329750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8524416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8524416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8524416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110258                       # Request fanout histogram
system.membus.reqLayer4.occupancy           332006000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          591825250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       489209                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          489209                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       489209                       # number of overall hits
system.cpu0.icache.overall_hits::total         489209                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       452741                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        452741                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       452741                       # number of overall misses
system.cpu0.icache.overall_misses::total       452741                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10130538000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10130538000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10130538000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10130538000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       941950                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       941950                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       941950                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       941950                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.480642                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.480642                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.480642                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.480642                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22376.011892                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22376.011892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22376.011892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22376.011892                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       452724                       # number of writebacks
system.cpu0.icache.writebacks::total           452724                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       452741                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       452741                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       452741                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       452741                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9677798000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9677798000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9677798000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9677798000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.480642                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.480642                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.480642                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.480642                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21376.014101                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21376.014101                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21376.014101                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21376.014101                       # average overall mshr miss latency
system.cpu0.icache.replacements                452724                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       489209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         489209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       452741                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       452741                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10130538000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10130538000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       941950                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       941950                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.480642                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.480642                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22376.011892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22376.011892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       452741                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       452741                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9677798000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9677798000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.480642                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.480642                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21376.014101                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21376.014101                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999019                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             941949                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           452740                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.080552                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999019                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7988340                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7988340                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       952515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          952515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       952515                       # number of overall hits
system.cpu0.dcache.overall_hits::total         952515                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       205423                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        205423                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       205423                       # number of overall misses
system.cpu0.dcache.overall_misses::total       205423                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5587326000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5587326000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5587326000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5587326000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1157938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1157938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1157938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1157938                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177404                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177404                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177404                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177404                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27199.125706                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27199.125706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27199.125706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27199.125706                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       110715                       # number of writebacks
system.cpu0.dcache.writebacks::total           110715                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        24540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        24540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        24540                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        24540                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       180883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       180883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       180883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       180883                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4632749500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4632749500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4632749500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4632749500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156211                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156211                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156211                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156211                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25611.856836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25611.856836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25611.856836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25611.856836                       # average overall mshr miss latency
system.cpu0.dcache.replacements                180867                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       555674                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         555674                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       132825                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132825                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3460429000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3460429000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       688499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       688499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192920                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192920                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26052.542819                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26052.542819                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5180                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5180                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       127645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       127645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3210795500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3210795500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.185396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.185396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25154.103177                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25154.103177                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       396841                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        396841                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        72598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        72598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2126897000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2126897000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       469439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       469439                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.154648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.154648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29296.909006                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29296.909006                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        19360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        19360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53238                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53238                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1421954000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1421954000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.113408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.113408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26709.380518                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26709.380518                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999077                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1133398                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           180883                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.265918                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9444387                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9444387                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429355                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429355                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429355                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429355                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13856                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13856                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13856                       # number of overall misses
system.cpu1.icache.overall_misses::total        13856                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    315287000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    315287000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    315287000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    315287000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443211                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443211                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443211                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443211                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005671                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005671                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22754.546767                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22754.546767                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22754.546767                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22754.546767                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13840                       # number of writebacks
system.cpu1.icache.writebacks::total            13840                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13856                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13856                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    301431000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    301431000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    301431000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    301431000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005671                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005671                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005671                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005671                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21754.546767                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21754.546767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21754.546767                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21754.546767                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13840                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429355                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429355                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    315287000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    315287000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005671                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005671                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22754.546767                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22754.546767                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13856                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13856                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    301431000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    301431000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21754.546767                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21754.546767                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998974                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443211                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13856                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.328738                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998974                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559544                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559544                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861368                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861368                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861654                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861654                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226578                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226578                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233683                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233683                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4053305484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4053305484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4053305484                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4053305484                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087946                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095337                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095337                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037217                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037217                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038338                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038338                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17889.227922                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17889.227922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17345.316022                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17345.316022                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3247                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.036364                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61461                       # number of writebacks
system.cpu1.dcache.writebacks::total            61461                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8953                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8953                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221368                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221368                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3605283000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3605283000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3901085000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3901085000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16566.492820                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16566.492820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17622.623866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17622.623866                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221352                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983167                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983167                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163090                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163090                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2412485500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2412485500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039334                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039334                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14792.356981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14792.356981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          470                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2228126000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2228126000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13701.426639                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13701.426639                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1640819984                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1640819984                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25844.568800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25844.568800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8483                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8483                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1377157000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1377157000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25036.942096                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25036.942096                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          286                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          286                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7105                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7105                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.961304                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.961304                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    295802000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    295802000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 79028.052364                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 79028.052364                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998887                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083022                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221368                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.479229                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998887                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984064                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984064                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              392584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              147454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206528                       # number of demand (read+write) hits
system.l2.demand_hits::total                   758590                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             392584                       # number of overall hits
system.l2.overall_hits::.cpu0.data             147454                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12024                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206528                       # number of overall hits
system.l2.overall_hits::total                  758590                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             60157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             33429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14840                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110258                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            60157                       # number of overall misses
system.l2.overall_misses::.cpu0.data            33429                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1832                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14840                       # number of overall misses
system.l2.overall_misses::total                110258                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4861756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2736004500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    149238000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1244464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8991462500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4861756000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2736004500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    149238000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1244464000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8991462500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          452741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          180883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               868848                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         452741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         180883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              868848                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.184810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.132217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.184810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.132217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80817.793440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81845.239164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81461.790393                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83858.760108                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81549.298010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80817.793440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81845.239164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81461.790393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83858.760108                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81549.298010                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22936                       # number of writebacks
system.l2.writebacks::total                     22936                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        60157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        33429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110258                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        33429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4260186000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2401714500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    130918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1096064000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7888882500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4260186000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2401714500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    130918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1096064000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7888882500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.132873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.184810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.132217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126901                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.132873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.184810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.132217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126901                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70817.793440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71845.239164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71461.790393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73858.760108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71549.298010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70817.793440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71845.239164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71461.790393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73858.760108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71549.298010                       # average overall mshr miss latency
system.l2.replacements                         109682                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172176                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172176                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       466564                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           466564                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       466564                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       466564                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1020                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1020                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            42181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47567                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89748                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          11057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    897312000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    646760000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1544072000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        53238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            108243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.207690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.170866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81153.296554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86953.482119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83485.915112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        11057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    786742000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    572380000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1359122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.207690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.170866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71153.296554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76953.482119                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73485.915112                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        392584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             404608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        60157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4861756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    149238000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5010994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       452741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         466597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.132217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.132853                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80817.793440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81461.790393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80836.825888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61989                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4260186000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    130918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4391104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.132873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.132217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.132853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70817.793440                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71461.790393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70836.825888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       105273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            264234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        22372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1838692500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    597704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2436396500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       127645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.175267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82187.220633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80748.986760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81829.666823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        22372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29774                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1614972500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    523684000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2138656500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.175267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72187.220633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70748.986760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71829.666823                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.061280                       # Cycle average of tags in use
system.l2.tags.total_refs                     1736610                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.686684                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.796861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      126.771045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      128.157960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       89.432308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      635.903106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.040817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.123800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.620999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998107                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14011746                       # Number of tag accesses
system.l2.tags.data_accesses                 14011746                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       3850048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2139456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        949760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7056512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3850048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3967296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1467904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1467904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          33429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              110258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        275640937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        153172546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8394272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67997266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             505205020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    275640937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8394272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        284035208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105093348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105093348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105093348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       275640937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       153172546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8394272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67997266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            610298368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     29255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000492611750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1195                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              234016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18562                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      110258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22936                       # Number of write requests accepted
system.mem_ctrls.readBursts                    110258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3170                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1131                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1411678000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  530285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3400246750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13310.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32060.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16439                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                110258                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.347197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.871725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.912455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18533     43.60%     43.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11746     27.63%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5721     13.46%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3764      8.85%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1467      3.45%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          367      0.86%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      0.52%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          135      0.32%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          555      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.646862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.593379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.912798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            348     29.12%     29.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          661     55.31%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          164     13.72%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           13      1.09%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1195                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.513808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.489892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              894     74.81%     74.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.17%     75.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              265     22.18%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      1.67%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6787648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  268864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1262976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7056512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1467904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       485.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    505.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13966971000                       # Total gap between requests
system.mem_ctrls.avgGap                     104861.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3850048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1872320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       948032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1262976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 275640936.836736083031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 134047170.024414688349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8394271.594077173620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67873550.831367447972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90421700.675501599908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        33429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1792573750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1066282750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55789250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    485601000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 340670188750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29798.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31896.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30452.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32722.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14853077.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            108320940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             57558765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           277895940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           54945720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102049520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5916076740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        381607200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7898454825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.483206                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    942104750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12559335750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            195271860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103762890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           479351040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48065760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102049520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6177716430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        161279040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8267496540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.904436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    365268500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13136172000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            760604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       195112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       466564                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          316789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           108243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          108243                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        466597                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294008                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1358205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       542633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2606478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     57949696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18662272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18101056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96485568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          109682                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1467904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           978530                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038717                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 977061     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1469      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             978530                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1507555500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332271560                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20793980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         271479189                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         679415388                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13967620500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
