[2025-07-16 05:49:03.743621] |==============================================================================|
[2025-07-16 05:49:03.743744] |=========                      OpenRAM v1.2.47                       =========|
[2025-07-16 05:49:03.743784] |=========                                                            =========|
[2025-07-16 05:49:03.743813] |=========               VLSI Design and Automation Lab               =========|
[2025-07-16 05:49:03.743840] |=========        Computer Science and Engineering Department         =========|
[2025-07-16 05:49:03.743865] |=========            University of California Santa Cruz             =========|
[2025-07-16 05:49:03.743891] |=========                                                            =========|
[2025-07-16 05:49:03.743915] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-16 05:49:03.743939] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-16 05:49:03.743963] |=========                See LICENSE for license info                =========|
[2025-07-16 05:49:03.743986] |==============================================================================|
[2025-07-16 05:49:03.744015] ** Start: 07/16/2025 05:49:03
[2025-07-16 05:49:03.744043] Technology: freepdk45
[2025-07-16 05:49:03.744069] Total size: 2176 bits
[2025-07-16 05:49:03.744098] Word size: 17
Words: 128
Banks: 1
[2025-07-16 05:49:03.744128] RW ports: 0
R-only ports: 1
W-only ports: 1
[2025-07-16 05:49:03.744154] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2025-07-16 05:49:03.744180] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-07-16 05:49:03.744205] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-07-16 05:49:03.744230] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2025-07-16 05:49:03.744254] Only generating nominal corner timing.
[2025-07-16 05:49:03.744279] Words per row: None
[2025-07-16 05:49:03.744309] Output files are: 
[2025-07-16 05:49:03.744335] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.lvs
[2025-07-16 05:49:03.744359] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.sp
[2025-07-16 05:49:03.744381] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.v
[2025-07-16 05:49:03.744404] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.lib
[2025-07-16 05:49:03.744426] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.py
[2025-07-16 05:49:03.744449] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.html
[2025-07-16 05:49:03.744471] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.log
[2025-07-16 05:49:03.744493] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.lef
[2025-07-16 05:49:03.744515] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.gds
[2025-07-16 05:49:06.529046] ** Submodules: 2.8 seconds
[2025-07-16 05:49:06.540694] ** Placement: 0.0 seconds
[2025-07-16 05:49:27.945183] ** Routing: 21.4 seconds
[2025-07-16 05:49:27.947227] ** Verification: 0.0 seconds
[2025-07-16 05:49:27.947277] ** SRAM creation: 24.2 seconds
[2025-07-16 05:49:27.947325] SP: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.sp
[2025-07-16 05:49:28.021993] ** Spice writing: 0.1 seconds
[2025-07-16 05:49:28.022049] DELAY: Writing stimulus...
[2025-07-16 05:49:28.268957] ** DELAY: 0.2 seconds
[2025-07-16 05:49:28.319789] GDS: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.gds
[2025-07-16 05:49:28.475249] ** GDS: 0.2 seconds
[2025-07-16 05:49:28.475344] LEF: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.lef
[2025-07-16 05:49:28.488061] ** LEF: 0.0 seconds
[2025-07-16 05:49:28.488103] LVS: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.lvs.sp
[2025-07-16 05:49:28.538952] ** LVS writing: 0.1 seconds
[2025-07-16 05:49:28.539003] LIB: Characterizing... 
[2025-07-16 05:49:28.586195] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2025-07-16 05:49:28.726932] ** Characterization: 0.2 seconds
[2025-07-16 05:49:28.727137] Config: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.py
[2025-07-16 05:49:28.727173] ** Config: 0.0 seconds
[2025-07-16 05:49:28.727905] Datasheet: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.html
[2025-07-16 05:49:28.728859] ** Datasheet: 0.0 seconds
[2025-07-16 05:49:28.728897] Verilog: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_17_128_freepdk45/sram_0rw1r1w_17_128_freepdk45.v
[2025-07-16 05:49:28.729016] ** Verilog: 0.0 seconds
[2025-07-16 05:49:28.729996] ** End: 25.0 seconds
