Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar  6 12:46:09 2025
| Host         : SWQ2003 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                                Violations  
-------  --------  ---------------------------------------------------------  ----------  
SYNTH-5  Warning   Mapped onto distributed RAM because of timing constraints  1024        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.303        0.000                      0                38829        0.194        0.000                      0                38829        2.633        0.000                       0                  5305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk_in              {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 25.000}     50.000          20.000          
  clkfbout_clk_pll  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out_clk_pll        21.303        0.000                      0                38829        0.194        0.000                      0                38829       24.232        0.000                       0                  5301  
  clkfbout_clk_pll                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_out_clk_pll                     
(none)            clkfbout_clk_pll                    
(none)                              clk_out_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       21.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.303ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[19][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        28.219ns  (logic 1.437ns (5.092%)  route 26.782ns (94.908%))
  Logic Levels:           22  (LUT2=2 LUT3=3 LUT5=2 LUT6=13 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 47.903 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 r  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 r  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 r  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 r  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 r  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 r  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 r  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 f  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 f  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          1.229     9.234    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y38         LUT5 (Prop_lut5_I0_O)        0.043     9.277 r  instmem/_alu_out_T_5_carry__1_i_4/O
                         net (fo=19, routed)          1.759    11.036    instmem/op1_data[8]
    SLICE_X23Y36         LUT3 (Prop_lut3_I2_O)        0.043    11.079 f  instmem/reg_x_reg_r1_0_31_0_5_i_696/O
                         net (fo=2, routed)           0.378    11.457    instmem/reg_x_reg_r1_0_31_0_5_i_696_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I4_O)        0.043    11.500 f  instmem/reg_x_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.349    11.849    instmem/reg_x_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.043    11.892 f  instmem/reg_x_reg_r1_0_31_0_5_i_186/O
                         net (fo=4, routed)           0.253    12.144    instmem/reg_x_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.043    12.187 r  instmem/reg_x_reg_r1_0_31_0_5_i_89/O
                         net (fo=2, routed)           0.477    12.665    instmem/reg_x_reg_r1_0_31_0_5_i_89_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.043    12.708 r  instmem/reg_x_reg_r1_0_31_0_5_i_26/O
                         net (fo=108, routed)         3.927    16.635    instmem/core_io_datamem_addr[3]
    SLICE_X69Y77         LUT2 (Prop_lut2_I0_O)        0.043    16.678 r  instmem/mem[14][6]_i_6/O
                         net (fo=126, routed)         3.636    20.314    instmem/mem[14][6]_i_6_n_0
    SLICE_X23Y74         LUT6 (Prop_lut6_I2_O)        0.043    20.357 r  instmem/reg_x_reg_r1_0_31_18_23_i_187/O
                         net (fo=1, routed)           0.664    21.021    instmem/reg_x_reg_r1_0_31_18_23_i_187_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I4_O)        0.043    21.064 r  instmem/reg_x_reg_r1_0_31_18_23_i_87/O
                         net (fo=1, routed)           0.912    21.976    instmem/reg_x_reg_r1_0_31_18_23_i_87_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.043    22.019 r  instmem/reg_x_reg_r1_0_31_18_23_i_42/O
                         net (fo=2, routed)           1.064    23.083    instmem/core_io_datamem_rdata[22]
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.043    23.126 r  instmem/mem[0][6]_i_3/O
                         net (fo=128, routed)         2.377    25.503    instmem/mem[0][6]_i_3_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.043    25.546 r  instmem/mem[19][6]_i_2/O
                         net (fo=1, routed)           0.375    25.921    instmem/mem[19][6]_i_2_n_0
    SLICE_X48Y78         LUT3 (Prop_lut3_I2_O)        0.043    25.964 r  instmem/mem[19][6]_i_1/O
                         net (fo=1, routed)           0.000    25.964    instmem/mem[19][6]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  instmem/mem_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.256    47.903    instmem/CLK
    SLICE_X48Y78         FDRE                                         r  instmem/mem_reg[19][6]/C
                         clock pessimism             -0.467    47.436    
                         clock uncertainty           -0.202    47.234    
    SLICE_X48Y78         FDRE (Setup_fdre_C_D)        0.033    47.267    instmem/mem_reg[19][6]
  -------------------------------------------------------------------
                         required time                         47.267    
                         arrival time                         -25.964    
  -------------------------------------------------------------------
                         slack                                 21.303    

Slack (MET) :             21.418ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[106][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        28.109ns  (logic 1.394ns (4.959%)  route 26.715ns (95.041%))
  Logic Levels:           21  (LUT2=3 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 47.907 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 r  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 r  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          0.875     8.880    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I3_O)        0.043     8.923 f  instmem/reg_csr_reg_0_127_2_2_i_3/O
                         net (fo=21, routed)          1.685    10.608    instmem/op1_data[2]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.043    10.651 r  instmem/reg_x_reg_r1_0_31_0_5_i_282/O
                         net (fo=3, routed)           0.533    11.184    instmem/reg_x_reg_r1_0_31_0_5_i_282_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.043    11.227 r  instmem/reg_x_reg_r1_0_31_0_5_i_152/O
                         net (fo=4, routed)           0.640    11.867    instmem/reg_x_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.043    11.910 f  instmem/reg_x_reg_r1_0_31_0_5_i_96/O
                         net (fo=2, routed)           0.319    12.229    instmem/reg_x_reg_r1_0_31_0_5_i_96_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I1_O)        0.043    12.272 f  instmem/reg_x_reg_r1_0_31_0_5_i_28/O
                         net (fo=131, routed)         4.230    16.502    instmem/core_io_datamem_addr[2]
    SLICE_X73Y80         LUT2 (Prop_lut2_I1_O)        0.043    16.545 r  instmem/reg_x_reg_r1_0_31_0_5_i_614/O
                         net (fo=116, routed)         3.773    20.318    instmem/reg_x_reg_r1_0_31_0_5_i_614_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.043    20.361 r  instmem/reg_x_reg_r1_0_31_0_5_i_307/O
                         net (fo=1, routed)           0.457    20.818    instmem/reg_x_reg_r1_0_31_0_5_i_307_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.043    20.861 r  instmem/reg_x_reg_r1_0_31_0_5_i_170/O
                         net (fo=2, routed)           0.463    21.324    instmem/reg_x_reg_r1_0_31_0_5_i_170_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I3_O)        0.043    21.367 r  instmem/reg_x_reg_r1_0_31_0_5_i_81/O
                         net (fo=2, routed)           0.523    21.890    instmem/core_io_datamem_rdata[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I3_O)        0.043    21.933 r  instmem/mem[0][1]_i_3/O
                         net (fo=128, routed)         2.795    24.728    instmem/mem[0][1]_i_3_n_0
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.043    24.771 r  instmem/mem[106][1]_i_3/O
                         net (fo=1, routed)           1.039    25.811    instmem/mem[106][1]_i_3_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.043    25.854 r  instmem/mem[106][1]_i_1/O
                         net (fo=1, routed)           0.000    25.854    instmem/mem[106][1]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  instmem/mem_reg[106][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.260    47.907    instmem/CLK
    SLICE_X56Y56         FDRE                                         r  instmem/mem_reg[106][1]/C
                         clock pessimism             -0.467    47.440    
                         clock uncertainty           -0.202    47.238    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)        0.034    47.272    instmem/mem_reg[106][1]
  -------------------------------------------------------------------
                         required time                         47.272    
                         arrival time                         -25.854    
  -------------------------------------------------------------------
                         slack                                 21.418    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[34][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        28.010ns  (logic 1.394ns (4.977%)  route 26.616ns (95.023%))
  Logic Levels:           21  (LUT2=2 LUT3=2 LUT5=2 LUT6=13 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 47.898 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 r  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 r  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 r  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 r  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 r  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 r  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 r  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 f  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 f  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          1.229     9.234    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y38         LUT5 (Prop_lut5_I0_O)        0.043     9.277 r  instmem/_alu_out_T_5_carry__1_i_4/O
                         net (fo=19, routed)          1.759    11.036    instmem/op1_data[8]
    SLICE_X23Y36         LUT3 (Prop_lut3_I2_O)        0.043    11.079 f  instmem/reg_x_reg_r1_0_31_0_5_i_696/O
                         net (fo=2, routed)           0.378    11.457    instmem/reg_x_reg_r1_0_31_0_5_i_696_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I4_O)        0.043    11.500 f  instmem/reg_x_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.349    11.849    instmem/reg_x_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.043    11.892 f  instmem/reg_x_reg_r1_0_31_0_5_i_186/O
                         net (fo=4, routed)           0.253    12.144    instmem/reg_x_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.043    12.187 r  instmem/reg_x_reg_r1_0_31_0_5_i_89/O
                         net (fo=2, routed)           0.477    12.665    instmem/reg_x_reg_r1_0_31_0_5_i_89_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.043    12.708 r  instmem/reg_x_reg_r1_0_31_0_5_i_26/O
                         net (fo=108, routed)         3.927    16.635    instmem/core_io_datamem_addr[3]
    SLICE_X69Y77         LUT2 (Prop_lut2_I0_O)        0.043    16.678 r  instmem/mem[14][6]_i_6/O
                         net (fo=126, routed)         3.636    20.314    instmem/mem[14][6]_i_6_n_0
    SLICE_X23Y74         LUT6 (Prop_lut6_I2_O)        0.043    20.357 r  instmem/reg_x_reg_r1_0_31_18_23_i_187/O
                         net (fo=1, routed)           0.664    21.021    instmem/reg_x_reg_r1_0_31_18_23_i_187_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I4_O)        0.043    21.064 r  instmem/reg_x_reg_r1_0_31_18_23_i_87/O
                         net (fo=1, routed)           0.912    21.976    instmem/reg_x_reg_r1_0_31_18_23_i_87_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.043    22.019 r  instmem/reg_x_reg_r1_0_31_18_23_i_42/O
                         net (fo=2, routed)           1.064    23.083    instmem/core_io_datamem_rdata[22]
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.043    23.126 r  instmem/mem[0][6]_i_3/O
                         net (fo=128, routed)         2.586    25.712    instmem/mem[0][6]_i_3_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.043    25.755 r  instmem/mem[34][6]_i_1/O
                         net (fo=1, routed)           0.000    25.755    instmem/mem[34][6]_i_1_n_0
    SLICE_X52Y74         FDRE                                         r  instmem/mem_reg[34][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.251    47.898    instmem/CLK
    SLICE_X52Y74         FDRE                                         r  instmem/mem_reg[34][6]/C
                         clock pessimism             -0.467    47.431    
                         clock uncertainty           -0.202    47.229    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)        0.033    47.262    instmem/mem_reg[34][6]
  -------------------------------------------------------------------
                         required time                         47.262    
                         arrival time                         -25.755    
  -------------------------------------------------------------------
                         slack                                 21.507    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[25][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        27.979ns  (logic 1.351ns (4.829%)  route 26.628ns (95.171%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT5=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 47.910 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 r  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 r  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          0.875     8.880    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I3_O)        0.043     8.923 r  instmem/reg_csr_reg_0_127_2_2_i_3/O
                         net (fo=21, routed)          1.685    10.608    instmem/op1_data[2]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.043    10.651 f  instmem/reg_x_reg_r1_0_31_0_5_i_282/O
                         net (fo=3, routed)           0.533    11.184    instmem/reg_x_reg_r1_0_31_0_5_i_282_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.043    11.227 f  instmem/reg_x_reg_r1_0_31_0_5_i_152/O
                         net (fo=4, routed)           0.635    11.862    instmem/reg_x_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.043    11.905 f  instmem/reg_x_reg_r1_0_31_0_5_i_75/O
                         net (fo=3, routed)           0.202    12.107    instmem/reg_x_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.043    12.150 r  instmem/reg_x_reg_r1_0_31_0_5_i_22/O
                         net (fo=105, routed)         3.166    15.316    instmem/reg_x_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.043    15.359 f  instmem/mem[44][7]_i_5/O
                         net (fo=185, routed)         4.761    20.120    instmem/mem[44][7]_i_5_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.043    20.163 r  instmem/reg_x_reg_r1_0_31_0_5_i_411/O
                         net (fo=1, routed)           0.450    20.613    instmem/reg_x_reg_r1_0_31_0_5_i_411_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.043    20.656 f  instmem/reg_x_reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.839    21.495    instmem/reg_x_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.043    21.538 r  instmem/reg_x_reg_r1_0_31_0_5_i_112/O
                         net (fo=2, routed)           1.114    22.652    instmem/core_io_datamem_rdata[4]
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.043    22.695 r  instmem/mem[0][4]_i_2/O
                         net (fo=130, routed)         2.985    25.681    instmem/mem[0][4]_i_2_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.043    25.724 r  instmem/mem[25][4]_i_1/O
                         net (fo=1, routed)           0.000    25.724    instmem/mem[25][4]_i_1_n_0
    SLICE_X45Y81         FDRE                                         r  instmem/mem_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.263    47.910    instmem/CLK
    SLICE_X45Y81         FDRE                                         r  instmem/mem_reg[25][4]/C
                         clock pessimism             -0.467    47.443    
                         clock uncertainty           -0.202    47.241    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)        0.034    47.275    instmem/mem_reg[25][4]
  -------------------------------------------------------------------
                         required time                         47.275    
                         arrival time                         -25.724    
  -------------------------------------------------------------------
                         slack                                 21.551    

Slack (MET) :             21.627ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[40][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        27.902ns  (logic 1.351ns (4.842%)  route 26.551ns (95.158%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 r  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 r  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          0.875     8.880    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I3_O)        0.043     8.923 r  instmem/reg_csr_reg_0_127_2_2_i_3/O
                         net (fo=21, routed)          1.685    10.608    instmem/op1_data[2]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.043    10.651 f  instmem/reg_x_reg_r1_0_31_0_5_i_282/O
                         net (fo=3, routed)           0.533    11.184    instmem/reg_x_reg_r1_0_31_0_5_i_282_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.043    11.227 f  instmem/reg_x_reg_r1_0_31_0_5_i_152/O
                         net (fo=4, routed)           0.635    11.862    instmem/reg_x_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.043    11.905 f  instmem/reg_x_reg_r1_0_31_0_5_i_75/O
                         net (fo=3, routed)           0.202    12.107    instmem/reg_x_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.043    12.150 r  instmem/reg_x_reg_r1_0_31_0_5_i_22/O
                         net (fo=105, routed)         3.166    15.316    instmem/reg_x_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.043    15.359 f  instmem/mem[44][7]_i_5/O
                         net (fo=185, routed)         4.761    20.120    instmem/mem[44][7]_i_5_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.043    20.163 r  instmem/reg_x_reg_r1_0_31_0_5_i_411/O
                         net (fo=1, routed)           0.450    20.613    instmem/reg_x_reg_r1_0_31_0_5_i_411_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.043    20.656 f  instmem/reg_x_reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.839    21.495    instmem/reg_x_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.043    21.538 r  instmem/reg_x_reg_r1_0_31_0_5_i_112/O
                         net (fo=2, routed)           1.114    22.652    instmem/core_io_datamem_rdata[4]
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.043    22.695 r  instmem/mem[0][4]_i_2/O
                         net (fo=130, routed)         2.909    25.604    instmem/mem[0][4]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.043    25.647 r  instmem/mem[40][4]_i_1/O
                         net (fo=1, routed)           0.000    25.647    instmem/mem[40][4]_i_1_n_0
    SLICE_X45Y79         FDRE                                         r  instmem/mem_reg[40][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.262    47.909    instmem/CLK
    SLICE_X45Y79         FDRE                                         r  instmem/mem_reg[40][4]/C
                         clock pessimism             -0.467    47.442    
                         clock uncertainty           -0.202    47.240    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)        0.034    47.274    instmem/mem_reg[40][4]
  -------------------------------------------------------------------
                         required time                         47.274    
                         arrival time                         -25.647    
  -------------------------------------------------------------------
                         slack                                 21.627    

Slack (MET) :             21.635ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        27.886ns  (logic 1.437ns (5.153%)  route 26.449ns (94.847%))
  Logic Levels:           22  (LUT2=2 LUT3=3 LUT5=2 LUT6=13 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 r  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 r  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 r  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 r  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 r  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 r  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 r  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 f  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 f  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          1.229     9.234    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y38         LUT5 (Prop_lut5_I0_O)        0.043     9.277 r  instmem/_alu_out_T_5_carry__1_i_4/O
                         net (fo=19, routed)          1.759    11.036    instmem/op1_data[8]
    SLICE_X23Y36         LUT3 (Prop_lut3_I2_O)        0.043    11.079 f  instmem/reg_x_reg_r1_0_31_0_5_i_696/O
                         net (fo=2, routed)           0.378    11.457    instmem/reg_x_reg_r1_0_31_0_5_i_696_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I4_O)        0.043    11.500 f  instmem/reg_x_reg_r1_0_31_0_5_i_343/O
                         net (fo=1, routed)           0.349    11.849    instmem/reg_x_reg_r1_0_31_0_5_i_343_n_0
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.043    11.892 f  instmem/reg_x_reg_r1_0_31_0_5_i_186/O
                         net (fo=4, routed)           0.253    12.144    instmem/reg_x_reg_r1_0_31_0_5_i_186_n_0
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.043    12.187 r  instmem/reg_x_reg_r1_0_31_0_5_i_89/O
                         net (fo=2, routed)           0.477    12.665    instmem/reg_x_reg_r1_0_31_0_5_i_89_n_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.043    12.708 r  instmem/reg_x_reg_r1_0_31_0_5_i_26/O
                         net (fo=108, routed)         3.927    16.635    instmem/core_io_datamem_addr[3]
    SLICE_X69Y77         LUT2 (Prop_lut2_I0_O)        0.043    16.678 r  instmem/mem[14][6]_i_6/O
                         net (fo=126, routed)         3.636    20.314    instmem/mem[14][6]_i_6_n_0
    SLICE_X23Y74         LUT6 (Prop_lut6_I2_O)        0.043    20.357 r  instmem/reg_x_reg_r1_0_31_18_23_i_187/O
                         net (fo=1, routed)           0.664    21.021    instmem/reg_x_reg_r1_0_31_18_23_i_187_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I4_O)        0.043    21.064 r  instmem/reg_x_reg_r1_0_31_18_23_i_87/O
                         net (fo=1, routed)           0.912    21.976    instmem/reg_x_reg_r1_0_31_18_23_i_87_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.043    22.019 r  instmem/reg_x_reg_r1_0_31_18_23_i_42/O
                         net (fo=2, routed)           1.064    23.083    instmem/core_io_datamem_rdata[22]
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.043    23.126 r  instmem/mem[0][6]_i_3/O
                         net (fo=128, routed)         2.187    25.313    instmem/mem[0][6]_i_3_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.043    25.356 r  instmem/mem[26][6]_i_2/O
                         net (fo=1, routed)           0.232    25.588    instmem/mem[26][6]_i_2_n_0
    SLICE_X49Y76         LUT3 (Prop_lut3_I2_O)        0.043    25.631 r  instmem/mem[26][6]_i_1/O
                         net (fo=1, routed)           0.000    25.631    instmem/mem[26][6]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  instmem/mem_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.254    47.901    instmem/CLK
    SLICE_X49Y76         FDRE                                         r  instmem/mem_reg[26][6]/C
                         clock pessimism             -0.467    47.434    
                         clock uncertainty           -0.202    47.232    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.034    47.266    instmem/mem_reg[26][6]
  -------------------------------------------------------------------
                         required time                         47.266    
                         arrival time                         -25.631    
  -------------------------------------------------------------------
                         slack                                 21.635    

Slack (MET) :             21.696ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[45][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        27.860ns  (logic 1.351ns (4.849%)  route 26.509ns (95.151%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 r  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 r  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          0.875     8.880    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I3_O)        0.043     8.923 r  instmem/reg_csr_reg_0_127_2_2_i_3/O
                         net (fo=21, routed)          1.685    10.608    instmem/op1_data[2]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.043    10.651 f  instmem/reg_x_reg_r1_0_31_0_5_i_282/O
                         net (fo=3, routed)           0.533    11.184    instmem/reg_x_reg_r1_0_31_0_5_i_282_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.043    11.227 f  instmem/reg_x_reg_r1_0_31_0_5_i_152/O
                         net (fo=4, routed)           0.635    11.862    instmem/reg_x_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.043    11.905 f  instmem/reg_x_reg_r1_0_31_0_5_i_75/O
                         net (fo=3, routed)           0.202    12.107    instmem/reg_x_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.043    12.150 r  instmem/reg_x_reg_r1_0_31_0_5_i_22/O
                         net (fo=105, routed)         3.166    15.316    instmem/reg_x_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.043    15.359 f  instmem/mem[44][7]_i_5/O
                         net (fo=185, routed)         4.761    20.120    instmem/mem[44][7]_i_5_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.043    20.163 r  instmem/reg_x_reg_r1_0_31_0_5_i_411/O
                         net (fo=1, routed)           0.450    20.613    instmem/reg_x_reg_r1_0_31_0_5_i_411_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.043    20.656 f  instmem/reg_x_reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.839    21.495    instmem/reg_x_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.043    21.538 r  instmem/reg_x_reg_r1_0_31_0_5_i_112/O
                         net (fo=2, routed)           1.114    22.652    instmem/core_io_datamem_rdata[4]
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.043    22.695 r  instmem/mem[0][4]_i_2/O
                         net (fo=130, routed)         2.867    25.562    instmem/mem[0][4]_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.043    25.605 r  instmem/mem[45][4]_i_1/O
                         net (fo=1, routed)           0.000    25.605    instmem/mem[45][4]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  instmem/mem_reg[45][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.259    47.906    instmem/CLK
    SLICE_X42Y76         FDRE                                         r  instmem/mem_reg[45][4]/C
                         clock pessimism             -0.467    47.439    
                         clock uncertainty           -0.202    47.237    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)        0.064    47.301    instmem/mem_reg[45][4]
  -------------------------------------------------------------------
                         required time                         47.301    
                         arrival time                         -25.605    
  -------------------------------------------------------------------
                         slack                                 21.696    

Slack (MET) :             21.736ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 1.351ns (4.861%)  route 26.442ns (95.139%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT5=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 47.910 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 r  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 r  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          0.875     8.880    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I3_O)        0.043     8.923 r  instmem/reg_csr_reg_0_127_2_2_i_3/O
                         net (fo=21, routed)          1.685    10.608    instmem/op1_data[2]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.043    10.651 f  instmem/reg_x_reg_r1_0_31_0_5_i_282/O
                         net (fo=3, routed)           0.533    11.184    instmem/reg_x_reg_r1_0_31_0_5_i_282_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.043    11.227 f  instmem/reg_x_reg_r1_0_31_0_5_i_152/O
                         net (fo=4, routed)           0.635    11.862    instmem/reg_x_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.043    11.905 f  instmem/reg_x_reg_r1_0_31_0_5_i_75/O
                         net (fo=3, routed)           0.202    12.107    instmem/reg_x_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.043    12.150 r  instmem/reg_x_reg_r1_0_31_0_5_i_22/O
                         net (fo=105, routed)         3.166    15.316    instmem/reg_x_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.043    15.359 f  instmem/mem[44][7]_i_5/O
                         net (fo=185, routed)         4.761    20.120    instmem/mem[44][7]_i_5_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.043    20.163 r  instmem/reg_x_reg_r1_0_31_0_5_i_411/O
                         net (fo=1, routed)           0.450    20.613    instmem/reg_x_reg_r1_0_31_0_5_i_411_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.043    20.656 f  instmem/reg_x_reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.839    21.495    instmem/reg_x_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.043    21.538 r  instmem/reg_x_reg_r1_0_31_0_5_i_112/O
                         net (fo=2, routed)           1.114    22.652    instmem/core_io_datamem_rdata[4]
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.043    22.695 r  instmem/mem[0][4]_i_2/O
                         net (fo=130, routed)         2.800    25.495    instmem/mem[0][4]_i_2_n_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I3_O)        0.043    25.538 r  instmem/mem[13][4]_i_1/O
                         net (fo=1, routed)           0.000    25.538    instmem/mem[13][4]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  instmem/mem_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.263    47.910    instmem/CLK
    SLICE_X47Y80         FDRE                                         r  instmem/mem_reg[13][4]/C
                         clock pessimism             -0.467    47.443    
                         clock uncertainty           -0.202    47.241    
    SLICE_X47Y80         FDRE (Setup_fdre_C_D)        0.034    47.275    instmem/mem_reg[13][4]
  -------------------------------------------------------------------
                         required time                         47.275    
                         arrival time                         -25.538    
  -------------------------------------------------------------------
                         slack                                 21.736    

Slack (MET) :             21.746ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[37][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        27.809ns  (logic 1.351ns (4.858%)  route 26.458ns (95.142%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 r  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 r  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          0.875     8.880    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I3_O)        0.043     8.923 r  instmem/reg_csr_reg_0_127_2_2_i_3/O
                         net (fo=21, routed)          1.685    10.608    instmem/op1_data[2]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.043    10.651 f  instmem/reg_x_reg_r1_0_31_0_5_i_282/O
                         net (fo=3, routed)           0.533    11.184    instmem/reg_x_reg_r1_0_31_0_5_i_282_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.043    11.227 f  instmem/reg_x_reg_r1_0_31_0_5_i_152/O
                         net (fo=4, routed)           0.635    11.862    instmem/reg_x_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.043    11.905 f  instmem/reg_x_reg_r1_0_31_0_5_i_75/O
                         net (fo=3, routed)           0.202    12.107    instmem/reg_x_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.043    12.150 r  instmem/reg_x_reg_r1_0_31_0_5_i_22/O
                         net (fo=105, routed)         3.166    15.316    instmem/reg_x_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.043    15.359 f  instmem/mem[44][7]_i_5/O
                         net (fo=185, routed)         4.761    20.120    instmem/mem[44][7]_i_5_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.043    20.163 r  instmem/reg_x_reg_r1_0_31_0_5_i_411/O
                         net (fo=1, routed)           0.450    20.613    instmem/reg_x_reg_r1_0_31_0_5_i_411_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.043    20.656 f  instmem/reg_x_reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.839    21.495    instmem/reg_x_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.043    21.538 r  instmem/reg_x_reg_r1_0_31_0_5_i_112/O
                         net (fo=2, routed)           1.114    22.652    instmem/core_io_datamem_rdata[4]
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.043    22.695 r  instmem/mem[0][4]_i_2/O
                         net (fo=130, routed)         2.816    25.511    instmem/mem[0][4]_i_2_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.043    25.554 r  instmem/mem[37][4]_i_1/O
                         net (fo=1, routed)           0.000    25.554    instmem/mem[37][4]_i_1_n_0
    SLICE_X44Y75         FDRE                                         r  instmem/mem_reg[37][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.257    47.904    instmem/CLK
    SLICE_X44Y75         FDRE                                         r  instmem/mem_reg[37][4]/C
                         clock pessimism             -0.467    47.437    
                         clock uncertainty           -0.202    47.235    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)        0.065    47.300    instmem/mem_reg[37][4]
  -------------------------------------------------------------------
                         required time                         47.300    
                         arrival time                         -25.554    
  -------------------------------------------------------------------
                         slack                                 21.746    

Slack (MET) :             21.774ns  (required time - arrival time)
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[34][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out_clk_pll rise@50.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        27.750ns  (logic 1.351ns (4.868%)  route 26.399ns (95.132%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT5=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 47.905 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.752     7.099    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.043     7.142 r  instmem/reg_csr_reg_0_127_0_0_i_7/O
                         net (fo=9, routed)           0.821     7.962    instmem/reg_csr_reg_0_127_0_0_i_7_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.043     8.005 r  instmem/reg_csr_reg_0_127_9_9_i_3/O
                         net (fo=58, routed)          0.875     8.880    instmem/reg_csr_reg_0_127_9_9_i_3_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I3_O)        0.043     8.923 r  instmem/reg_csr_reg_0_127_2_2_i_3/O
                         net (fo=21, routed)          1.685    10.608    instmem/op1_data[2]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.043    10.651 f  instmem/reg_x_reg_r1_0_31_0_5_i_282/O
                         net (fo=3, routed)           0.533    11.184    instmem/reg_x_reg_r1_0_31_0_5_i_282_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.043    11.227 f  instmem/reg_x_reg_r1_0_31_0_5_i_152/O
                         net (fo=4, routed)           0.635    11.862    instmem/reg_x_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I2_O)        0.043    11.905 f  instmem/reg_x_reg_r1_0_31_0_5_i_75/O
                         net (fo=3, routed)           0.202    12.107    instmem/reg_x_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.043    12.150 r  instmem/reg_x_reg_r1_0_31_0_5_i_22/O
                         net (fo=105, routed)         3.166    15.316    instmem/reg_x_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.043    15.359 f  instmem/mem[44][7]_i_5/O
                         net (fo=185, routed)         4.761    20.120    instmem/mem[44][7]_i_5_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.043    20.163 r  instmem/reg_x_reg_r1_0_31_0_5_i_411/O
                         net (fo=1, routed)           0.450    20.613    instmem/reg_x_reg_r1_0_31_0_5_i_411_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.043    20.656 f  instmem/reg_x_reg_r1_0_31_0_5_i_224/O
                         net (fo=1, routed)           0.839    21.495    instmem/reg_x_reg_r1_0_31_0_5_i_224_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.043    21.538 r  instmem/reg_x_reg_r1_0_31_0_5_i_112/O
                         net (fo=2, routed)           1.114    22.652    instmem/core_io_datamem_rdata[4]
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.043    22.695 r  instmem/mem[0][4]_i_2/O
                         net (fo=130, routed)         2.757    25.452    instmem/mem[0][4]_i_2_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I2_O)        0.043    25.495 r  instmem/mem[34][4]_i_1/O
                         net (fo=1, routed)           0.000    25.495    instmem/mem[34][4]_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  instmem/mem_reg[34][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     50.000    50.000 r  
    AA23                                              0.000    50.000 r  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676    50.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    51.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    44.569 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    46.564    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    46.647 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.258    47.905    instmem/CLK
    SLICE_X43Y74         FDRE                                         r  instmem/mem_reg[34][4]/C
                         clock pessimism             -0.467    47.438    
                         clock uncertainty           -0.202    47.236    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.033    47.269    instmem/mem_reg[34][4]
  -------------------------------------------------------------------
                         required time                         47.269    
                         arrival time                         -25.495    
  -------------------------------------------------------------------
                         slack                                 21.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 instmem/mem_reg[58][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[58][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.335%)  route 0.126ns (49.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.599    -0.693    instmem/CLK
    SLICE_X30Y68         FDRE                                         r  instmem/mem_reg[58][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.593 r  instmem/mem_reg[58][6]/Q
                         net (fo=9, routed)           0.126    -0.467    instmem/mem_reg_n_0_[58][6]
    SLICE_X30Y68         LUT6 (Prop_lut6_I2_O)        0.028    -0.439 r  instmem/mem[58][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    instmem/mem[58][6]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  instmem/mem_reg[58][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.816    -0.714    instmem/CLK
    SLICE_X30Y68         FDRE                                         r  instmem/mem_reg[58][6]/C
                         clock pessimism              0.021    -0.693    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.060    -0.633    instmem/mem_reg[58][6]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 instmem/mem_reg[115][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[115][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.120%)  route 0.144ns (52.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.591    -0.701    instmem/CLK
    SLICE_X57Y60         FDRE                                         r  instmem/mem_reg[115][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.100    -0.601 r  instmem/mem_reg[115][1]/Q
                         net (fo=10, routed)          0.144    -0.457    instmem/mem_reg_n_0_[115][1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.028    -0.429 r  instmem/mem[115][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.429    instmem/mem[115][1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  instmem/mem_reg[115][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.810    -0.720    instmem/CLK
    SLICE_X57Y60         FDRE                                         r  instmem/mem_reg[115][1]/C
                         clock pessimism              0.019    -0.701    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.060    -0.641    instmem/mem_reg[115][1]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 instmem/mem_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.039%)  route 0.144ns (52.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.598    -0.694    instmem/CLK
    SLICE_X37Y67         FDRE                                         r  instmem/mem_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.594 r  instmem/mem_reg[11][4]/Q
                         net (fo=10, routed)          0.144    -0.450    instmem/mem_reg_n_0_[11][4]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.028    -0.422 r  instmem/mem[11][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    instmem/mem[11][4]_i_1_n_0
    SLICE_X37Y67         FDRE                                         r  instmem/mem_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.815    -0.715    instmem/CLK
    SLICE_X37Y67         FDRE                                         r  instmem/mem_reg[11][4]/C
                         clock pessimism              0.021    -0.694    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.060    -0.634    instmem/mem_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 instmem/mem_reg[53][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[53][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.023%)  route 0.144ns (52.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.590    -0.702    instmem/CLK
    SLICE_X47Y72         FDRE                                         r  instmem/mem_reg[53][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.100    -0.602 r  instmem/mem_reg[53][1]/Q
                         net (fo=10, routed)          0.144    -0.458    instmem/mem_reg_n_0_[53][1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I2_O)        0.028    -0.430 r  instmem/mem[53][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.430    instmem/mem[53][1]_i_1_n_0
    SLICE_X47Y72         FDRE                                         r  instmem/mem_reg[53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.807    -0.723    instmem/CLK
    SLICE_X47Y72         FDRE                                         r  instmem/mem_reg[53][1]/C
                         clock pessimism              0.021    -0.702    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.060    -0.642    instmem/mem_reg[53][1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 instmem/mem_reg[72][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[72][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.745%)  route 0.146ns (53.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.592    -0.700    instmem/CLK
    SLICE_X61Y60         FDRE                                         r  instmem/mem_reg[72][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.100    -0.600 r  instmem/mem_reg[72][3]/Q
                         net (fo=9, routed)           0.146    -0.454    instmem/mem_reg_n_0_[72][3]
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.028    -0.426 r  instmem/mem[72][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    instmem/mem[72][3]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  instmem/mem_reg[72][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.811    -0.719    instmem/CLK
    SLICE_X61Y60         FDRE                                         r  instmem/mem_reg[72][3]/C
                         clock pessimism              0.019    -0.700    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.060    -0.640    instmem/mem_reg[72][3]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 instmem/mem_reg[38][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[38][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.356%)  route 0.156ns (51.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.591    -0.701    instmem/CLK
    SLICE_X40Y73         FDRE                                         r  instmem/mem_reg[38][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.118    -0.583 r  instmem/mem_reg[38][6]/Q
                         net (fo=10, routed)          0.156    -0.427    instmem/mem_reg_n_0_[38][6]
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.028    -0.399 r  instmem/mem[38][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    instmem/mem[38][6]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  instmem/mem_reg[38][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.807    -0.723    instmem/CLK
    SLICE_X40Y73         FDRE                                         r  instmem/mem_reg[38][6]/C
                         clock pessimism              0.022    -0.701    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.087    -0.614    instmem/mem_reg[38][6]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 instmem/mem_reg[19][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[19][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.252%)  route 0.157ns (51.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.598    -0.694    instmem/CLK
    SLICE_X38Y66         FDRE                                         r  instmem/mem_reg[19][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.118    -0.576 r  instmem/mem_reg[19][4]/Q
                         net (fo=10, routed)          0.157    -0.419    instmem/mem_reg_n_0_[19][4]
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.028    -0.391 r  instmem/mem[19][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.391    instmem/mem[19][4]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  instmem/mem_reg[19][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.815    -0.715    instmem/CLK
    SLICE_X38Y66         FDRE                                         r  instmem/mem_reg[19][4]/C
                         clock pessimism              0.021    -0.694    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.087    -0.607    instmem/mem_reg[19][4]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 instmem/mem_reg[27][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[27][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.097%)  route 0.150ns (53.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.599    -0.693    instmem/CLK
    SLICE_X34Y67         FDRE                                         r  instmem/mem_reg[27][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.593 r  instmem/mem_reg[27][6]/Q
                         net (fo=10, routed)          0.150    -0.443    instmem/mem_reg_n_0_[27][6]
    SLICE_X34Y67         LUT6 (Prop_lut6_I3_O)        0.028    -0.415 r  instmem/mem[27][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    instmem/mem[27][6]_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  instmem/mem_reg[27][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.816    -0.714    instmem/CLK
    SLICE_X34Y67         FDRE                                         r  instmem/mem_reg[27][6]/C
                         clock pessimism              0.021    -0.693    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.060    -0.633    instmem/mem_reg[27][6]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 instmem/mem_reg[42][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[42][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.923%)  route 0.151ns (54.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.599    -0.693    instmem/CLK
    SLICE_X30Y68         FDRE                                         r  instmem/mem_reg[42][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.593 r  instmem/mem_reg[42][6]/Q
                         net (fo=9, routed)           0.151    -0.442    instmem/mem_reg_n_0_[42][6]
    SLICE_X30Y68         LUT6 (Prop_lut6_I5_O)        0.028    -0.414 r  instmem/mem[42][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    instmem/mem[42][6]_i_1_n_0
    SLICE_X30Y68         FDRE                                         r  instmem/mem_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.816    -0.714    instmem/CLK
    SLICE_X30Y68         FDRE                                         r  instmem/mem_reg[42][6]/C
                         clock pessimism              0.021    -0.693    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.060    -0.633    instmem/mem_reg[42][6]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 instmem/mem_reg[36][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            instmem/mem_reg[36][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.868%)  route 0.151ns (54.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.580    -0.712    instmem/CLK
    SLICE_X57Y74         FDRE                                         r  instmem/mem_reg[36][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.612 r  instmem/mem_reg[36][1]/Q
                         net (fo=11, routed)          0.151    -0.461    instmem/mem_reg_n_0_[36][1]
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.028    -0.433 r  instmem/mem[36][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    instmem/mem[36][1]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  instmem/mem_reg[36][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.796    -0.734    instmem/CLK
    SLICE_X57Y74         FDRE                                         r  instmem/mem_reg[36][1]/C
                         clock pessimism              0.022    -0.712    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.060    -0.652    instmem/mem_reg[36][1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         50.000      48.592     BUFGCTRL_X0Y0   clk_pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         50.000      48.929     PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.750         50.000      49.250     SLICE_X37Y47    core/reg_pc_reg[1]_rep__4/C
Min Period        n/a     FDRE/C             n/a            0.750         50.000      49.250     SLICE_X48Y77    instmem/mem_reg[13][5]/C
Min Period        n/a     FDRE/C             n/a            0.750         50.000      49.250     SLICE_X48Y78    instmem/mem_reg[19][7]/C
Min Period        n/a     FDRE/C             n/a            0.750         50.000      49.250     SLICE_X59Y78    instmem/mem_reg[27][7]/C
Min Period        n/a     FDRE/C             n/a            0.750         50.000      49.250     SLICE_X49Y76    instmem/mem_reg[29][6]/C
Min Period        n/a     FDRE/C             n/a            0.750         50.000      49.250     SLICE_X57Y76    instmem/mem_reg[5][1]/C
Min Period        n/a     FDRE/C             n/a            0.750         50.000      49.250     SLICE_X41Y53    instmem/mem_reg[71][3]/C
Min Period        n/a     FDRE/C             n/a            0.700         50.000      49.300     SLICE_X51Y37    core/reg_pc_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X44Y12    core/reg_csr_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X44Y12    core/reg_csr_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X62Y18    core/reg_csr_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X44Y12    core/reg_csr_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         25.000      24.232     SLICE_X44Y12    core/reg_csr_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         50.000      48.592     BUFGCTRL_X0Y1   clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_pll
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/reg_pc_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_exit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.602ns  (logic 3.239ns (22.181%)  route 11.363ns (77.819%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.580    -2.255    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223    -2.032 r  core/reg_pc_reg[1]_rep__3/Q
                         net (fo=127, routed)         3.192     1.160    instmem/reg_pc_reg[3]
    SLICE_X63Y75         LUT6 (Prop_lut6_I2_O)        0.043     1.203 f  instmem/reg_csr_reg_0_127_0_0_i_217/O
                         net (fo=1, routed)           0.000     1.203    instmem/reg_csr_reg_0_127_0_0_i_217_n_0
    SLICE_X63Y75         MUXF7 (Prop_muxf7_I0_O)      0.120     1.323 f  instmem/reg_csr_reg_0_127_0_0_i_107/O
                         net (fo=1, routed)           0.000     1.323    instmem/reg_csr_reg_0_127_0_0_i_107_n_0
    SLICE_X63Y75         MUXF8 (Prop_muxf8_I0_O)      0.045     1.368 f  instmem/reg_csr_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.444     1.812    instmem/reg_csr_reg_0_127_0_0_i_46_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.126     1.938 f  instmem/reg_csr_reg_0_127_0_0_i_21/O
                         net (fo=1, routed)           0.614     2.551    instmem/reg_csr_reg_0_127_0_0_i_21_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.043     2.594 f  instmem/reg_csr_reg_0_127_0_0_i_4/O
                         net (fo=6150, routed)        3.043     5.638    instmem/mem_reg[0][7]_0[15]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.055     5.693 f  instmem/reg_x_reg_r1_0_31_0_5_i_53/O
                         net (fo=6, routed)           0.517     6.209    instmem/reg_x_reg_r1_0_31_0_5_i_53_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.137     6.346 f  instmem/io_exit_OBUF_inst_i_8/O
                         net (fo=9, routed)           0.958     7.305    instmem/io_exit_OBUF_inst_i_8_n_0
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.043     7.348 f  instmem/io_exit_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.401     7.749    instmem/io_exit_OBUF_inst_i_2_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.043     7.792 r  instmem/io_exit_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.195     9.986    io_exit_OBUF
    W24                  OBUF (Prop_obuf_I_O)         2.361    12.347 r  io_exit_OBUF_inst/O
                         net (fo=0)                   0.000    12.347    io_exit
    W24                                                               r  io_exit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 3.131ns (50.942%)  route 3.015ns (49.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.567    -2.268    core/reg_x_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.559 r  core/reg_x_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           3.015     1.456    io_globalpointer_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         2.422     3.877 r  io_globalpointer_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.877    io_globalpointer[0]
    Y20                                                               r  io_globalpointer[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 3.085ns (51.984%)  route 2.850ns (48.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.567    -2.268    core/reg_x_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.566 r  core/reg_x_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           2.850     1.284    io_globalpointer_OBUF[3]
    AE25                 OBUF (Prop_obuf_I_O)         2.383     3.667 r  io_globalpointer_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.667    io_globalpointer[3]
    AE25                                                              r  io_globalpointer[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.926ns  (logic 3.188ns (53.792%)  route 2.738ns (46.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.573    -2.262    core/reg_x_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.553 r  core/reg_x_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           2.738     1.185    io_globalpointer_OBUF[6]
    AE23                 OBUF (Prop_obuf_I_O)         2.479     3.664 r  io_globalpointer_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.664    io_globalpointer[6]
    AE23                                                              r  io_globalpointer[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 3.062ns (51.925%)  route 2.835ns (48.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.567    -2.268    core/reg_x_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692    -1.576 r  core/reg_x_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           2.835     1.259    io_globalpointer_OBUF[1]
    AF22                 OBUF (Prop_obuf_I_O)         2.370     3.629 r  io_globalpointer_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.629    io_globalpointer[1]
    AF22                                                              r  io_globalpointer[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 3.078ns (52.393%)  route 2.797ns (47.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.567    -2.268    core/reg_x_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.572 r  core/reg_x_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           2.797     1.225    io_globalpointer_OBUF[5]
    AF23                 OBUF (Prop_obuf_I_O)         2.382     3.607 r  io_globalpointer_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.607    io_globalpointer[5]
    AF23                                                              r  io_globalpointer[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 3.172ns (54.210%)  route 2.680ns (45.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.567    -2.268    core/reg_x_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.555 r  core/reg_x_reg_r1_0_31_0_5/RAMB/O
                         net (fo=1, routed)           2.680     1.125    io_globalpointer_OBUF[2]
    AE22                 OBUF (Prop_obuf_I_O)         2.459     3.584 r  io_globalpointer_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.584    io_globalpointer[2]
    AE22                                                              r  io_globalpointer[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 3.185ns (55.000%)  route 2.606ns (45.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.573    -2.262    core/reg_x_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.558 r  core/reg_x_reg_r1_0_31_6_11/RAMC/O
                         net (fo=1, routed)           2.606     1.048    io_globalpointer_OBUF[10]
    AF24                 OBUF (Prop_obuf_I_O)         2.481     3.530 r  io_globalpointer_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.530    io_globalpointer[10]
    AF24                                                              r  io_globalpointer[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.762ns  (logic 3.175ns (55.107%)  route 2.587ns (44.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.567    -2.268    core/reg_x_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.564 r  core/reg_x_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           2.587     1.023    io_globalpointer_OBUF[4]
    AD25                 OBUF (Prop_obuf_I_O)         2.471     3.494 r  io_globalpointer_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.494    io_globalpointer[4]
    AD25                                                              r  io_globalpointer[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 3.200ns (56.130%)  route 2.501ns (43.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.849    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.895    -6.046 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.118    -3.928    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.835 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.573    -2.262    core/reg_x_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.549 r  core/reg_x_reg_r1_0_31_6_11/RAMB/O
                         net (fo=1, routed)           2.501     0.952    io_globalpointer_OBUF[8]
    AD26                 OBUF (Prop_obuf_I_O)         2.487     3.439 r  io_globalpointer_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.439    io_globalpointer[8]
    AD26                                                              r  io_globalpointer[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.586ns (62.793%)  route 0.940ns (37.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.655    -0.637    core/reg_x_reg_r1_0_31_24_29/WCLK
    SLICE_X40Y44         RAMD32                                       r  core/reg_x_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    -0.343 r  core/reg_x_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.940     0.597    io_globalpointer_OBUF[29]
    Y25                  OBUF (Prop_obuf_I_O)         1.292     1.889 r  io_globalpointer_OBUF[29]_inst/O
                         net (fo=0)                   0.000     1.889    io_globalpointer[29]
    Y25                                                               r  io_globalpointer[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.626ns (63.372%)  route 0.940ns (36.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.655    -0.637    core/reg_x_reg_r1_0_31_24_29/WCLK
    SLICE_X40Y44         RAMD32                                       r  core/reg_x_reg_r1_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    -0.336 r  core/reg_x_reg_r1_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.940     0.604    io_globalpointer_OBUF[26]
    Y23                  OBUF (Prop_obuf_I_O)         1.325     1.929 r  io_globalpointer_OBUF[26]_inst/O
                         net (fo=0)                   0.000     1.929    io_globalpointer[26]
    Y23                                                               r  io_globalpointer[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.592ns (61.713%)  route 0.988ns (38.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.655    -0.637    core/reg_x_reg_r1_0_31_24_29/WCLK
    SLICE_X40Y44         RAMD32                                       r  core/reg_x_reg_r1_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    -0.340 r  core/reg_x_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.988     0.648    io_globalpointer_OBUF[27]
    AB24                 OBUF (Prop_obuf_I_O)         1.295     1.942 r  io_globalpointer_OBUF[27]_inst/O
                         net (fo=0)                   0.000     1.942    io_globalpointer[27]
    AB24                                                              r  io_globalpointer[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.640ns (63.496%)  route 0.943ns (36.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.655    -0.637    core/reg_x_reg_r1_0_31_24_29/WCLK
    SLICE_X40Y44         RAMD32                                       r  core/reg_x_reg_r1_0_31_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    -0.341 r  core/reg_x_reg_r1_0_31_24_29/RAMC/O
                         net (fo=1, routed)           0.943     0.602    io_globalpointer_OBUF[28]
    Y26                  OBUF (Prop_obuf_I_O)         1.344     1.946 r  io_globalpointer_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.946    io_globalpointer[28]
    Y26                                                               r  io_globalpointer[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_30_31/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.605ns (61.977%)  route 0.985ns (38.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.654    -0.638    core/reg_x_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y45         RAMD32                                       r  core/reg_x_reg_r1_0_31_30_31/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    -0.344 r  core/reg_x_reg_r1_0_31_30_31/DP/O
                         net (fo=1, routed)           0.985     0.641    io_globalpointer_OBUF[30]
    AC26                 OBUF (Prop_obuf_I_O)         1.311     1.952 r  io_globalpointer_OBUF[30]_inst/O
                         net (fo=0)                   0.000     1.952    io_globalpointer[30]
    AC26                                                              r  io_globalpointer[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.691ns (64.223%)  route 0.942ns (35.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.650    -0.642    core/reg_x_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y37         RAMD32                                       r  core/reg_x_reg_r1_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    -0.268 r  core/reg_x_reg_r1_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.942     0.674    io_globalpointer_OBUF[7]
    AE26                 OBUF (Prop_obuf_I_O)         1.317     1.991 r  io_globalpointer_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.991    io_globalpointer[7]
    AE26                                                              r  io_globalpointer[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_30_31__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.643ns (62.348%)  route 0.992ns (37.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.654    -0.638    core/reg_x_reg_r1_0_31_30_31__0/WCLK
    SLICE_X42Y45         RAMD32                                       r  core/reg_x_reg_r1_0_31_30_31__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    -0.342 r  core/reg_x_reg_r1_0_31_30_31__0/DP/O
                         net (fo=1, routed)           0.992     0.651    io_globalpointer_OBUF[31]
    AB26                 OBUF (Prop_obuf_I_O)         1.347     1.998 r  io_globalpointer_OBUF[31]_inst/O
                         net (fo=0)                   0.000     1.998    io_globalpointer[31]
    AB26                                                              r  io_globalpointer[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_18_23/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.637ns (61.856%)  route 1.010ns (38.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.652    -0.640    core/reg_x_reg_r1_0_31_18_23/WCLK
    SLICE_X44Y41         RAMD32                                       r  core/reg_x_reg_r1_0_31_18_23/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    -0.266 r  core/reg_x_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=1, routed)           1.010     0.744    io_globalpointer_OBUF[19]
    Y21                  OBUF (Prop_obuf_I_O)         1.263     2.007 r  io_globalpointer_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.007    io_globalpointer[19]
    Y21                                                               r  io_globalpointer[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.570ns (59.289%)  route 1.078ns (40.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.652    -0.640    core/reg_x_reg_r1_0_31_18_23/WCLK
    SLICE_X44Y41         RAMD32                                       r  core/reg_x_reg_r1_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    -0.346 r  core/reg_x_reg_r1_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           1.078     0.732    io_globalpointer_OBUF[23]
    AA22                 OBUF (Prop_obuf_I_O)         1.276     2.007 r  io_globalpointer_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.007    io_globalpointer[23]
    AA22                                                              r  io_globalpointer[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/reg_x_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            io_globalpointer[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.618ns (60.967%)  route 1.036ns (39.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.093     0.093 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.596    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.867    -2.271 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.953    -1.318    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.292 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.654    -0.638    core/reg_x_reg_r1_0_31_12_17/WCLK
    SLICE_X40Y40         RAMD32                                       r  core/reg_x_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    -0.337 r  core/reg_x_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           1.036     0.699    io_globalpointer_OBUF[14]
    AB21                 OBUF (Prop_obuf_I_O)         1.317     2.016 r  io_globalpointer_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.016    io_globalpointer[14]
    AB21                                                              r  io_globalpointer[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 0.030ns (1.497%)  route 1.974ns (98.503%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                     25.000    25.000 f  
    AA23                                              0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341    25.341 f  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554    25.895    clk_pll_inst/inst/clk_in_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.475    22.420 f  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.020    23.440    clk_pll_inst/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    23.470 f  clk_pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.954    24.424    clk_pll_inst/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.688ns  (logic 0.083ns (2.251%)  route 3.605ns (97.749%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.610    -1.743    clk_pll_inst/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_pll

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.739ns (20.860%)  route 2.802ns (79.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.802     3.540    core/reset_IBUF
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.739ns (20.860%)  route 2.802ns (79.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.802     3.540    core/reset_IBUF
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.739ns (20.860%)  route 2.802ns (79.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.802     3.540    core/reset_IBUF
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.739ns (20.860%)  route 2.802ns (79.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.802     3.540    core/reset_IBUF
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y38         FDRE                                         r  core/reg_pc_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.516ns  (logic 0.739ns (21.006%)  route 2.777ns (78.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.777     3.516    core/reset_IBUF
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.516ns  (logic 0.739ns (21.006%)  route 2.777ns (78.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.777     3.516    core/reset_IBUF
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.516ns  (logic 0.739ns (21.006%)  route 2.777ns (78.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.777     3.516    core/reset_IBUF
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.516ns  (logic 0.739ns (21.006%)  route 2.777ns (78.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.777     3.516    core/reset_IBUF
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.432    -1.921    core/clk_out
    SLICE_X51Y37         FDRE                                         r  core/reg_pc_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 0.739ns (21.010%)  route 2.777ns (78.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.777     3.515    core/reset_IBUF
    SLICE_X51Y44         FDRE                                         r  core/reg_pc_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.436    -1.917    core/clk_out
    SLICE_X51Y44         FDRE                                         r  core/reg_pc_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 0.739ns (21.010%)  route 2.777ns (78.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.514ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.739     0.739 r  reset_IBUF_inst/O
                         net (fo=39, routed)          2.777     3.515    core/reset_IBUF
    SLICE_X51Y44         FDRE                                         r  core/reg_pc_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.676     0.676 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.677    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.108    -5.431 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995    -3.436    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.353 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        1.436    -1.917    core/clk_out
    SLICE_X51Y44         FDRE                                         r  core/reg_pc_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.081ns (7.827%)  route 0.951ns (92.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          0.951     1.031    core/reset_IBUF
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.896    -0.634    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.081ns (7.827%)  route 0.951ns (92.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          0.951     1.031    core/reset_IBUF
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.896    -0.634    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.081ns (7.827%)  route 0.951ns (92.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          0.951     1.031    core/reset_IBUF
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.896    -0.634    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.081ns (7.827%)  route 0.951ns (92.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          0.951     1.031    core/reset_IBUF
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.896    -0.634    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.081ns (7.827%)  route 0.951ns (92.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          0.951     1.031    core/reset_IBUF
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.896    -0.634    core/clk_out
    SLICE_X37Y47         FDRE                                         r  core/reg_pc_reg[1]_rep__4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.081ns (6.368%)  route 1.187ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.187     1.268    core/reset_IBUF
    SLICE_X47Y42         FDRE                                         r  core/reg_pc_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.891    -0.639    core/clk_out
    SLICE_X47Y42         FDRE                                         r  core/reg_pc_reg[1]_rep__1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[1]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.081ns (6.368%)  route 1.187ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.187     1.268    core/reset_IBUF
    SLICE_X47Y42         FDRE                                         r  core/reg_pc_reg[1]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.891    -0.639    core/clk_out
    SLICE_X47Y42         FDRE                                         r  core/reg_pc_reg[1]_rep__5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.081ns (5.516%)  route 1.383ns (94.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.383     1.464    core/reset_IBUF
    SLICE_X51Y42         FDRE                                         r  core/reg_pc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.885    -0.645    core/clk_out
    SLICE_X51Y42         FDRE                                         r  core/reg_pc_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.081ns (5.516%)  route 1.383ns (94.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.383     1.464    core/reset_IBUF
    SLICE_X51Y42         FDRE                                         r  core/reg_pc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.885    -0.645    core/clk_out
    SLICE_X51Y42         FDRE                                         r  core/reg_pc_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/reg_pc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.081ns (5.516%)  route 1.383ns (94.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W23                  IBUF (Prop_ibuf_I_O)         0.081     0.081 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.383     1.464    core/reset_IBUF
    SLICE_X51Y42         FDRE                                         r  core/reg_pc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in
    AA23                 IBUF (Prop_ibuf_I_O)         0.341     0.341 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.895    clk_pll_inst/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.475    -2.580 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.020    -1.560    clk_pll_inst/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.530 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=5299, routed)        0.885    -0.645    core/clk_out
    SLICE_X51Y42         FDRE                                         r  core/reg_pc_reg[22]/C





