{"sha": "ed99bffc4e1f0f8208b95cffc17486d72dab90e6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWQ5OWJmZmM0ZTFmMGY4MjA4Yjk1Y2ZmYzE3NDg2ZDcyZGFiOTBlNg==", "commit": {"author": {"name": "Dwarakanath Rajagopal", "email": "dwarak@gcc.gnu.org", "date": "2007-05-01T19:34:19Z"}, "committer": {"name": "Dwarakanath Rajagopal", "email": "dwarak@gcc.gnu.org", "date": "2007-05-01T19:34:19Z"}, "message": "i386.c (override_options): Accept k8-sse3...\n\n2007-05-01  Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>\n\n        * config/i386/i386.c (override_options): Accept k8-sse3, opteron-sse3\n        and athlon64-sse3 as improved versions of k8, opteron and athlon64\n        with SSE3 instruction set support.\n        * doc/invoke.texi: Likewise.\n\nFrom-SVN: r124339", "tree": {"sha": "0704c41a7a2d1d3020f325332c94233cbd1f2dac", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0704c41a7a2d1d3020f325332c94233cbd1f2dac"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ed99bffc4e1f0f8208b95cffc17486d72dab90e6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ed99bffc4e1f0f8208b95cffc17486d72dab90e6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ed99bffc4e1f0f8208b95cffc17486d72dab90e6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ed99bffc4e1f0f8208b95cffc17486d72dab90e6/comments", "author": null, "committer": null, "parents": [{"sha": "f81af7bdeab1f27757f2daabf01512daf0995b68", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f81af7bdeab1f27757f2daabf01512daf0995b68", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f81af7bdeab1f27757f2daabf01512daf0995b68"}], "stats": {"total": 11, "additions": 11, "deletions": 0}, "files": [{"sha": "6bd0c2dbf92d3855d732f0214e4452a349d2fa2f", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ed99bffc4e1f0f8208b95cffc17486d72dab90e6/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ed99bffc4e1f0f8208b95cffc17486d72dab90e6/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=ed99bffc4e1f0f8208b95cffc17486d72dab90e6", "patch": "@@ -1726,12 +1726,21 @@ override_options (void)\n       {\"k8\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT\n \t\t\t\t      | PTA_3DNOW_A | PTA_SSE | PTA_SSE2\n \t\t\t\t      | PTA_NO_SAHF},\n+      {\"k8-sse3\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT\n+                                      | PTA_3DNOW_A | PTA_SSE | PTA_SSE2\n+\t\t\t\t      | PTA_SSE3 | PTA_NO_SAHF},\n       {\"opteron\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW\n \t\t\t\t\t| PTA_64BIT | PTA_3DNOW_A | PTA_SSE\n \t\t\t\t\t| PTA_SSE2 | PTA_NO_SAHF},\n+      {\"opteron-sse3\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW\n+\t\t\t\t\t| PTA_64BIT | PTA_3DNOW_A | PTA_SSE\n+\t\t\t\t\t| PTA_SSE2 | PTA_SSE3 | PTA_NO_SAHF},\n       {\"athlon64\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW\n \t\t\t\t\t | PTA_64BIT | PTA_3DNOW_A | PTA_SSE\n \t\t\t\t\t | PTA_SSE2 | PTA_NO_SAHF},\n+      {\"athlon64-sse3\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW\n+\t\t\t\t\t | PTA_64BIT | PTA_3DNOW_A | PTA_SSE\n+                                         | PTA_SSE2 | PTA_SSE3 | PTA_NO_SAHF},\n       {\"athlon-fx\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW\n \t\t\t\t\t  | PTA_64BIT | PTA_3DNOW_A | PTA_SSE\n \t\t\t\t\t  | PTA_SSE2 | PTA_NO_SAHF},"}, {"sha": "9252a4666aecd6c67897337d4cc895813b93c52f", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ed99bffc4e1f0f8208b95cffc17486d72dab90e6/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ed99bffc4e1f0f8208b95cffc17486d72dab90e6/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=ed99bffc4e1f0f8208b95cffc17486d72dab90e6", "patch": "@@ -9891,6 +9891,8 @@ instruction set support.\n @item k8, opteron, athlon64, athlon-fx\n AMD K8 core based CPUs with x86-64 instruction set support.  (This supersets\n MMX, SSE, SSE2, 3dNOW!, enhanced 3dNOW! and 64-bit instruction set extensions.)\n+@item k8-sse3, opteron-sse3, athlon64-sse3\n+Improved versions of k8, opteron and athlon64 with SSE3 instruction set support.\n @item amdfam10, barcelona\n AMD Family 10 core based CPUs with x86-64 instruction set support.  (This\n supersets MMX, SSE, SSE2, SSE3, SSE4A, 3dNOW!, enhanced 3dNOW!, ABM and 64-bit"}]}