#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x140e07360 .scope module, "tb_TDC" "tb_TDC" 2 3;
 .timescale -9 -12;
v0x140e273f0_0 .net "END_signal", 1 0, v0x140e13110_0;  1 drivers
v0x140e274c0_0 .net "INTERVAL", 6 0, v0x140e26dc0_0;  1 drivers
v0x140e27550_0 .net "START_signal", 1 0, v0x140e26e60_0;  1 drivers
v0x140e27600_0 .var "clk", 0 0;
v0x140e276b0_0 .net "data_arrived", 0 0, v0x140e270a0_0;  1 drivers
v0x140e27780_0 .var "pulse1", 0 0;
v0x140e27810_0 .var "pulse2", 0 0;
S_0x140e074d0 .scope module, "u1" "TDC" 2 15, 3 22 0, S_0x140e07360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pulse1";
    .port_info 2 /INPUT 1 "pulse2";
    .port_info 3 /OUTPUT 2 "START_signal";
    .port_info 4 /OUTPUT 2 "END_signal";
    .port_info 5 /OUTPUT 7 "INTERVAL";
    .port_info 6 /OUTPUT 1 "data_arrived";
L_0x140e278c0 .functor OR 1, v0x140e27780_0, v0x140e27810_0, C4<0>, C4<0>;
v0x140e13110_0 .var "END_signal", 1 0;
v0x140e26dc0_0 .var "INTERVAL", 6 0;
v0x140e26e60_0 .var "START_signal", 1 0;
v0x140e26f10_0 .net "clk", 0 0, v0x140e27600_0;  1 drivers
v0x140e26fb0_0 .var "count", 6 0;
v0x140e270a0_0 .var "data_arrived", 0 0;
v0x140e27140_0 .net "pulse", 0 0, L_0x140e278c0;  1 drivers
v0x140e271e0_0 .net "pulse1", 0 0, v0x140e27780_0;  1 drivers
v0x140e27280_0 .net "pulse2", 0 0, v0x140e27810_0;  1 drivers
E_0x140e07b90 .event posedge, v0x140e26f10_0;
E_0x140e083b0 .event posedge, v0x140e27140_0;
    .scope S_0x140e074d0;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x140e26fb0_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140e26e60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140e13110_0, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x140e26dc0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e270a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x140e074d0;
T_1 ;
    %wait E_0x140e083b0;
    %load/vec4 v0x140e271e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x140e27280_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x140e270a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x140e26dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140e26e60_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x140e13110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x140e13110_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.3, 4;
    %load/vec4 v0x140e271e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x140e13110_0, 4, 5;
    %load/vec4 v0x140e27280_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x140e13110_0, 4, 5;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e270a0_0, 0, 1;
    %load/vec4 v0x140e26fb0_0;
    %assign/vec4 v0x140e26dc0_0, 0;
    %load/vec4 v0x140e13110_0;
    %assign/vec4 v0x140e26e60_0, 0;
    %load/vec4 v0x140e271e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x140e13110_0, 4, 5;
    %load/vec4 v0x140e27280_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x140e13110_0, 4, 5;
T_1.4 ;
T_1.1 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x140e26fb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x140e074d0;
T_2 ;
    %wait E_0x140e07b90;
    %load/vec4 v0x140e26fb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 127, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x140e26fb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x140e26fb0_0, 0;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x140e270a0_0, 0;
    %load/vec4 v0x140e26fb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x140e26fb0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140e13110_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x140e07360;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x140e27600_0;
    %inv;
    %store/vec4 v0x140e27600_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x140e07360;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "tb_TDC.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x140e07360 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27780_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140e27810_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./dev/fpga/rough_Time_Corelation_Analizer/tb_TDC.v";
    "./dev/fpga/rough_Time_Corelation_Analizer/TDC.v";
