Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L lib_cdc_v1_0_3 -L axi_uartlite_v2_0_37 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mmio_subsys_tb_behav xil_defaultlib.mmio_subsys_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'slot_wr_data' might have multiple concurrent drivers [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package xil_defaultlib.$unit_axi_mmio_controller_sv_940...
Compiling module xil_defaultlib.axi_mmio_controller
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.gpio(NUM_INPUT=9,NUM_OUTPUT=4)
Compiling module xil_defaultlib.buad_generator
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.fifo_controller(ADDR_WIDTH=4)
Compiling module xil_defaultlib.register_file(LENGTH=16,DATA_WID...
Compiling module xil_defaultlib.fifo(LENGTH=16,DATA_WIDTH=8,ADDR...
Compiling module xil_defaultlib.tx
Compiling module xil_defaultlib.uart_core(FIFO_LENGTH=16,FIFO_AD...
Compiling module xil_defaultlib.uart(FIFO_LENGTH=16)
Compiling module xil_defaultlib.mmio_subsystem_default
Compiling architecture rtl of entity axi_uartlite_v2_0_37.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_37.axi_uartlite [\axi_uartlite(c_family="artix7",...]
Compiling architecture axi_uartlite_0_arch of entity xil_defaultlib.axi_uartlite_0 [axi_uartlite_0_default]
Compiling module xil_defaultlib.mmio_subsys_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmio_subsys_tb_behav
