$date
    Thu May 23 23:48:04 2019
$end
$version
    MyHDL 0.10
$end
$timescale
    1ns
$end

$scope module banc $end
$var reg 1 ! QAsB $end
$var reg 1 " QAgB $end
$var reg 1 # QAeB $end
$var real 1 $ IAsB $end
$var real 1 % IAgB $end
$var real 1 & IAeB $end
$var real 1 ' B3 $end
$var real 1 ( B2 $end
$var real 1 ) B1 $end
$var real 1 * B0 $end
$var real 1 + A3 $end
$var real 1 , A2 $end
$var real 1 - A1 $end
$var real 1 . A0 $end
$scope module FourBitComparator0 $end
$var reg 1 ! QAsB $end
$var reg 1 " QAgB $end
$var reg 1 # QAeB $end
$var real 1 $ IAsB $end
$var real 1 % IAgB $end
$var real 1 & IAeB $end
$var real 1 ' B3 $end
$var real 1 ( B2 $end
$var real 1 ) B1 $end
$var real 1 * B0 $end
$var real 1 + A3 $end
$var real 1 , A2 $end
$var real 1 - A1 $end
$var real 1 . A0 $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
s0x0 $
s0x0 %
s0x0 &
s0x0 '
s0x0 (
s0x0 )
s0x0 *
s0x0 +
s0x0 ,
s0x0 -
s0x0 .
$end
1"
1!
#5
s0x1 +
s0x1 $
0!
#10
s0x1 ,
s0x0 +
s0x1 )
s0x1 (
s0x1 &
s0x0 $
0"
1!
#15
s0x1 +
s0x1 $
1"
0!
#20
s0x1 -
s0x0 ,
s0x0 +
s0x0 )
s0x0 (
s0x1 '
s0x1 %
s0x0 &
s0x0 $
0"
1!
#25
s0x1 +
s0x1 $
1"
0!
#30
s0x1 ,
s0x0 +
s0x1 )
s0x1 (
s0x1 &
s0x0 $
0"
1!
#35
s0x1 +
s0x1 $
1#
0!
#40
s0x1 .
s0x0 -
s0x0 ,
s0x0 +
s0x1 *
s0x0 )
s0x0 (
s0x0 '
s0x0 %
s0x0 &
s0x0 $
1"
0#
1!
#45
s0x1 +
s0x1 $
0!
#50
s0x1 ,
s0x0 +
s0x1 )
s0x1 (
s0x1 &
s0x0 $
0"
1!
#55
s0x1 +
s0x1 $
1"
0!
#60
s0x1 -
s0x0 ,
s0x0 +
s0x0 )
s0x0 (
s0x1 '
s0x1 %
s0x0 &
s0x0 $
0"
1!
#65
s0x1 +
s0x1 $
1"
0!
#70
s0x1 ,
s0x0 +
s0x1 )
s0x1 (
s0x1 &
s0x0 $
0"
1!
#75
s0x1 +
s0x1 $
1#
0!
#80
