<stg><name>process_word_Pipeline_VITIS_LOOP_113_1</name>


<trans_list>

<trans id="305" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bank_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="bank_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %last_wrd_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last_wrd

]]></Node>
<StgValue><ssdm name="last_wrd_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %add_ln114_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset

]]></Node>
<StgValue><ssdm name="word_buffer_m_offset_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="4">
<![CDATA[
newFuncRoot:6 %zext_ln125_cast2 = zext i4 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:7 %zext_ln125_cast = zext i4 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 0, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %bank_V_2 = load i4 %bank_V

]]></Node>
<StgValue><ssdm name="bank_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:2 %icmp_ln1027 = icmp_eq  i4 %bank_V_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:4 %add_ln840 = add i4 %bank_V_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln113 = br i1 %icmp_ln1027, void %for.body.split, void %VITIS_LOOP_83_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.body.split:0 %bank_V_cast = zext i4 %bank_V_2

]]></Node>
<StgValue><ssdm name="bank_V_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
for.body.split:1 %zext_ln127 = zext i4 %bank_V_2

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:2 %add_ln127 = add i5 %zext_ln125_cast, i5 %zext_ln127

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="4">
<![CDATA[
for.body.split:37 %lhs = trunc i4 %bank_V_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="3">
<![CDATA[
for.body.split:38 %zext_ln186 = zext i3 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:39 %s_idx_V = add i6 %add_ln114_read, i6 %zext_ln186

]]></Node>
<StgValue><ssdm name="s_idx_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.body.split:40 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %s_idx_V, i32 5

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:41 %br_ln115 = br i1 %tmp_24, void %VITIS_LOOP_124_3, void %VITIS_LOOP_117_2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_3:0 %add_ln125 = add i6 %zext_ln125_cast2, i6 %s_idx_V

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_124_3:1 %trunc_ln125 = trunc i6 %add_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_124_3:2 %p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln125, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
VITIS_LOOP_124_3:3 %tmp_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln125, i1 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_124_3:4 %zext_ln125_1 = zext i7 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:5 %add_ln125_1 = add i8 %p_shl4, i8 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:7 %or_ln125 = or i8 %add_ln125_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:8 %zext_ln125_3 = zext i8 %or_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:9 %word_buffer_m_addr = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:10 %add_ln125_2 = add i8 %add_ln125_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:11 %zext_ln125_4 = zext i8 %add_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:12 %word_buffer_m_addr_1 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_124_3:35 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.0, void %for.inc63.1.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:0 %word_buffer_m_load = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:2 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
lor.lhs.false80:0 %rb_addr_1 = getelementptr i1 %rb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="rb_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="3">
<![CDATA[
lor.lhs.false80:1 %rb_load_1 = load i3 %rb_addr_1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:0 %s_idx_V_cast = add i3 %trunc_ln_read, i3 %lhs

]]></Node>
<StgValue><ssdm name="s_idx_V_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="3" op_3_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:1 %tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i3.i3, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_117_2_ifconv:2 %zext_ln118_8 = zext i7 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
VITIS_LOOP_117_2_ifconv:3 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_117_2_ifconv:4 %zext_ln118_9 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:5 %add_ln118_7 = add i8 %zext_ln118_8, i8 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="add_ln118_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:7 %or_ln118_1 = or i8 %add_ln118_7, i8 1

]]></Node>
<StgValue><ssdm name="or_ln118_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:8 %zext_ln118_11 = zext i8 %or_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:9 %old_word_buffer_m_addr = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:10 %add_ln118_8 = add i8 %add_ln118_7, i8 2

]]></Node>
<StgValue><ssdm name="add_ln118_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:11 %zext_ln118_12 = zext i8 %add_ln118_8

]]></Node>
<StgValue><ssdm name="zext_ln118_12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:12 %old_word_buffer_m_addr_1 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_12

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:35 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:37 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:56 %rb_addr = getelementptr i1 %rb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="rb_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:57 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93:2 %store_ln113 = store i4 %add_ln840, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.body.split:3 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln127, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.body.split:4 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln127, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="6">
<![CDATA[
for.body.split:5 %zext_ln127_1 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:6 %add_ln127_1 = add i8 %p_shl, i8 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:12 %or_ln118 = or i8 %add_ln127_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:13 %zext_ln118 = zext i8 %or_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %line_buffer_m_2_addr_2 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:13 %add_ln125_3 = add i8 %add_ln125_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:14 %zext_ln125_5 = zext i8 %add_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:15 %word_buffer_m_addr_10 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_10"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:16 %add_ln125_4 = add i8 %add_ln125_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:17 %zext_ln125_6 = zext i8 %add_ln125_4

]]></Node>
<StgValue><ssdm name="zext_ln125_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:18 %word_buffer_m_addr_11 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_11"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:0 %word_buffer_m_load = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.0:1 %store_ln125 = store i2 %word_buffer_m_load, i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:2 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.0:3 %br_ln125 = br void %for.inc63.1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.1.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.1.critedge:1 %br_ln0 = br void %for.inc63.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:0 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:2 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="3">
<![CDATA[
lor.lhs.false80:1 %rb_load_1 = load i3 %rb_addr_1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false80:2 %br_ln128 = br i1 %rb_load_1, void %cond.false84, void %cond.true83

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="rb_load_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
cond.true83:0 %br_ln128 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:13 %add_ln118_9 = add i8 %add_ln118_7, i8 3

]]></Node>
<StgValue><ssdm name="add_ln118_9"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:14 %zext_ln118_13 = zext i8 %add_ln118_9

]]></Node>
<StgValue><ssdm name="zext_ln118_13"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:15 %old_word_buffer_m_addr_2 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:16 %add_ln118_10 = add i8 %add_ln118_7, i8 4

]]></Node>
<StgValue><ssdm name="add_ln118_10"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:17 %zext_ln118_14 = zext i8 %add_ln118_10

]]></Node>
<StgValue><ssdm name="zext_ln118_14"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:18 %old_word_buffer_m_addr_3 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_14

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:35 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:36 %store_ln118 = store i2 %old_word_buffer_m_load, i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:37 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:39 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:41 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:57 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_117_2_ifconv:58 %br_ln121 = br i1 %rb_load, void %cond.false35, void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:15 %add_ln118 = add i8 %add_ln127_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:16 %zext_ln118_1 = zext i8 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:17 %line_buffer_m_2_addr_3 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:18 %add_ln118_1 = add i8 %add_ln127_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:19 %zext_ln118_2 = zext i8 %add_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:20 %line_buffer_m_2_addr_4 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:19 %add_ln125_5 = add i8 %add_ln125_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln125_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:20 %zext_ln125_7 = zext i8 %add_ln125_5

]]></Node>
<StgValue><ssdm name="zext_ln125_7"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:21 %word_buffer_m_addr_13 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_13"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:22 %add_ln125_6 = add i8 %add_ln125_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln125_6"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:23 %zext_ln125_8 = zext i8 %add_ln125_6

]]></Node>
<StgValue><ssdm name="zext_ln125_8"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:24 %word_buffer_m_addr_14 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_14"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:0 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.2:1 %store_ln125 = store i2 %word_buffer_m_load_16, i8 %line_buffer_m_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:2 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.2:3 %br_ln125 = br void %for.inc63.3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.3.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.3.critedge:1 %br_ln0 = br void %for.inc63.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:0 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:2 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:19 %add_ln118_11 = add i8 %add_ln118_7, i8 5

]]></Node>
<StgValue><ssdm name="add_ln118_11"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:20 %zext_ln118_15 = zext i8 %add_ln118_11

]]></Node>
<StgValue><ssdm name="zext_ln118_15"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:21 %old_word_buffer_m_addr_4 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_15

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:22 %add_ln118_12 = add i8 %add_ln118_7, i8 6

]]></Node>
<StgValue><ssdm name="add_ln118_12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:23 %zext_ln118_16 = zext i8 %add_ln118_12

]]></Node>
<StgValue><ssdm name="zext_ln118_16"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:24 %old_word_buffer_m_addr_5 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_16

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_5"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:38 %store_ln118 = store i2 %old_word_buffer_m_load_4, i8 %line_buffer_m_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:39 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:41 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:43 %old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:45 %old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0">
<![CDATA[
VITIS_LOOP_83_2.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:21 %add_ln118_2 = add i8 %add_ln127_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:22 %zext_ln118_3 = zext i8 %add_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %line_buffer_m_2_addr_5 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:24 %add_ln118_3 = add i8 %add_ln127_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:25 %zext_ln118_4 = zext i8 %add_ln118_3

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:26 %line_buffer_m_2_addr_6 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:27 %add_ln118_4 = add i8 %add_ln127_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln118_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:28 %zext_ln118_5 = zext i8 %add_ln118_4

]]></Node>
<StgValue><ssdm name="zext_ln118_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:29 %line_buffer_m_2_addr_7 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:25 %add_ln125_7 = add i8 %add_ln125_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln125_7"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:26 %zext_ln125_9 = zext i8 %add_ln125_7

]]></Node>
<StgValue><ssdm name="zext_ln125_9"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:27 %word_buffer_m_addr_16 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_16"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:28 %add_ln125_8 = add i8 %add_ln125_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln125_8"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:29 %zext_ln125_10 = zext i8 %add_ln125_8

]]></Node>
<StgValue><ssdm name="zext_ln125_10"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:30 %word_buffer_m_addr_17 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_17"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.1:0 %ref_tmp50_0_1 = phi i2 %word_buffer_m_load_2, void %cond.false52.0, i2 0, void %for.inc63.1.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.1:1 %store_ln125 = store i2 %ref_tmp50_0_1, i8 %line_buffer_m_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.1:2 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.2, void %for.inc63.3.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.3:0 %ref_tmp50_0_3 = phi i2 %word_buffer_m_load_17, void %cond.false52.2, i2 0, void %for.inc63.3.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_3"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.3:1 %store_ln125 = store i2 %ref_tmp50_0_3, i8 %line_buffer_m_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.3:2 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.4, void %for.inc63.5.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:0 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:2 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.4:3 %br_ln125 = br void %for.inc63.5

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.5.critedge:1 %br_ln0 = br void %for.inc63.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:0 %word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_20"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:2 %word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_21"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:25 %add_ln118_13 = add i8 %add_ln118_7, i8 7

]]></Node>
<StgValue><ssdm name="add_ln118_13"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:26 %zext_ln118_17 = zext i8 %add_ln118_13

]]></Node>
<StgValue><ssdm name="zext_ln118_17"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:27 %old_word_buffer_m_addr_6 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_17

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_6"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:28 %add_ln118_14 = add i8 %add_ln118_7, i8 8

]]></Node>
<StgValue><ssdm name="add_ln118_14"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:29 %zext_ln118_18 = zext i8 %add_ln118_14

]]></Node>
<StgValue><ssdm name="zext_ln118_18"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:30 %old_word_buffer_m_addr_7 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_18

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:43 %old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:44 %store_ln118 = store i2 %old_word_buffer_m_load_10, i8 %line_buffer_m_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:45 %old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:46 %store_ln118 = store i2 %old_word_buffer_m_load_11, i8 %line_buffer_m_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:47 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:49 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="176" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:30 %add_ln118_5 = add i8 %add_ln127_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:31 %zext_ln118_6 = zext i8 %add_ln118_5

]]></Node>
<StgValue><ssdm name="zext_ln118_6"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:32 %line_buffer_m_2_addr_8 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:6 %zext_ln125_2 = zext i8 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:31 %word_buffer_m_addr_18 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_18"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:32 %add_ln128_1 = add i8 %add_ln125_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:33 %zext_ln128_1 = zext i8 %add_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:34 %word_buffer_m_addr_19 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_19"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.4:1 %store_ln125 = store i2 %word_buffer_m_load_18, i8 %line_buffer_m_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.5.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.5:0 %ref_tmp50_0_5 = phi i2 %word_buffer_m_load_19, void %cond.false52.4, i2 0, void %for.inc63.5.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_5"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.5:1 %store_ln125 = store i2 %ref_tmp50_0_5, i8 %line_buffer_m_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.5:2 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.6, void %for.inc63.7.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:0 %word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_20"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:2 %word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_21"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.6:3 %br_ln125 = br void %for.inc63.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.7.critedge:1 %br_ln0 = br void %for.inc63.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="8">
<![CDATA[
for.inc63.7_ifconv:4 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.7_ifconv:8 %br_ln128 = br i1 %last_wrd_read, void %lor.lhs.false80, void %cond.true83

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
<literal name="rb_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="8">
<![CDATA[
cond.false84:0 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:6 %zext_ln118_10 = zext i8 %add_ln118_7

]]></Node>
<StgValue><ssdm name="zext_ln118_10"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:31 %old_word_buffer_m_addr_8 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:32 %add_ln121 = add i8 %add_ln118_7, i8 9

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:33 %zext_ln121 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:34 %old_word_buffer_m_addr_9 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_9"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:40 %store_ln118 = store i2 %old_word_buffer_m_load_8, i8 %line_buffer_m_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:47 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:48 %store_ln118 = store i2 %old_word_buffer_m_load_6, i8 %line_buffer_m_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:49 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:53 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="8">
<![CDATA[
cond.false35:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="207" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:33 %add_ln118_6 = add i8 %add_ln127_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln118_6"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:34 %zext_ln118_7 = zext i8 %add_ln118_6

]]></Node>
<StgValue><ssdm name="zext_ln118_7"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:35 %line_buffer_m_2_addr_9 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_9"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.6:1 %store_ln125 = store i2 %word_buffer_m_load_20, i8 %line_buffer_m_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.7.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.7_ifconv:0 %ref_tmp50_0_7 = phi i2 %word_buffer_m_load_21, void %cond.false52.6, i2 0, void %for.inc63.7.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_7"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.7_ifconv:1 %store_ln125 = store i2 %ref_tmp50_0_7, i8 %line_buffer_m_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.7_ifconv:2 %lb_addr_1 = getelementptr i1 %lb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="lb_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3">
<![CDATA[
for.inc63.7_ifconv:3 %lb_load_1 = load i3 %lb_addr_1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="8">
<![CDATA[
for.inc63.7_ifconv:4 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
<literal name="rb_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="8">
<![CDATA[
cond.false84:0 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
<literal name="rb_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
cond.false84:1 %br_ln128 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:42 %store_ln118 = store i2 %old_word_buffer_m_load_9, i8 %line_buffer_m_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:50 %store_ln118 = store i2 %old_word_buffer_m_load_7, i8 %line_buffer_m_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:51 %lb_addr = getelementptr i1 %lb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="lb_addr"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:52 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:53 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="8">
<![CDATA[
cond.false35:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
cond.false35:1 %br_ln121 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:7 %zext_ln127_2 = zext i8 %add_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %line_buffer_m_2_addr = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:9 %add_ln128 = add i8 %add_ln127_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:10 %zext_ln128 = zext i8 %add_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %line_buffer_m_2_addr_1 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:36 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3">
<![CDATA[
for.inc63.7_ifconv:3 %lb_load_1 = load i3 %lb_addr_1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63.7_ifconv:5 %or_ln127 = or i1 %lb_load_1, i1 %last_wrd_read

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc63.7_ifconv:6 %select_ln127 = select i1 %or_ln127, i2 0, i2 %word_buffer_m_load_1

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.7_ifconv:7 %store_ln127 = store i2 %select_ln127, i8 %line_buffer_m_2_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:52 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_117_2_ifconv:54 %select_ln120 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_load_1

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:55 %store_ln120 = store i2 %select_ln120, i8 %line_buffer_m_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc93:0 %storemerge6 = phi i2 %old_word_buffer_m_load_2, void %cond.false35, i2 0, void %cond.true83, i2 %word_buffer_m_load_4, void %cond.false84, i2 0, void %VITIS_LOOP_117_2_ifconv

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="240" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc93:1 %store_ln121 = store i2 %storemerge6, i8 %line_buffer_m_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.inc93:3 %br_ln113 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="306" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="307" name="word_buffer_m_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="word_buffer_m_offset"/></StgValue>
</port>
<port id="308" name="old_word_buffer_m" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="old_word_buffer_m"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="309" name="lb" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="310" name="rb" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="311" name="zext_ln125" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln125"/></StgValue>
</port>
<port id="312" name="line_buffer_m_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_m_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="313" name="add_ln114" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln114"/></StgValue>
</port>
<port id="314" name="last_wrd" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="last_wrd"/></StgValue>
</port>
<port id="315" name="word_buffer_m" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="word_buffer_m"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="317" from="StgValue_316" to="bank_V" fromId="316" toId="11">
</dataflow>
<dataflow id="319" from="_ssdm_op_Read.ap_auto.i1" to="last_wrd_read" fromId="318" toId="12">
</dataflow>
<dataflow id="320" from="last_wrd" to="last_wrd_read" fromId="314" toId="12">
</dataflow>
<dataflow id="322" from="_ssdm_op_Read.ap_auto.i6" to="add_ln114_read" fromId="321" toId="13">
</dataflow>
<dataflow id="323" from="add_ln114" to="add_ln114_read" fromId="313" toId="13">
</dataflow>
<dataflow id="325" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln125_read" fromId="324" toId="14">
</dataflow>
<dataflow id="326" from="zext_ln125" to="zext_ln125_read" fromId="311" toId="14">
</dataflow>
<dataflow id="327" from="_ssdm_op_Read.ap_auto.i1" to="word_buffer_m_offset_read" fromId="318" toId="15">
</dataflow>
<dataflow id="328" from="word_buffer_m_offset" to="word_buffer_m_offset_read" fromId="307" toId="15">
</dataflow>
<dataflow id="330" from="_ssdm_op_Read.ap_auto.i3" to="trunc_ln_read" fromId="329" toId="16">
</dataflow>
<dataflow id="331" from="trunc_ln" to="trunc_ln_read" fromId="306" toId="16">
</dataflow>
<dataflow id="332" from="zext_ln125_read" to="zext_ln125_cast2" fromId="14" toId="17">
</dataflow>
<dataflow id="333" from="zext_ln125_read" to="zext_ln125_cast" fromId="14" toId="18">
</dataflow>
<dataflow id="335" from="StgValue_334" to="store_ln0" fromId="334" toId="19">
</dataflow>
<dataflow id="336" from="bank_V" to="store_ln0" fromId="11" toId="19">
</dataflow>
<dataflow id="337" from="bank_V" to="bank_V_2" fromId="11" toId="21">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="338" toId="22">
</dataflow>
<dataflow id="341" from="StgValue_340" to="specpipeline_ln0" fromId="340" toId="22">
</dataflow>
<dataflow id="343" from="StgValue_342" to="specpipeline_ln0" fromId="342" toId="22">
</dataflow>
<dataflow id="344" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="22">
</dataflow>
<dataflow id="345" from="StgValue_342" to="specpipeline_ln0" fromId="342" toId="22">
</dataflow>
<dataflow id="347" from="p_str" to="specpipeline_ln0" fromId="346" toId="22">
</dataflow>
<dataflow id="348" from="bank_V_2" to="icmp_ln1027" fromId="21" toId="23">
</dataflow>
<dataflow id="350" from="StgValue_349" to="icmp_ln1027" fromId="349" toId="23">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="351" toId="24">
</dataflow>
<dataflow id="354" from="StgValue_353" to="speclooptripcount_ln0" fromId="353" toId="24">
</dataflow>
<dataflow id="355" from="StgValue_353" to="speclooptripcount_ln0" fromId="353" toId="24">
</dataflow>
<dataflow id="356" from="StgValue_353" to="speclooptripcount_ln0" fromId="353" toId="24">
</dataflow>
<dataflow id="357" from="bank_V_2" to="add_ln840" fromId="21" toId="25">
</dataflow>
<dataflow id="359" from="StgValue_358" to="add_ln840" fromId="358" toId="25">
</dataflow>
<dataflow id="360" from="icmp_ln1027" to="br_ln113" fromId="23" toId="26">
</dataflow>
<dataflow id="361" from="bank_V_2" to="bank_V_cast" fromId="21" toId="27">
</dataflow>
<dataflow id="362" from="bank_V_2" to="zext_ln127" fromId="21" toId="28">
</dataflow>
<dataflow id="363" from="zext_ln125_cast" to="add_ln127" fromId="18" toId="29">
</dataflow>
<dataflow id="364" from="zext_ln127" to="add_ln127" fromId="28" toId="29">
</dataflow>
<dataflow id="365" from="bank_V_2" to="lhs" fromId="21" toId="30">
</dataflow>
<dataflow id="366" from="lhs" to="zext_ln186" fromId="30" toId="31">
</dataflow>
<dataflow id="367" from="add_ln114_read" to="s_idx_V" fromId="13" toId="32">
</dataflow>
<dataflow id="368" from="zext_ln186" to="s_idx_V" fromId="31" toId="32">
</dataflow>
<dataflow id="370" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_24" fromId="369" toId="33">
</dataflow>
<dataflow id="371" from="s_idx_V" to="tmp_24" fromId="32" toId="33">
</dataflow>
<dataflow id="373" from="StgValue_372" to="tmp_24" fromId="372" toId="33">
</dataflow>
<dataflow id="374" from="tmp_24" to="br_ln115" fromId="33" toId="34">
</dataflow>
<dataflow id="375" from="zext_ln125_cast2" to="add_ln125" fromId="17" toId="35">
</dataflow>
<dataflow id="376" from="s_idx_V" to="add_ln125" fromId="32" toId="35">
</dataflow>
<dataflow id="377" from="add_ln125" to="trunc_ln125" fromId="35" toId="36">
</dataflow>
<dataflow id="379" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="p_shl4" fromId="378" toId="37">
</dataflow>
<dataflow id="380" from="trunc_ln125" to="p_shl4" fromId="36" toId="37">
</dataflow>
<dataflow id="382" from="StgValue_381" to="p_shl4" fromId="381" toId="37">
</dataflow>
<dataflow id="384" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_25" fromId="383" toId="38">
</dataflow>
<dataflow id="385" from="add_ln125" to="tmp_25" fromId="35" toId="38">
</dataflow>
<dataflow id="387" from="StgValue_386" to="tmp_25" fromId="386" toId="38">
</dataflow>
<dataflow id="388" from="tmp_25" to="zext_ln125_1" fromId="38" toId="39">
</dataflow>
<dataflow id="389" from="p_shl4" to="add_ln125_1" fromId="37" toId="40">
</dataflow>
<dataflow id="390" from="zext_ln125_1" to="add_ln125_1" fromId="39" toId="40">
</dataflow>
<dataflow id="391" from="add_ln125_1" to="or_ln125" fromId="40" toId="41">
</dataflow>
<dataflow id="393" from="StgValue_392" to="or_ln125" fromId="392" toId="41">
</dataflow>
<dataflow id="394" from="or_ln125" to="zext_ln125_3" fromId="41" toId="42">
</dataflow>
<dataflow id="395" from="word_buffer_m" to="word_buffer_m_addr" fromId="315" toId="43">
</dataflow>
<dataflow id="397" from="StgValue_396" to="word_buffer_m_addr" fromId="396" toId="43">
</dataflow>
<dataflow id="398" from="zext_ln125_3" to="word_buffer_m_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="399" from="add_ln125_1" to="add_ln125_2" fromId="40" toId="44">
</dataflow>
<dataflow id="401" from="StgValue_400" to="add_ln125_2" fromId="400" toId="44">
</dataflow>
<dataflow id="402" from="add_ln125_2" to="zext_ln125_4" fromId="44" toId="45">
</dataflow>
<dataflow id="403" from="word_buffer_m" to="word_buffer_m_addr_1" fromId="315" toId="46">
</dataflow>
<dataflow id="404" from="StgValue_396" to="word_buffer_m_addr_1" fromId="396" toId="46">
</dataflow>
<dataflow id="405" from="zext_ln125_4" to="word_buffer_m_addr_1" fromId="45" toId="46">
</dataflow>
<dataflow id="406" from="last_wrd_read" to="br_ln125" fromId="12" toId="47">
</dataflow>
<dataflow id="407" from="word_buffer_m_addr" to="word_buffer_m_load" fromId="43" toId="48">
</dataflow>
<dataflow id="408" from="word_buffer_m_addr_1" to="word_buffer_m_load_2" fromId="46" toId="49">
</dataflow>
<dataflow id="409" from="rb" to="rb_addr_1" fromId="310" toId="50">
</dataflow>
<dataflow id="410" from="StgValue_396" to="rb_addr_1" fromId="396" toId="50">
</dataflow>
<dataflow id="411" from="bank_V_cast" to="rb_addr_1" fromId="27" toId="50">
</dataflow>
<dataflow id="412" from="rb_addr_1" to="rb_load_1" fromId="50" toId="51">
</dataflow>
<dataflow id="413" from="trunc_ln_read" to="s_idx_V_cast" fromId="16" toId="52">
</dataflow>
<dataflow id="414" from="lhs" to="s_idx_V_cast" fromId="30" toId="52">
</dataflow>
<dataflow id="416" from="_ssdm_op_BitConcatenate.i7.i1.i3.i3" to="tmp_9" fromId="415" toId="53">
</dataflow>
<dataflow id="417" from="word_buffer_m_offset_read" to="tmp_9" fromId="15" toId="53">
</dataflow>
<dataflow id="418" from="s_idx_V_cast" to="tmp_9" fromId="52" toId="53">
</dataflow>
<dataflow id="419" from="StgValue_381" to="tmp_9" fromId="381" toId="53">
</dataflow>
<dataflow id="420" from="tmp_9" to="zext_ln118_8" fromId="53" toId="54">
</dataflow>
<dataflow id="422" from="_ssdm_op_BitConcatenate.i5.i1.i3.i1" to="tmp_s" fromId="421" toId="55">
</dataflow>
<dataflow id="423" from="word_buffer_m_offset_read" to="tmp_s" fromId="15" toId="55">
</dataflow>
<dataflow id="424" from="s_idx_V_cast" to="tmp_s" fromId="52" toId="55">
</dataflow>
<dataflow id="425" from="StgValue_386" to="tmp_s" fromId="386" toId="55">
</dataflow>
<dataflow id="426" from="tmp_s" to="zext_ln118_9" fromId="55" toId="56">
</dataflow>
<dataflow id="427" from="zext_ln118_8" to="add_ln118_7" fromId="54" toId="57">
</dataflow>
<dataflow id="428" from="zext_ln118_9" to="add_ln118_7" fromId="56" toId="57">
</dataflow>
<dataflow id="429" from="add_ln118_7" to="or_ln118_1" fromId="57" toId="58">
</dataflow>
<dataflow id="430" from="StgValue_392" to="or_ln118_1" fromId="392" toId="58">
</dataflow>
<dataflow id="431" from="or_ln118_1" to="zext_ln118_11" fromId="58" toId="59">
</dataflow>
<dataflow id="432" from="old_word_buffer_m" to="old_word_buffer_m_addr" fromId="308" toId="60">
</dataflow>
<dataflow id="433" from="StgValue_396" to="old_word_buffer_m_addr" fromId="396" toId="60">
</dataflow>
<dataflow id="434" from="zext_ln118_11" to="old_word_buffer_m_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="435" from="add_ln118_7" to="add_ln118_8" fromId="57" toId="61">
</dataflow>
<dataflow id="436" from="StgValue_400" to="add_ln118_8" fromId="400" toId="61">
</dataflow>
<dataflow id="437" from="add_ln118_8" to="zext_ln118_12" fromId="61" toId="62">
</dataflow>
<dataflow id="438" from="old_word_buffer_m" to="old_word_buffer_m_addr_1" fromId="308" toId="63">
</dataflow>
<dataflow id="439" from="StgValue_396" to="old_word_buffer_m_addr_1" fromId="396" toId="63">
</dataflow>
<dataflow id="440" from="zext_ln118_12" to="old_word_buffer_m_addr_1" fromId="62" toId="63">
</dataflow>
<dataflow id="441" from="old_word_buffer_m_addr" to="old_word_buffer_m_load" fromId="60" toId="64">
</dataflow>
<dataflow id="442" from="old_word_buffer_m_addr_1" to="old_word_buffer_m_load_4" fromId="63" toId="65">
</dataflow>
<dataflow id="443" from="rb" to="rb_addr" fromId="310" toId="66">
</dataflow>
<dataflow id="444" from="StgValue_396" to="rb_addr" fromId="396" toId="66">
</dataflow>
<dataflow id="445" from="bank_V_cast" to="rb_addr" fromId="27" toId="66">
</dataflow>
<dataflow id="446" from="rb_addr" to="rb_load" fromId="66" toId="67">
</dataflow>
<dataflow id="447" from="add_ln840" to="store_ln113" fromId="25" toId="68">
</dataflow>
<dataflow id="448" from="bank_V" to="store_ln113" fromId="11" toId="68">
</dataflow>
<dataflow id="449" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="p_shl" fromId="378" toId="69">
</dataflow>
<dataflow id="450" from="add_ln127" to="p_shl" fromId="29" toId="69">
</dataflow>
<dataflow id="451" from="StgValue_381" to="p_shl" fromId="381" toId="69">
</dataflow>
<dataflow id="453" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp" fromId="452" toId="70">
</dataflow>
<dataflow id="454" from="add_ln127" to="tmp" fromId="29" toId="70">
</dataflow>
<dataflow id="455" from="StgValue_386" to="tmp" fromId="386" toId="70">
</dataflow>
<dataflow id="456" from="tmp" to="zext_ln127_1" fromId="70" toId="71">
</dataflow>
<dataflow id="457" from="p_shl" to="add_ln127_1" fromId="69" toId="72">
</dataflow>
<dataflow id="458" from="zext_ln127_1" to="add_ln127_1" fromId="71" toId="72">
</dataflow>
<dataflow id="459" from="add_ln127_1" to="or_ln118" fromId="72" toId="73">
</dataflow>
<dataflow id="460" from="StgValue_392" to="or_ln118" fromId="392" toId="73">
</dataflow>
<dataflow id="461" from="or_ln118" to="zext_ln118" fromId="73" toId="74">
</dataflow>
<dataflow id="462" from="line_buffer_m_2" to="line_buffer_m_2_addr_2" fromId="312" toId="75">
</dataflow>
<dataflow id="463" from="StgValue_396" to="line_buffer_m_2_addr_2" fromId="396" toId="75">
</dataflow>
<dataflow id="464" from="zext_ln118" to="line_buffer_m_2_addr_2" fromId="74" toId="75">
</dataflow>
<dataflow id="465" from="add_ln125_1" to="add_ln125_3" fromId="40" toId="76">
</dataflow>
<dataflow id="467" from="StgValue_466" to="add_ln125_3" fromId="466" toId="76">
</dataflow>
<dataflow id="468" from="add_ln125_3" to="zext_ln125_5" fromId="76" toId="77">
</dataflow>
<dataflow id="469" from="word_buffer_m" to="word_buffer_m_addr_10" fromId="315" toId="78">
</dataflow>
<dataflow id="470" from="StgValue_396" to="word_buffer_m_addr_10" fromId="396" toId="78">
</dataflow>
<dataflow id="471" from="zext_ln125_5" to="word_buffer_m_addr_10" fromId="77" toId="78">
</dataflow>
<dataflow id="472" from="add_ln125_1" to="add_ln125_4" fromId="40" toId="79">
</dataflow>
<dataflow id="474" from="StgValue_473" to="add_ln125_4" fromId="473" toId="79">
</dataflow>
<dataflow id="475" from="add_ln125_4" to="zext_ln125_6" fromId="79" toId="80">
</dataflow>
<dataflow id="476" from="word_buffer_m" to="word_buffer_m_addr_11" fromId="315" toId="81">
</dataflow>
<dataflow id="477" from="StgValue_396" to="word_buffer_m_addr_11" fromId="396" toId="81">
</dataflow>
<dataflow id="478" from="zext_ln125_6" to="word_buffer_m_addr_11" fromId="80" toId="81">
</dataflow>
<dataflow id="479" from="word_buffer_m_addr" to="word_buffer_m_load" fromId="43" toId="82">
</dataflow>
<dataflow id="480" from="word_buffer_m_load" to="store_ln125" fromId="82" toId="83">
</dataflow>
<dataflow id="481" from="line_buffer_m_2_addr_2" to="store_ln125" fromId="75" toId="83">
</dataflow>
<dataflow id="482" from="word_buffer_m_addr_1" to="word_buffer_m_load_2" fromId="46" toId="84">
</dataflow>
<dataflow id="484" from="StgValue_483" to="store_ln125" fromId="483" toId="86">
</dataflow>
<dataflow id="485" from="line_buffer_m_2_addr_2" to="store_ln125" fromId="75" toId="86">
</dataflow>
<dataflow id="486" from="word_buffer_m_addr_10" to="word_buffer_m_load_16" fromId="78" toId="88">
</dataflow>
<dataflow id="487" from="word_buffer_m_addr_11" to="word_buffer_m_load_17" fromId="81" toId="89">
</dataflow>
<dataflow id="488" from="rb_addr_1" to="rb_load_1" fromId="50" toId="90">
</dataflow>
<dataflow id="489" from="rb_load_1" to="br_ln128" fromId="90" toId="91">
</dataflow>
<dataflow id="490" from="add_ln118_7" to="add_ln118_9" fromId="57" toId="93">
</dataflow>
<dataflow id="491" from="StgValue_466" to="add_ln118_9" fromId="466" toId="93">
</dataflow>
<dataflow id="492" from="add_ln118_9" to="zext_ln118_13" fromId="93" toId="94">
</dataflow>
<dataflow id="493" from="old_word_buffer_m" to="old_word_buffer_m_addr_2" fromId="308" toId="95">
</dataflow>
<dataflow id="494" from="StgValue_396" to="old_word_buffer_m_addr_2" fromId="396" toId="95">
</dataflow>
<dataflow id="495" from="zext_ln118_13" to="old_word_buffer_m_addr_2" fromId="94" toId="95">
</dataflow>
<dataflow id="496" from="add_ln118_7" to="add_ln118_10" fromId="57" toId="96">
</dataflow>
<dataflow id="497" from="StgValue_473" to="add_ln118_10" fromId="473" toId="96">
</dataflow>
<dataflow id="498" from="add_ln118_10" to="zext_ln118_14" fromId="96" toId="97">
</dataflow>
<dataflow id="499" from="old_word_buffer_m" to="old_word_buffer_m_addr_3" fromId="308" toId="98">
</dataflow>
<dataflow id="500" from="StgValue_396" to="old_word_buffer_m_addr_3" fromId="396" toId="98">
</dataflow>
<dataflow id="501" from="zext_ln118_14" to="old_word_buffer_m_addr_3" fromId="97" toId="98">
</dataflow>
<dataflow id="502" from="old_word_buffer_m_addr" to="old_word_buffer_m_load" fromId="60" toId="99">
</dataflow>
<dataflow id="503" from="old_word_buffer_m_load" to="store_ln118" fromId="99" toId="100">
</dataflow>
<dataflow id="504" from="line_buffer_m_2_addr_2" to="store_ln118" fromId="75" toId="100">
</dataflow>
<dataflow id="505" from="old_word_buffer_m_addr_1" to="old_word_buffer_m_load_4" fromId="63" toId="101">
</dataflow>
<dataflow id="506" from="old_word_buffer_m_addr_2" to="old_word_buffer_m_load_8" fromId="95" toId="102">
</dataflow>
<dataflow id="507" from="old_word_buffer_m_addr_3" to="old_word_buffer_m_load_9" fromId="98" toId="103">
</dataflow>
<dataflow id="508" from="rb_addr" to="rb_load" fromId="66" toId="104">
</dataflow>
<dataflow id="509" from="rb_load" to="br_ln121" fromId="104" toId="105">
</dataflow>
<dataflow id="510" from="add_ln127_1" to="add_ln118" fromId="72" toId="106">
</dataflow>
<dataflow id="511" from="StgValue_400" to="add_ln118" fromId="400" toId="106">
</dataflow>
<dataflow id="512" from="add_ln118" to="zext_ln118_1" fromId="106" toId="107">
</dataflow>
<dataflow id="513" from="line_buffer_m_2" to="line_buffer_m_2_addr_3" fromId="312" toId="108">
</dataflow>
<dataflow id="514" from="StgValue_396" to="line_buffer_m_2_addr_3" fromId="396" toId="108">
</dataflow>
<dataflow id="515" from="zext_ln118_1" to="line_buffer_m_2_addr_3" fromId="107" toId="108">
</dataflow>
<dataflow id="516" from="add_ln127_1" to="add_ln118_1" fromId="72" toId="109">
</dataflow>
<dataflow id="517" from="StgValue_466" to="add_ln118_1" fromId="466" toId="109">
</dataflow>
<dataflow id="518" from="add_ln118_1" to="zext_ln118_2" fromId="109" toId="110">
</dataflow>
<dataflow id="519" from="line_buffer_m_2" to="line_buffer_m_2_addr_4" fromId="312" toId="111">
</dataflow>
<dataflow id="520" from="StgValue_396" to="line_buffer_m_2_addr_4" fromId="396" toId="111">
</dataflow>
<dataflow id="521" from="zext_ln118_2" to="line_buffer_m_2_addr_4" fromId="110" toId="111">
</dataflow>
<dataflow id="522" from="add_ln125_1" to="add_ln125_5" fromId="40" toId="112">
</dataflow>
<dataflow id="524" from="StgValue_523" to="add_ln125_5" fromId="523" toId="112">
</dataflow>
<dataflow id="525" from="add_ln125_5" to="zext_ln125_7" fromId="112" toId="113">
</dataflow>
<dataflow id="526" from="word_buffer_m" to="word_buffer_m_addr_13" fromId="315" toId="114">
</dataflow>
<dataflow id="527" from="StgValue_396" to="word_buffer_m_addr_13" fromId="396" toId="114">
</dataflow>
<dataflow id="528" from="zext_ln125_7" to="word_buffer_m_addr_13" fromId="113" toId="114">
</dataflow>
<dataflow id="529" from="add_ln125_1" to="add_ln125_6" fromId="40" toId="115">
</dataflow>
<dataflow id="531" from="StgValue_530" to="add_ln125_6" fromId="530" toId="115">
</dataflow>
<dataflow id="532" from="add_ln125_6" to="zext_ln125_8" fromId="115" toId="116">
</dataflow>
<dataflow id="533" from="word_buffer_m" to="word_buffer_m_addr_14" fromId="315" toId="117">
</dataflow>
<dataflow id="534" from="StgValue_396" to="word_buffer_m_addr_14" fromId="396" toId="117">
</dataflow>
<dataflow id="535" from="zext_ln125_8" to="word_buffer_m_addr_14" fromId="116" toId="117">
</dataflow>
<dataflow id="536" from="word_buffer_m_addr_10" to="word_buffer_m_load_16" fromId="78" toId="118">
</dataflow>
<dataflow id="537" from="word_buffer_m_load_16" to="store_ln125" fromId="118" toId="119">
</dataflow>
<dataflow id="538" from="line_buffer_m_2_addr_4" to="store_ln125" fromId="111" toId="119">
</dataflow>
<dataflow id="539" from="word_buffer_m_addr_11" to="word_buffer_m_load_17" fromId="81" toId="120">
</dataflow>
<dataflow id="540" from="StgValue_483" to="store_ln125" fromId="483" toId="122">
</dataflow>
<dataflow id="541" from="line_buffer_m_2_addr_4" to="store_ln125" fromId="111" toId="122">
</dataflow>
<dataflow id="542" from="word_buffer_m_addr_13" to="word_buffer_m_load_18" fromId="114" toId="124">
</dataflow>
<dataflow id="543" from="word_buffer_m_addr_14" to="word_buffer_m_load_19" fromId="117" toId="125">
</dataflow>
<dataflow id="544" from="add_ln118_7" to="add_ln118_11" fromId="57" toId="126">
</dataflow>
<dataflow id="545" from="StgValue_523" to="add_ln118_11" fromId="523" toId="126">
</dataflow>
<dataflow id="546" from="add_ln118_11" to="zext_ln118_15" fromId="126" toId="127">
</dataflow>
<dataflow id="547" from="old_word_buffer_m" to="old_word_buffer_m_addr_4" fromId="308" toId="128">
</dataflow>
<dataflow id="548" from="StgValue_396" to="old_word_buffer_m_addr_4" fromId="396" toId="128">
</dataflow>
<dataflow id="549" from="zext_ln118_15" to="old_word_buffer_m_addr_4" fromId="127" toId="128">
</dataflow>
<dataflow id="550" from="add_ln118_7" to="add_ln118_12" fromId="57" toId="129">
</dataflow>
<dataflow id="551" from="StgValue_530" to="add_ln118_12" fromId="530" toId="129">
</dataflow>
<dataflow id="552" from="add_ln118_12" to="zext_ln118_16" fromId="129" toId="130">
</dataflow>
<dataflow id="553" from="old_word_buffer_m" to="old_word_buffer_m_addr_5" fromId="308" toId="131">
</dataflow>
<dataflow id="554" from="StgValue_396" to="old_word_buffer_m_addr_5" fromId="396" toId="131">
</dataflow>
<dataflow id="555" from="zext_ln118_16" to="old_word_buffer_m_addr_5" fromId="130" toId="131">
</dataflow>
<dataflow id="556" from="old_word_buffer_m_load_4" to="store_ln118" fromId="101" toId="132">
</dataflow>
<dataflow id="557" from="line_buffer_m_2_addr_3" to="store_ln118" fromId="108" toId="132">
</dataflow>
<dataflow id="558" from="old_word_buffer_m_addr_2" to="old_word_buffer_m_load_8" fromId="95" toId="133">
</dataflow>
<dataflow id="559" from="old_word_buffer_m_addr_3" to="old_word_buffer_m_load_9" fromId="98" toId="134">
</dataflow>
<dataflow id="560" from="old_word_buffer_m_addr_4" to="old_word_buffer_m_load_10" fromId="128" toId="135">
</dataflow>
<dataflow id="561" from="old_word_buffer_m_addr_5" to="old_word_buffer_m_load_11" fromId="131" toId="136">
</dataflow>
<dataflow id="562" from="add_ln127_1" to="add_ln118_2" fromId="72" toId="137">
</dataflow>
<dataflow id="563" from="StgValue_473" to="add_ln118_2" fromId="473" toId="137">
</dataflow>
<dataflow id="564" from="add_ln118_2" to="zext_ln118_3" fromId="137" toId="138">
</dataflow>
<dataflow id="565" from="line_buffer_m_2" to="line_buffer_m_2_addr_5" fromId="312" toId="139">
</dataflow>
<dataflow id="566" from="StgValue_396" to="line_buffer_m_2_addr_5" fromId="396" toId="139">
</dataflow>
<dataflow id="567" from="zext_ln118_3" to="line_buffer_m_2_addr_5" fromId="138" toId="139">
</dataflow>
<dataflow id="568" from="add_ln127_1" to="add_ln118_3" fromId="72" toId="140">
</dataflow>
<dataflow id="569" from="StgValue_523" to="add_ln118_3" fromId="523" toId="140">
</dataflow>
<dataflow id="570" from="add_ln118_3" to="zext_ln118_4" fromId="140" toId="141">
</dataflow>
<dataflow id="571" from="line_buffer_m_2" to="line_buffer_m_2_addr_6" fromId="312" toId="142">
</dataflow>
<dataflow id="572" from="StgValue_396" to="line_buffer_m_2_addr_6" fromId="396" toId="142">
</dataflow>
<dataflow id="573" from="zext_ln118_4" to="line_buffer_m_2_addr_6" fromId="141" toId="142">
</dataflow>
<dataflow id="574" from="add_ln127_1" to="add_ln118_4" fromId="72" toId="143">
</dataflow>
<dataflow id="575" from="StgValue_530" to="add_ln118_4" fromId="530" toId="143">
</dataflow>
<dataflow id="576" from="add_ln118_4" to="zext_ln118_5" fromId="143" toId="144">
</dataflow>
<dataflow id="577" from="line_buffer_m_2" to="line_buffer_m_2_addr_7" fromId="312" toId="145">
</dataflow>
<dataflow id="578" from="StgValue_396" to="line_buffer_m_2_addr_7" fromId="396" toId="145">
</dataflow>
<dataflow id="579" from="zext_ln118_5" to="line_buffer_m_2_addr_7" fromId="144" toId="145">
</dataflow>
<dataflow id="580" from="add_ln125_1" to="add_ln125_7" fromId="40" toId="146">
</dataflow>
<dataflow id="582" from="StgValue_581" to="add_ln125_7" fromId="581" toId="146">
</dataflow>
<dataflow id="583" from="add_ln125_7" to="zext_ln125_9" fromId="146" toId="147">
</dataflow>
<dataflow id="584" from="word_buffer_m" to="word_buffer_m_addr_16" fromId="315" toId="148">
</dataflow>
<dataflow id="585" from="StgValue_396" to="word_buffer_m_addr_16" fromId="396" toId="148">
</dataflow>
<dataflow id="586" from="zext_ln125_9" to="word_buffer_m_addr_16" fromId="147" toId="148">
</dataflow>
<dataflow id="587" from="add_ln125_1" to="add_ln125_8" fromId="40" toId="149">
</dataflow>
<dataflow id="589" from="StgValue_588" to="add_ln125_8" fromId="588" toId="149">
</dataflow>
<dataflow id="590" from="add_ln125_8" to="zext_ln125_10" fromId="149" toId="150">
</dataflow>
<dataflow id="591" from="word_buffer_m" to="word_buffer_m_addr_17" fromId="315" toId="151">
</dataflow>
<dataflow id="592" from="StgValue_396" to="word_buffer_m_addr_17" fromId="396" toId="151">
</dataflow>
<dataflow id="593" from="zext_ln125_10" to="word_buffer_m_addr_17" fromId="150" toId="151">
</dataflow>
<dataflow id="594" from="word_buffer_m_load_2" to="ref_tmp50_0_1" fromId="84" toId="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="595" from="br_ln125" to="ref_tmp50_0_1" fromId="85" toId="152">
</dataflow>
<dataflow id="596" from="StgValue_483" to="ref_tmp50_0_1" fromId="483" toId="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="597" from="br_ln0" to="ref_tmp50_0_1" fromId="87" toId="152">
</dataflow>
<dataflow id="598" from="ref_tmp50_0_1" to="store_ln125" fromId="152" toId="153">
</dataflow>
<dataflow id="599" from="line_buffer_m_2_addr_3" to="store_ln125" fromId="108" toId="153">
</dataflow>
<dataflow id="600" from="last_wrd_read" to="br_ln125" fromId="12" toId="154">
</dataflow>
<dataflow id="601" from="word_buffer_m_load_17" to="ref_tmp50_0_3" fromId="120" toId="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="602" from="br_ln125" to="ref_tmp50_0_3" fromId="121" toId="155">
</dataflow>
<dataflow id="603" from="StgValue_483" to="ref_tmp50_0_3" fromId="483" toId="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="604" from="br_ln0" to="ref_tmp50_0_3" fromId="123" toId="155">
</dataflow>
<dataflow id="605" from="ref_tmp50_0_3" to="store_ln125" fromId="155" toId="156">
</dataflow>
<dataflow id="606" from="line_buffer_m_2_addr_5" to="store_ln125" fromId="139" toId="156">
</dataflow>
<dataflow id="607" from="last_wrd_read" to="br_ln125" fromId="12" toId="157">
</dataflow>
<dataflow id="608" from="word_buffer_m_addr_13" to="word_buffer_m_load_18" fromId="114" toId="158">
</dataflow>
<dataflow id="609" from="word_buffer_m_addr_14" to="word_buffer_m_load_19" fromId="117" toId="159">
</dataflow>
<dataflow id="610" from="word_buffer_m_addr_16" to="word_buffer_m_load_20" fromId="148" toId="162">
</dataflow>
<dataflow id="611" from="word_buffer_m_addr_17" to="word_buffer_m_load_21" fromId="151" toId="163">
</dataflow>
<dataflow id="612" from="add_ln118_7" to="add_ln118_13" fromId="57" toId="164">
</dataflow>
<dataflow id="613" from="StgValue_581" to="add_ln118_13" fromId="581" toId="164">
</dataflow>
<dataflow id="614" from="add_ln118_13" to="zext_ln118_17" fromId="164" toId="165">
</dataflow>
<dataflow id="615" from="old_word_buffer_m" to="old_word_buffer_m_addr_6" fromId="308" toId="166">
</dataflow>
<dataflow id="616" from="StgValue_396" to="old_word_buffer_m_addr_6" fromId="396" toId="166">
</dataflow>
<dataflow id="617" from="zext_ln118_17" to="old_word_buffer_m_addr_6" fromId="165" toId="166">
</dataflow>
<dataflow id="618" from="add_ln118_7" to="add_ln118_14" fromId="57" toId="167">
</dataflow>
<dataflow id="619" from="StgValue_588" to="add_ln118_14" fromId="588" toId="167">
</dataflow>
<dataflow id="620" from="add_ln118_14" to="zext_ln118_18" fromId="167" toId="168">
</dataflow>
<dataflow id="621" from="old_word_buffer_m" to="old_word_buffer_m_addr_7" fromId="308" toId="169">
</dataflow>
<dataflow id="622" from="StgValue_396" to="old_word_buffer_m_addr_7" fromId="396" toId="169">
</dataflow>
<dataflow id="623" from="zext_ln118_18" to="old_word_buffer_m_addr_7" fromId="168" toId="169">
</dataflow>
<dataflow id="624" from="old_word_buffer_m_addr_4" to="old_word_buffer_m_load_10" fromId="128" toId="170">
</dataflow>
<dataflow id="625" from="old_word_buffer_m_load_10" to="store_ln118" fromId="170" toId="171">
</dataflow>
<dataflow id="626" from="line_buffer_m_2_addr_6" to="store_ln118" fromId="142" toId="171">
</dataflow>
<dataflow id="627" from="old_word_buffer_m_addr_5" to="old_word_buffer_m_load_11" fromId="131" toId="172">
</dataflow>
<dataflow id="628" from="old_word_buffer_m_load_11" to="store_ln118" fromId="172" toId="173">
</dataflow>
<dataflow id="629" from="line_buffer_m_2_addr_7" to="store_ln118" fromId="145" toId="173">
</dataflow>
<dataflow id="630" from="old_word_buffer_m_addr_6" to="old_word_buffer_m_load_6" fromId="166" toId="174">
</dataflow>
<dataflow id="631" from="old_word_buffer_m_addr_7" to="old_word_buffer_m_load_7" fromId="169" toId="175">
</dataflow>
<dataflow id="632" from="add_ln127_1" to="add_ln118_5" fromId="72" toId="176">
</dataflow>
<dataflow id="633" from="StgValue_581" to="add_ln118_5" fromId="581" toId="176">
</dataflow>
<dataflow id="634" from="add_ln118_5" to="zext_ln118_6" fromId="176" toId="177">
</dataflow>
<dataflow id="635" from="line_buffer_m_2" to="line_buffer_m_2_addr_8" fromId="312" toId="178">
</dataflow>
<dataflow id="636" from="StgValue_396" to="line_buffer_m_2_addr_8" fromId="396" toId="178">
</dataflow>
<dataflow id="637" from="zext_ln118_6" to="line_buffer_m_2_addr_8" fromId="177" toId="178">
</dataflow>
<dataflow id="638" from="add_ln125_1" to="zext_ln125_2" fromId="40" toId="179">
</dataflow>
<dataflow id="639" from="word_buffer_m" to="word_buffer_m_addr_18" fromId="315" toId="180">
</dataflow>
<dataflow id="640" from="StgValue_396" to="word_buffer_m_addr_18" fromId="396" toId="180">
</dataflow>
<dataflow id="641" from="zext_ln125_2" to="word_buffer_m_addr_18" fromId="179" toId="180">
</dataflow>
<dataflow id="642" from="add_ln125_1" to="add_ln128_1" fromId="40" toId="181">
</dataflow>
<dataflow id="644" from="StgValue_643" to="add_ln128_1" fromId="643" toId="181">
</dataflow>
<dataflow id="645" from="add_ln128_1" to="zext_ln128_1" fromId="181" toId="182">
</dataflow>
<dataflow id="646" from="word_buffer_m" to="word_buffer_m_addr_19" fromId="315" toId="183">
</dataflow>
<dataflow id="647" from="StgValue_396" to="word_buffer_m_addr_19" fromId="396" toId="183">
</dataflow>
<dataflow id="648" from="zext_ln128_1" to="word_buffer_m_addr_19" fromId="182" toId="183">
</dataflow>
<dataflow id="649" from="word_buffer_m_load_18" to="store_ln125" fromId="158" toId="184">
</dataflow>
<dataflow id="650" from="line_buffer_m_2_addr_6" to="store_ln125" fromId="142" toId="184">
</dataflow>
<dataflow id="651" from="StgValue_483" to="store_ln125" fromId="483" toId="185">
</dataflow>
<dataflow id="652" from="line_buffer_m_2_addr_6" to="store_ln125" fromId="142" toId="185">
</dataflow>
<dataflow id="653" from="word_buffer_m_load_19" to="ref_tmp50_0_5" fromId="159" toId="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="654" from="br_ln125" to="ref_tmp50_0_5" fromId="160" toId="186">
</dataflow>
<dataflow id="655" from="StgValue_483" to="ref_tmp50_0_5" fromId="483" toId="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="656" from="br_ln0" to="ref_tmp50_0_5" fromId="161" toId="186">
</dataflow>
<dataflow id="657" from="ref_tmp50_0_5" to="store_ln125" fromId="186" toId="187">
</dataflow>
<dataflow id="658" from="line_buffer_m_2_addr_7" to="store_ln125" fromId="145" toId="187">
</dataflow>
<dataflow id="659" from="last_wrd_read" to="br_ln125" fromId="12" toId="188">
</dataflow>
<dataflow id="660" from="word_buffer_m_addr_16" to="word_buffer_m_load_20" fromId="148" toId="189">
</dataflow>
<dataflow id="661" from="word_buffer_m_addr_17" to="word_buffer_m_load_21" fromId="151" toId="190">
</dataflow>
<dataflow id="662" from="word_buffer_m_addr_18" to="word_buffer_m_load_1" fromId="180" toId="193">
</dataflow>
<dataflow id="663" from="last_wrd_read" to="br_ln128" fromId="12" toId="194">
</dataflow>
<dataflow id="664" from="word_buffer_m_addr_19" to="word_buffer_m_load_4" fromId="183" toId="195">
</dataflow>
<dataflow id="665" from="add_ln118_7" to="zext_ln118_10" fromId="57" toId="196">
</dataflow>
<dataflow id="666" from="old_word_buffer_m" to="old_word_buffer_m_addr_8" fromId="308" toId="197">
</dataflow>
<dataflow id="667" from="StgValue_396" to="old_word_buffer_m_addr_8" fromId="396" toId="197">
</dataflow>
<dataflow id="668" from="zext_ln118_10" to="old_word_buffer_m_addr_8" fromId="196" toId="197">
</dataflow>
<dataflow id="669" from="add_ln118_7" to="add_ln121" fromId="57" toId="198">
</dataflow>
<dataflow id="670" from="StgValue_643" to="add_ln121" fromId="643" toId="198">
</dataflow>
<dataflow id="671" from="add_ln121" to="zext_ln121" fromId="198" toId="199">
</dataflow>
<dataflow id="672" from="old_word_buffer_m" to="old_word_buffer_m_addr_9" fromId="308" toId="200">
</dataflow>
<dataflow id="673" from="StgValue_396" to="old_word_buffer_m_addr_9" fromId="396" toId="200">
</dataflow>
<dataflow id="674" from="zext_ln121" to="old_word_buffer_m_addr_9" fromId="199" toId="200">
</dataflow>
<dataflow id="675" from="old_word_buffer_m_load_8" to="store_ln118" fromId="133" toId="201">
</dataflow>
<dataflow id="676" from="line_buffer_m_2_addr_4" to="store_ln118" fromId="111" toId="201">
</dataflow>
<dataflow id="677" from="old_word_buffer_m_addr_6" to="old_word_buffer_m_load_6" fromId="166" toId="202">
</dataflow>
<dataflow id="678" from="old_word_buffer_m_load_6" to="store_ln118" fromId="202" toId="203">
</dataflow>
<dataflow id="679" from="line_buffer_m_2_addr_8" to="store_ln118" fromId="178" toId="203">
</dataflow>
<dataflow id="680" from="old_word_buffer_m_addr_7" to="old_word_buffer_m_load_7" fromId="169" toId="204">
</dataflow>
<dataflow id="681" from="old_word_buffer_m_addr_8" to="old_word_buffer_m_load_1" fromId="197" toId="205">
</dataflow>
<dataflow id="682" from="old_word_buffer_m_addr_9" to="old_word_buffer_m_load_2" fromId="200" toId="206">
</dataflow>
<dataflow id="683" from="add_ln127_1" to="add_ln118_6" fromId="72" toId="207">
</dataflow>
<dataflow id="684" from="StgValue_588" to="add_ln118_6" fromId="588" toId="207">
</dataflow>
<dataflow id="685" from="add_ln118_6" to="zext_ln118_7" fromId="207" toId="208">
</dataflow>
<dataflow id="686" from="line_buffer_m_2" to="line_buffer_m_2_addr_9" fromId="312" toId="209">
</dataflow>
<dataflow id="687" from="StgValue_396" to="line_buffer_m_2_addr_9" fromId="396" toId="209">
</dataflow>
<dataflow id="688" from="zext_ln118_7" to="line_buffer_m_2_addr_9" fromId="208" toId="209">
</dataflow>
<dataflow id="689" from="word_buffer_m_load_20" to="store_ln125" fromId="189" toId="210">
</dataflow>
<dataflow id="690" from="line_buffer_m_2_addr_8" to="store_ln125" fromId="178" toId="210">
</dataflow>
<dataflow id="691" from="StgValue_483" to="store_ln125" fromId="483" toId="211">
</dataflow>
<dataflow id="692" from="line_buffer_m_2_addr_8" to="store_ln125" fromId="178" toId="211">
</dataflow>
<dataflow id="693" from="word_buffer_m_load_21" to="ref_tmp50_0_7" fromId="190" toId="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="694" from="br_ln125" to="ref_tmp50_0_7" fromId="191" toId="212">
</dataflow>
<dataflow id="695" from="StgValue_483" to="ref_tmp50_0_7" fromId="483" toId="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="696" from="br_ln0" to="ref_tmp50_0_7" fromId="192" toId="212">
</dataflow>
<dataflow id="697" from="ref_tmp50_0_7" to="store_ln125" fromId="212" toId="213">
</dataflow>
<dataflow id="698" from="line_buffer_m_2_addr_9" to="store_ln125" fromId="209" toId="213">
</dataflow>
<dataflow id="699" from="lb" to="lb_addr_1" fromId="309" toId="214">
</dataflow>
<dataflow id="700" from="StgValue_396" to="lb_addr_1" fromId="396" toId="214">
</dataflow>
<dataflow id="701" from="bank_V_cast" to="lb_addr_1" fromId="27" toId="214">
</dataflow>
<dataflow id="702" from="lb_addr_1" to="lb_load_1" fromId="214" toId="215">
</dataflow>
<dataflow id="703" from="word_buffer_m_addr_18" to="word_buffer_m_load_1" fromId="180" toId="216">
</dataflow>
<dataflow id="704" from="word_buffer_m_addr_19" to="word_buffer_m_load_4" fromId="183" toId="217">
</dataflow>
<dataflow id="705" from="old_word_buffer_m_load_9" to="store_ln118" fromId="134" toId="219">
</dataflow>
<dataflow id="706" from="line_buffer_m_2_addr_5" to="store_ln118" fromId="139" toId="219">
</dataflow>
<dataflow id="707" from="old_word_buffer_m_load_7" to="store_ln118" fromId="204" toId="220">
</dataflow>
<dataflow id="708" from="line_buffer_m_2_addr_9" to="store_ln118" fromId="209" toId="220">
</dataflow>
<dataflow id="709" from="lb" to="lb_addr" fromId="309" toId="221">
</dataflow>
<dataflow id="710" from="StgValue_396" to="lb_addr" fromId="396" toId="221">
</dataflow>
<dataflow id="711" from="bank_V_cast" to="lb_addr" fromId="27" toId="221">
</dataflow>
<dataflow id="712" from="lb_addr" to="lb_load" fromId="221" toId="222">
</dataflow>
<dataflow id="713" from="old_word_buffer_m_addr_8" to="old_word_buffer_m_load_1" fromId="197" toId="223">
</dataflow>
<dataflow id="714" from="old_word_buffer_m_addr_9" to="old_word_buffer_m_load_2" fromId="200" toId="224">
</dataflow>
<dataflow id="715" from="add_ln127_1" to="zext_ln127_2" fromId="72" toId="226">
</dataflow>
<dataflow id="716" from="line_buffer_m_2" to="line_buffer_m_2_addr" fromId="312" toId="227">
</dataflow>
<dataflow id="717" from="StgValue_396" to="line_buffer_m_2_addr" fromId="396" toId="227">
</dataflow>
<dataflow id="718" from="zext_ln127_2" to="line_buffer_m_2_addr" fromId="226" toId="227">
</dataflow>
<dataflow id="719" from="add_ln127_1" to="add_ln128" fromId="72" toId="228">
</dataflow>
<dataflow id="720" from="StgValue_643" to="add_ln128" fromId="643" toId="228">
</dataflow>
<dataflow id="721" from="add_ln128" to="zext_ln128" fromId="228" toId="229">
</dataflow>
<dataflow id="722" from="line_buffer_m_2" to="line_buffer_m_2_addr_1" fromId="312" toId="230">
</dataflow>
<dataflow id="723" from="StgValue_396" to="line_buffer_m_2_addr_1" fromId="396" toId="230">
</dataflow>
<dataflow id="724" from="zext_ln128" to="line_buffer_m_2_addr_1" fromId="229" toId="230">
</dataflow>
<dataflow id="726" from="_ssdm_op_SpecLoopName" to="specloopname_ln113" fromId="725" toId="231">
</dataflow>
<dataflow id="728" from="empty_22" to="specloopname_ln113" fromId="727" toId="231">
</dataflow>
<dataflow id="729" from="lb_addr_1" to="lb_load_1" fromId="214" toId="232">
</dataflow>
<dataflow id="730" from="lb_load_1" to="or_ln127" fromId="232" toId="233">
</dataflow>
<dataflow id="731" from="last_wrd_read" to="or_ln127" fromId="12" toId="233">
</dataflow>
<dataflow id="732" from="or_ln127" to="select_ln127" fromId="233" toId="234">
</dataflow>
<dataflow id="733" from="StgValue_483" to="select_ln127" fromId="483" toId="234">
</dataflow>
<dataflow id="734" from="word_buffer_m_load_1" to="select_ln127" fromId="216" toId="234">
</dataflow>
<dataflow id="735" from="select_ln127" to="store_ln127" fromId="234" toId="235">
</dataflow>
<dataflow id="736" from="line_buffer_m_2_addr" to="store_ln127" fromId="227" toId="235">
</dataflow>
<dataflow id="737" from="lb_addr" to="lb_load" fromId="221" toId="236">
</dataflow>
<dataflow id="738" from="lb_load" to="select_ln120" fromId="236" toId="237">
</dataflow>
<dataflow id="739" from="StgValue_483" to="select_ln120" fromId="483" toId="237">
</dataflow>
<dataflow id="740" from="old_word_buffer_m_load_1" to="select_ln120" fromId="223" toId="237">
</dataflow>
<dataflow id="741" from="select_ln120" to="store_ln120" fromId="237" toId="238">
</dataflow>
<dataflow id="742" from="line_buffer_m_2_addr" to="store_ln120" fromId="227" toId="238">
</dataflow>
<dataflow id="743" from="old_word_buffer_m_load_2" to="storemerge6" fromId="224" toId="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="744" from="br_ln121" to="storemerge6" fromId="225" toId="239">
</dataflow>
<dataflow id="745" from="StgValue_483" to="storemerge6" fromId="483" toId="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="rb_load_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="746" from="br_ln128" to="storemerge6" fromId="92" toId="239">
</dataflow>
<dataflow id="747" from="word_buffer_m_load_4" to="storemerge6" fromId="217" toId="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
<literal name="rb_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="748" from="br_ln128" to="storemerge6" fromId="218" toId="239">
</dataflow>
<dataflow id="749" from="StgValue_483" to="storemerge6" fromId="483" toId="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="750" from="br_ln121" to="storemerge6" fromId="105" toId="239">
</dataflow>
<dataflow id="751" from="storemerge6" to="store_ln121" fromId="239" toId="240">
</dataflow>
<dataflow id="752" from="line_buffer_m_2_addr_1" to="store_ln121" fromId="230" toId="240">
</dataflow>
<dataflow id="753" from="icmp_ln1027" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="754" from="tmp_24" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="755" from="last_wrd_read" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="756" from="icmp_ln1027" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="757" from="tmp_24" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="758" from="last_wrd_read" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="759" from="rb_load_1" to="StgValue_3" fromId="90" toId="3">
</dataflow>
<dataflow id="760" from="icmp_ln1027" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="761" from="tmp_24" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="762" from="last_wrd_read" to="StgValue_4" fromId="12" toId="4">
</dataflow>
<dataflow id="763" from="icmp_ln1027" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="764" from="tmp_24" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="765" from="last_wrd_read" to="StgValue_5" fromId="12" toId="5">
</dataflow>
<dataflow id="766" from="icmp_ln1027" to="StgValue_6" fromId="23" toId="6">
</dataflow>
<dataflow id="767" from="tmp_24" to="StgValue_6" fromId="33" toId="6">
</dataflow>
<dataflow id="768" from="last_wrd_read" to="StgValue_6" fromId="12" toId="6">
</dataflow>
<dataflow id="769" from="rb_load_1" to="StgValue_6" fromId="90" toId="6">
</dataflow>
<dataflow id="770" from="rb_load" to="StgValue_6" fromId="104" toId="6">
</dataflow>
<dataflow id="771" from="icmp_ln1027" to="StgValue_7" fromId="23" toId="7">
</dataflow>
<dataflow id="772" from="tmp_24" to="StgValue_7" fromId="33" toId="7">
</dataflow>
<dataflow id="773" from="last_wrd_read" to="StgValue_7" fromId="12" toId="7">
</dataflow>
<dataflow id="774" from="rb_load_1" to="StgValue_7" fromId="90" toId="7">
</dataflow>
<dataflow id="775" from="rb_load" to="StgValue_7" fromId="104" toId="7">
</dataflow>
<dataflow id="776" from="icmp_ln1027" to="StgValue_8" fromId="23" toId="8">
</dataflow>
<dataflow id="777" from="tmp_24" to="StgValue_8" fromId="33" toId="8">
</dataflow>
<dataflow id="778" from="last_wrd_read" to="StgValue_8" fromId="12" toId="8">
</dataflow>
<dataflow id="779" from="icmp_ln1027" to="StgValue_9" fromId="23" toId="9">
</dataflow>
<dataflow id="780" from="tmp_24" to="StgValue_9" fromId="33" toId="9">
</dataflow>
<dataflow id="781" from="last_wrd_read" to="StgValue_9" fromId="12" toId="9">
</dataflow>
<dataflow id="782" from="rb_load" to="StgValue_8" fromId="104" toId="8">
</dataflow>
<dataflow id="783" from="rb_load" to="StgValue_9" fromId="104" toId="9">
</dataflow>
<dataflow id="784" from="rb_load_1" to="StgValue_4" fromId="90" toId="4">
</dataflow>
<dataflow id="785" from="rb_load_1" to="StgValue_5" fromId="90" toId="5">
</dataflow>
<dataflow id="786" from="rb_load_1" to="StgValue_8" fromId="90" toId="8">
</dataflow>
<dataflow id="787" from="rb_load_1" to="StgValue_9" fromId="90" toId="9">
</dataflow>
<dataflow id="788" from="rb_load" to="StgValue_3" fromId="104" toId="3">
</dataflow>
<dataflow id="789" from="rb_load" to="StgValue_4" fromId="104" toId="4">
</dataflow>
<dataflow id="790" from="rb_load" to="StgValue_5" fromId="104" toId="5">
</dataflow>
</dataflows>


</stg>
