Timing Analyzer report for DE10Nano_System
Tue Nov 19 14:34:23 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 100C Model Setup Summary
  9. Slow 1100mV 100C Model Hold Summary
 10. Slow 1100mV 100C Model Recovery Summary
 11. Slow 1100mV 100C Model Removal Summary
 12. Slow 1100mV 100C Model Minimum Pulse Width Summary
 13. Slow 1100mV 100C Model Metastability Summary
 14. Slow 1100mV -40C Model Fmax Summary
 15. Slow 1100mV -40C Model Setup Summary
 16. Slow 1100mV -40C Model Hold Summary
 17. Slow 1100mV -40C Model Recovery Summary
 18. Slow 1100mV -40C Model Removal Summary
 19. Slow 1100mV -40C Model Minimum Pulse Width Summary
 20. Slow 1100mV -40C Model Metastability Summary
 21. Fast 1100mV 100C Model Setup Summary
 22. Fast 1100mV 100C Model Hold Summary
 23. Fast 1100mV 100C Model Recovery Summary
 24. Fast 1100mV 100C Model Removal Summary
 25. Fast 1100mV 100C Model Minimum Pulse Width Summary
 26. Fast 1100mV 100C Model Metastability Summary
 27. Fast 1100mV -40C Model Setup Summary
 28. Fast 1100mV -40C Model Hold Summary
 29. Fast 1100mV -40C Model Recovery Summary
 30. Fast 1100mV -40C Model Removal Summary
 31. Fast 1100mV -40C Model Minimum Pulse Width Summary
 32. Fast 1100mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv n40c Model)
 37. Signal Integrity Metrics (Slow 1100mv 100c Model)
 38. Signal Integrity Metrics (Fast 1100mv n40c Model)
 39. Signal Integrity Metrics (Fast 1100mv 100c Model)
 40. Clock Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE10Nano_System                                     ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEBA6U23I7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.0%      ;
;     Processor 3            ;   8.0%      ;
;     Processor 4            ;   8.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE10Nano_System.sdc ; OK     ; Tue Nov 19 14:34:19 2019 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+----------------------------+---------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name                 ; Type    ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+----------------------------+---------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; virtual_sdata_input_clock  ; Virtual ; 81.380 ; 12.29 MHz ; 0.000 ; 40.690 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }     ;
; virtual_sdata_output_clock ; Virtual ; 81.380 ; 12.29 MHz ; 0.000 ; 40.690 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }     ;
+----------------------------+---------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


---------------------------------------
; Slow 1100mV 100C Model Fmax Summary ;
---------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


----------------------------------------
; Slow 1100mV 100C Model Setup Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Slow 1100mV 100C Model Hold Summary ;
---------------------------------------
No paths to report.


-------------------------------------------
; Slow 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


------------------------------------------------------
; Slow 1100mV 100C Model Minimum Pulse Width Summary ;
------------------------------------------------------
No paths to report.


------------------------------------------------
; Slow 1100mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


---------------------------------------
; Slow 1100mV -40C Model Fmax Summary ;
---------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV -40C Model Setup Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Slow 1100mV -40C Model Hold Summary ;
---------------------------------------
No paths to report.


-------------------------------------------
; Slow 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


------------------------------------------------------
; Slow 1100mV -40C Model Minimum Pulse Width Summary ;
------------------------------------------------------
No paths to report.


------------------------------------------------
; Slow 1100mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


----------------------------------------
; Fast 1100mV 100C Model Setup Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Fast 1100mV 100C Model Hold Summary ;
---------------------------------------
No paths to report.


-------------------------------------------
; Fast 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


------------------------------------------------------
; Fast 1100mV 100C Model Minimum Pulse Width Summary ;
------------------------------------------------------
No paths to report.


------------------------------------------------
; Fast 1100mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


----------------------------------------
; Fast 1100mV -40C Model Setup Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Fast 1100mV -40C Model Hold Summary ;
---------------------------------------
No paths to report.


-------------------------------------------
; Fast 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


------------------------------------------------------
; Fast 1100mV -40C Model Minimum Pulse Width Summary ;
------------------------------------------------------
No paths to report.


------------------------------------------------
; Fast 1100mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
+------------------+-------+------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ce_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------+
; Input Transition Times                                              ;
+------------------+--------------+-----------------+-----------------+
; Pin              ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------+--------------+-----------------+-----------------+
; clk_enable       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Valid_in         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[16] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[17] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[18] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[19] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[20] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[21] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[22] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[23] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[24] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[25] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[26] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[27] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[28] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[29] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[30] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Left_Data_In[31] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ce_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0607 V           ; 0.35 V                               ; 0.108 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0607 V          ; 0.35 V                              ; 0.108 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0607 V           ; 0.35 V                               ; 0.108 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0607 V          ; 0.35 V                              ; 0.108 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0617 V           ; 0.35 V                               ; 0.107 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0617 V          ; 0.35 V                              ; 0.107 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0617 V           ; 0.35 V                               ; 0.107 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0617 V          ; 0.35 V                              ; 0.107 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0607 V           ; 0.35 V                               ; 0.108 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0607 V          ; 0.35 V                              ; 0.108 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0617 V           ; 0.35 V                               ; 0.107 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0617 V          ; 0.35 V                              ; 0.107 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0607 V           ; 0.35 V                               ; 0.108 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0607 V          ; 0.35 V                              ; 0.108 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0617 V           ; 0.35 V                               ; 0.107 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0617 V          ; 0.35 V                              ; 0.107 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0617 V           ; 0.35 V                               ; 0.107 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0617 V          ; 0.35 V                              ; 0.107 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0607 V           ; 0.35 V                               ; 0.108 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0607 V          ; 0.35 V                              ; 0.108 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0617 V           ; 0.35 V                               ; 0.107 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0617 V          ; 0.35 V                              ; 0.107 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
; Data_out[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.6e-08 V                    ; 2.42 V              ; -0.0509 V           ; 0.197 V                              ; 0.118 V                              ; 4.57e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.6e-08 V                   ; 2.42 V             ; -0.0509 V          ; 0.197 V                             ; 0.118 V                             ; 4.57e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; Data_out[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.33e-08 V                   ; 2.36 V              ; -0.0253 V           ; 0.132 V                              ; 0.078 V                              ; 4.45e-10 s                  ; 4.26e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.33e-08 V                  ; 2.36 V             ; -0.0253 V          ; 0.132 V                             ; 0.078 V                             ; 4.45e-10 s                 ; 4.26e-10 s                 ; No                        ; Yes                       ;
; Data_out[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.56e-08 V                   ; 2.43 V              ; -0.0617 V           ; 0.35 V                               ; 0.107 V                              ; 3.1e-10 s                   ; 4.28e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 1.56e-08 V                  ; 2.43 V             ; -0.0617 V          ; 0.35 V                              ; 0.107 V                             ; 3.1e-10 s                  ; 4.28e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ce_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0297 V           ; 0.21 V                               ; 0.199 V                              ; 4.77e-10 s                  ; 4.97e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0297 V          ; 0.21 V                              ; 0.199 V                             ; 4.77e-10 s                 ; 4.97e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0297 V           ; 0.21 V                               ; 0.199 V                              ; 4.77e-10 s                  ; 4.97e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0297 V          ; 0.21 V                              ; 0.199 V                             ; 4.77e-10 s                 ; 4.97e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0301 V           ; 0.21 V                               ; 0.2 V                                ; 4.78e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0301 V          ; 0.21 V                              ; 0.2 V                               ; 4.78e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0301 V           ; 0.21 V                               ; 0.2 V                                ; 4.78e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0301 V          ; 0.21 V                              ; 0.2 V                               ; 4.78e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0297 V           ; 0.21 V                               ; 0.199 V                              ; 4.77e-10 s                  ; 4.97e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0297 V          ; 0.21 V                              ; 0.199 V                             ; 4.77e-10 s                 ; 4.97e-10 s                 ; No                        ; Yes                       ;
; Data_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0301 V           ; 0.21 V                               ; 0.2 V                                ; 4.78e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0301 V          ; 0.21 V                              ; 0.2 V                               ; 4.78e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
; Data_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0297 V           ; 0.21 V                               ; 0.199 V                              ; 4.77e-10 s                  ; 4.97e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0297 V          ; 0.21 V                              ; 0.199 V                             ; 4.77e-10 s                 ; 4.97e-10 s                 ; No                        ; Yes                       ;
; Data_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0301 V           ; 0.21 V                               ; 0.2 V                                ; 4.78e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0301 V          ; 0.21 V                              ; 0.2 V                               ; 4.78e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
; Data_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0301 V           ; 0.21 V                               ; 0.2 V                                ; 4.78e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0301 V          ; 0.21 V                              ; 0.2 V                               ; 4.78e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
; Data_out[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0297 V           ; 0.21 V                               ; 0.199 V                              ; 4.77e-10 s                  ; 4.97e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0297 V          ; 0.21 V                              ; 0.199 V                             ; 4.77e-10 s                 ; 4.97e-10 s                 ; No                        ; Yes                       ;
; Data_out[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0301 V           ; 0.21 V                               ; 0.2 V                                ; 4.78e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0301 V          ; 0.21 V                              ; 0.2 V                               ; 4.78e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
; Data_out[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.81e-05 V                   ; 2.37 V              ; -0.0242 V           ; 0.257 V                              ; 0.097 V                              ; 5.03e-10 s                  ; 6.18e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.81e-05 V                  ; 2.37 V             ; -0.0242 V          ; 0.257 V                             ; 0.097 V                             ; 5.03e-10 s                 ; 6.18e-10 s                 ; No                        ; Yes                       ;
; Data_out[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.28e-05 V                   ; 2.34 V              ; -0.00773 V          ; 0.214 V                              ; 0.065 V                              ; 5.06e-10 s                  ; 5.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.28e-05 V                  ; 2.34 V             ; -0.00773 V         ; 0.214 V                             ; 0.065 V                             ; 5.06e-10 s                 ; 5.4e-10 s                  ; Yes                       ; Yes                       ;
; Data_out[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.73e-05 V                   ; 2.38 V              ; -0.0301 V           ; 0.21 V                               ; 0.2 V                                ; 4.78e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.73e-05 V                  ; 2.38 V             ; -0.0301 V          ; 0.21 V                              ; 0.2 V                               ; 4.78e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ce_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.139 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.63e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.139 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.63e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.139 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.63e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.139 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.63e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.135 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.64e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.135 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.64e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.135 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.64e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.135 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.64e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.139 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.63e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.139 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.63e-10 s                 ; No                        ; Yes                       ;
; Data_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.135 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.64e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.135 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.64e-10 s                 ; No                        ; Yes                       ;
; Data_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.139 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.63e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.139 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.63e-10 s                 ; No                        ; Yes                       ;
; Data_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.135 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.64e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.135 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.64e-10 s                 ; No                        ; Yes                       ;
; Data_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.135 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.64e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.135 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.64e-10 s                 ; No                        ; Yes                       ;
; Data_out[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.139 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.63e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.139 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.63e-10 s                 ; No                        ; Yes                       ;
; Data_out[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.135 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.64e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.135 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.64e-10 s                 ; No                        ; Yes                       ;
; Data_out[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.45e-07 V                   ; 2.93 V              ; -0.127 V            ; 0.351 V                              ; 0.317 V                              ; 2.74e-10 s                  ; 2.82e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 2.45e-07 V                  ; 2.93 V             ; -0.127 V           ; 0.351 V                             ; 0.317 V                             ; 2.74e-10 s                 ; 2.82e-10 s                 ; No                        ; No                        ;
; Data_out[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.99e-07 V                   ; 2.83 V              ; -0.0718 V           ; 0.269 V                              ; 0.234 V                              ; 2.77e-10 s                  ; 2.75e-10 s                  ; Yes                        ; Yes                        ; 2.75 V                      ; 1.99e-07 V                  ; 2.83 V             ; -0.0718 V          ; 0.269 V                             ; 0.234 V                             ; 2.77e-10 s                 ; 2.75e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 2.38e-07 V                   ; 2.94 V              ; -0.135 V            ; 0.31 V                               ; 0.268 V                              ; 2.65e-10 s                  ; 2.64e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 2.38e-07 V                  ; 2.94 V             ; -0.135 V           ; 0.31 V                              ; 0.268 V                             ; 2.65e-10 s                 ; 2.64e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ce_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.0763 V           ; 0.365 V                              ; 0.161 V                              ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.0763 V          ; 0.365 V                             ; 0.161 V                             ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.0763 V           ; 0.365 V                              ; 0.161 V                              ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.0763 V          ; 0.365 V                             ; 0.161 V                             ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.076 V            ; 0.363 V                              ; 0.16 V                               ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.076 V           ; 0.363 V                             ; 0.16 V                              ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.076 V            ; 0.363 V                              ; 0.16 V                               ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.076 V           ; 0.363 V                             ; 0.16 V                              ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.0763 V           ; 0.365 V                              ; 0.161 V                              ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.0763 V          ; 0.365 V                             ; 0.161 V                             ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.076 V            ; 0.363 V                              ; 0.16 V                               ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.076 V           ; 0.363 V                             ; 0.16 V                              ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.0763 V           ; 0.365 V                              ; 0.161 V                              ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.0763 V          ; 0.365 V                             ; 0.161 V                             ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.076 V            ; 0.363 V                              ; 0.16 V                               ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.076 V           ; 0.363 V                             ; 0.16 V                              ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.076 V            ; 0.363 V                              ; 0.16 V                               ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.076 V           ; 0.363 V                             ; 0.16 V                              ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.0763 V           ; 0.365 V                              ; 0.161 V                              ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.0763 V          ; 0.365 V                             ; 0.161 V                             ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.076 V            ; 0.363 V                              ; 0.16 V                               ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.076 V           ; 0.363 V                             ; 0.16 V                              ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Data_out[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000419 V                   ; 2.85 V              ; -0.0671 V           ; 0.203 V                              ; 0.19 V                               ; 4.57e-10 s                  ; 4.54e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000419 V                  ; 2.85 V             ; -0.0671 V          ; 0.203 V                             ; 0.19 V                              ; 4.57e-10 s                 ; 4.54e-10 s                 ; No                        ; No                        ;
; Data_out[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000362 V                   ; 2.79 V              ; -0.0303 V           ; 0.139 V                              ; 0.127 V                              ; 4.44e-10 s                  ; 4.38e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000362 V                  ; 2.79 V             ; -0.0303 V          ; 0.139 V                             ; 0.127 V                             ; 4.44e-10 s                 ; 4.38e-10 s                 ; No                        ; Yes                       ;
; Data_out[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.00041 V                    ; 2.85 V              ; -0.076 V            ; 0.363 V                              ; 0.16 V                               ; 3.08e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.00041 V                   ; 2.85 V             ; -0.076 V           ; 0.363 V                             ; 0.16 V                              ; 3.08e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 309   ; 309  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------+
; Clock Status Summary                                          ;
+--------+----------------------------+---------+---------------+
; Target ; Clock                      ; Type    ; Status        ;
+--------+----------------------------+---------+---------------+
;        ; virtual_sdata_input_clock  ; Virtual ; Constrained   ;
;        ; virtual_sdata_output_clock ; Virtual ; Constrained   ;
; clk    ;                            ; Base    ; Unconstrained ;
+--------+----------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; Left_Data_In[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Valid_in         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_enable       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ce_out       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; Left_Data_In[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Left_Data_In[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Valid_in         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_enable       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_out[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ce_out       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 19 14:34:18 2019
Info: Command: quartus_sta DE10Nano_System -c DE10Nano_System
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'DE10Nano_System.sdc'
Warning (332174): Ignored filter at DE10Nano_System.sdc(6): FPGA_CLK1_50 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 6
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(6): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 6
    Info (332050): create_clock -period "50.0 MHz"  [get_ports FPGA_CLK1_50] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 6
Warning (332174): Ignored filter at DE10Nano_System.sdc(7): FPGA_CLK2_50 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 7
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(7): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 7
    Info (332050): create_clock -period "50.0 MHz"  [get_ports FPGA_CLK2_50] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 7
Warning (332174): Ignored filter at DE10Nano_System.sdc(8): FPGA_CLK3_50 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 8
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(8): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 8
    Info (332050): create_clock -period "50.0 MHz"  [get_ports FPGA_CLK3_50] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 8
Warning (332174): Ignored filter at DE10Nano_System.sdc(9): HPS_I2C1_SCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 9
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(9): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 9
    Info (332050): create_clock -period "400.0 kHz" [get_ports HPS_I2C1_SCLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 9
Warning (332174): Ignored filter at DE10Nano_System.sdc(12): HPS_ENET_RX_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 12
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(12): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 12
    Info (332050): create_clock -period "125.0 MHz" [get_ports HPS_ENET_RX_CLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 12
Warning (332174): Ignored filter at DE10Nano_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 13
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(13): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 13
    Info (332050): create_clock -period "125.0 MHz" [get_ports HPS_ENET_TX_CLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 13
Warning (332174): Ignored filter at DE10Nano_System.sdc(14): HPS_SD_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 14
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(14): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 14
    Info (332050): create_clock -period "50.0 MHz"  [get_ports HPS_SD_CLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 14
Warning (332174): Ignored filter at DE10Nano_System.sdc(19): AD1939_MCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 19
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(19): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 19
    Info (332050): create_clock -period "12.288 MHz" -waveform { 20.345 61.035 } [get_ports AD1939_MCLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 19
Warning (332174): Ignored filter at DE10Nano_System.sdc(20): AD1939_ADC_ABCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 20
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(20): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 20
    Info (332050): create_clock -period "12.288 MHz" -waveform { 20.345 61.035 } [get_ports AD1939_ADC_ABCLK]  File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 20
Warning (332174): Ignored filter at DE10Nano_System.sdc(21): AD1939_ADC_ALRCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 21
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(21): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 21
    Info (332050): create_clock -period  "0.192 MHz" [get_ports AD1939_ADC_ALRCLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 21
Warning (332174): Ignored filter at DE10Nano_System.sdc(31): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 31
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(31): Argument <targets> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 31
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 31
Warning (332174): Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tdi could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332174): Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tck could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(32): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
    Info (332050): set_input_delay  -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(32): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332174): Ignored filter at DE10Nano_System.sdc(33): altera_reserved_tms could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(33): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
    Info (332050): set_input_delay  -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(33): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
Warning (332174): Ignored filter at DE10Nano_System.sdc(34): altera_reserved_tdo could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(34): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(34): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): $PLL_internal_clock could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): $data_plane_clock could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): AD1939_MCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): virtual_data_input_clock could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): altera_reserved_tck could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  $data_plane_clock  $PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
    Info (332050): set_clock_groups -asynchronous \
                        -group { AD1939_MCLK \
                                 AD1939_ADC_ABCLK \
                                 AD1939_ADC_ALRCLK \
                                    $data_plane_clock \
                                    $PLL_internal_clock \
                                    virtual_data_input_clock \
                               } \
                        -group { FPGA_CLK1_50 \
                                 FPGA_CLK2_50 \
                                    FPGA_CLK3_50 \
                               } \
                        -group { altera_reserved_tck } \
                        -group { HPS_I2C1_SCLK }  File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(110): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_in [get_ports {AD1939_ADC_ABCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(110): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(111): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 111
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_in [get_ports {AD1939_ADC_ABCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 111
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(111): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 111
Warning (332174): Ignored filter at DE10Nano_System.sdc(112): AD1939_ADC_ASDATA2 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(112): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_in [get_ports {AD1939_ADC_ASDATA2}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(112): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(113): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 113
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_in [get_ports {AD1939_ADC_ASDATA2}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 113
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(113): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 113
Warning (332174): Ignored filter at DE10Nano_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(114): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
    Info (332050): set_input_delay -clock { AD1939_ADC_ALRCLK } -min $mintime_lrclk_in [get_ports {AD1939_ADC_ALRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(114): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(115): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 115
    Info (332050): set_input_delay -clock { AD1939_ADC_ALRCLK } -max $maxtime_lrclk_in [get_ports {AD1939_ADC_ALRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 115
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(115): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 115
Warning (332174): Ignored filter at DE10Nano_System.sdc(116): HPS_SPIM_MISO could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332174): Ignored filter at DE10Nano_System.sdc(116): u0|hps|fpga_interfaces|peripheral_spim0|sclk_out could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(116): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_in [get_ports {HPS_SPIM_MISO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(116): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(117): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 117
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_in [get_ports {HPS_SPIM_MISO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 117
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(117): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 117
Warning (332174): Ignored filter at DE10Nano_System.sdc(118): AD1939_spi_COUT could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(118): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_in [get_ports {AD1939_spi_COUT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(118): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(119): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 119
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_in [get_ports {AD1939_spi_COUT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 119
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(119): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 119
Warning (332174): Ignored filter at DE10Nano_System.sdc(120): Audio_Mini_SWITCHES[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332174): Ignored filter at DE10Nano_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(120): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_in [get_ports {Audio_Mini_SWITCHES[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(120): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(121): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 121
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_in [get_ports {Audio_Mini_SWITCHES[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 121
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(121): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 121
Warning (332174): Ignored filter at DE10Nano_System.sdc(122): KEY[1] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(122): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_in [get_ports {KEY[1]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(122): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(123): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 123
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_in [get_ports {KEY[1]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 123
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(123): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 123
Warning (332174): Ignored filter at DE10Nano_System.sdc(124): HPS_UART_RX could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(124): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_in [get_ports {HPS_UART_RX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(124): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(125): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 125
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_in [get_ports {HPS_UART_RX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 125
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(125): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 125
Warning (332174): Ignored filter at DE10Nano_System.sdc(126): HPS_I2C1_SDAT could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332174): Ignored filter at DE10Nano_System.sdc(126): u0|hps|fpga_interfaces|peripheral_i2c0|out_clk could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(126): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -min $mintime_i2cclk_in [get_ports {HPS_I2C1_SDAT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(126): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(127): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 127
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -max $maxtime_i2cclk_in [get_ports {HPS_I2C1_SDAT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 127
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(127): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 127
Warning (332174): Ignored filter at DE10Nano_System.sdc(128): TPA6130_i2c_SCL could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(128): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -min $mintime_i2cclk_in [get_ports {TPA6130_i2c_SCL}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(128): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(129): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 129
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -max $maxtime_i2cclk_in [get_ports {TPA6130_i2c_SCL}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 129
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(129): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 129
Warning (332174): Ignored filter at DE10Nano_System.sdc(130): TPA6130_i2c_SDA could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(130): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -min $mintime_i2cclk_in [get_ports {TPA6130_i2c_SDA}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(130): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(131): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 131
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -max $maxtime_i2cclk_in [get_ports {TPA6130_i2c_SDA}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 131
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(131): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 131
Warning (332174): Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_MDIO could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332174): Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(132): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_in [get_ports {HPS_ENET_MDIO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(132): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(133): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 133
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_in [get_ports {HPS_ENET_MDIO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 133
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(133): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 133
Warning (332174): Ignored filter at DE10Nano_System.sdc(134): HPS_ENET_RX_DATA[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(134): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_in [get_ports {HPS_ENET_RX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(134): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(135): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 135
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_in [get_ports {HPS_ENET_RX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 135
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(135): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 135
Warning (332174): Ignored filter at DE10Nano_System.sdc(136): HPS_ENET_RX_DV could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(136): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_in [get_ports {HPS_ENET_RX_DV}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(136): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(137): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 137
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_in [get_ports {HPS_ENET_RX_DV}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 137
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(137): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 137
Warning (332174): Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CMD could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332174): Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(138): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_in [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(138): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(139): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 139
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_in [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 139
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(139): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 139
Warning (332174): Ignored filter at DE10Nano_System.sdc(140): HPS_SD_DATA[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(140): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_in [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(140): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(141): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 141
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_in [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 141
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(141): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 141
Warning (332174): Ignored filter at DE10Nano_System.sdc(164): AD1939_DAC_DBCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(164): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_out [get_ports {AD1939_DAC_DBCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(164): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(165): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 165
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_out [get_ports {AD1939_DAC_DBCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 165
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(165): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 165
Warning (332174): Ignored filter at DE10Nano_System.sdc(166): AD1939_DAC_DSDATA1 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(166): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_out [get_ports {AD1939_DAC_DSDATA1}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(166): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(167): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 167
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_out [get_ports {AD1939_DAC_DSDATA1}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 167
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(167): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 167
Warning (332174): Ignored filter at DE10Nano_System.sdc(168): AD1939_DAC_DLRCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(168): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
    Info (332050): set_output_delay -clock { AD1939_ADC_ALRCLK } -min $maxtime_lrclk_out [get_ports {AD1939_DAC_DLRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(168): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(169): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 169
    Info (332050): set_output_delay -clock { AD1939_ADC_ALRCLK } -max $mintime_lrclk_out [get_ports {AD1939_DAC_DLRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 169
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(169): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 169
Warning (332174): Ignored filter at DE10Nano_System.sdc(170): AD1939_spi_CCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(170): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {AD1939_spi_CCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(170): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(171): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 171
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {AD1939_spi_CCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 171
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(171): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 171
Warning (332174): Ignored filter at DE10Nano_System.sdc(172): AD1939_spi_CIN could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(172): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {AD1939_spi_CIN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(172): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(173): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 173
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {AD1939_spi_CIN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 173
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(173): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 173
Warning (332174): Ignored filter at DE10Nano_System.sdc(174): AD1939_spi_CLATCH_n could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(174): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {AD1939_spi_CLATCH_n}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(174): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(175): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 175
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {AD1939_spi_CLATCH_n}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 175
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(175): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 175
Warning (332174): Ignored filter at DE10Nano_System.sdc(176): HPS_SPIM_MOSI could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(176): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {HPS_SPIM_MOSI}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(176): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(177): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 177
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {HPS_SPIM_MOSI}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 177
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(177): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 177
Warning (332174): Ignored filter at DE10Nano_System.sdc(178): HPS_SPIM_SS could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(178): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {HPS_SPIM_SS}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(178): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(179): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 179
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {HPS_SPIM_SS}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 179
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(179): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 179
Warning (332174): Ignored filter at DE10Nano_System.sdc(180): Audio_Mini_LEDs[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(180): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_out [get_ports {Audio_Mini_LEDs[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(180): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(181): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 181
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_out [get_ports {Audio_Mini_LEDs[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 181
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(181): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 181
Warning (332174): Ignored filter at DE10Nano_System.sdc(182): HPS_UART_TX could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(182): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_out [get_ports {HPS_UART_TX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(182): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(183): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 183
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_out [get_ports {HPS_UART_TX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 183
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(183): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 183
Warning (332174): Ignored filter at DE10Nano_System.sdc(184): HPS_ENET_GTX_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(184): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_GTX_CLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(184): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(185): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 185
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_GTX_CLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 185
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(185): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 185
Warning (332174): Ignored filter at DE10Nano_System.sdc(186): HPS_ENET_MDC could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(186): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_MDC}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(186): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(187): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 187
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_MDC}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 187
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(187): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 187
Warning (332174): Ignored filter at DE10Nano_System.sdc(188): HPS_ENET_TX_DATA[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(188): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_TX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(188): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(189): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 189
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_TX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 189
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(189): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 189
Warning (332174): Ignored filter at DE10Nano_System.sdc(190): HPS_ENET_TX_EN could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(190): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_TX_EN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(190): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(191): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 191
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_TX_EN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 191
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(191): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 191
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(192): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 192
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_out [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 192
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(192): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 192
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(193): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 193
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_out [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 193
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(193): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 193
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(194): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 194
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_out [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 194
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(194): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 194
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(195): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 195
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_out [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 195
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(195): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 195
Warning (332174): Ignored filter at DE10Nano_System.sdc(203): soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[0]} -to [get_ports {HPS_ENET_MDIO}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
Warning (332174): Ignored filter at DE10Nano_System.sdc(204): soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1]} -to [get_ports {HPS_ENET_MDIO}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
Warning (332174): Ignored filter at DE10Nano_System.sdc(205): soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|i2c1_inst~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|i2c1_inst~FF_4791} -to [get_ports {HPS_I2C1_SDAT}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
Warning (332174): Ignored filter at DE10Nano_System.sdc(206): u0|hps|fpga_interfaces|peripheral_i2c0|out_clk could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
    Info (332050): set_max_delay -from {u0|hps|fpga_interfaces|peripheral_i2c0|out_clk} -to [get_ports {TPA6130_i2c_SCL}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
Warning (332174): Ignored filter at DE10Nano_System.sdc(207): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0~FF_4791} -to [get_ports {TPA6130_i2c_SDA}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 209
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[0]} -to [get_ports {HPS_ENET_MDIO}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 209
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 209
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 210
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1]} -to [get_ports {HPS_ENET_MDIO}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 210
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 210
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 211
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|i2c1_inst~FF_4791} -to [get_ports {HPS_I2C1_SDAT}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 211
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 211
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 212
    Info (332050): set_min_delay -from {u0|hps|fpga_interfaces|peripheral_i2c0|out_clk} -to [get_ports {TPA6130_i2c_SCL}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 212
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 212
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 213
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0~FF_4791} -to [get_ports {TPA6130_i2c_SDA}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 213
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 213
Warning (332174): Ignored filter at DE10Nano_System.sdc(278): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332174): Ignored filter at DE10Nano_System.sdc(278): soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
    Info (332050): set_multicycle_path -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_*} -to {soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_*} -hold $soc_hold File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <to> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 279
    Info (332050): set_multicycle_path -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_*} -to {soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_*} -setup $soc_setup File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 279
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <to> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 279
Warning (332174): Ignored filter at DE10Nano_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332174): Ignored filter at DE10Nano_System.sdc(291): u0|pll_using_ad1939_mclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <from> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
    Info (332050): set_multicycle_path -setup -from [get_clocks {AD1939_ADC_ALRCLK}]  -to  [get_clocks {u0|pll_using_ad1939_mclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] 2 File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <from> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 292
    Info (332050): set_multicycle_path -hold -from [get_clocks {AD1939_ADC_ALRCLK}]  -to  [get_clocks {u0|pll_using_ad1939_mclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] 2 File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 292
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 292
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[0] is being clocked by clk
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332061): Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 100C Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Slow 1100mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[0] is being clocked by clk
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332061): Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 1100mV 100C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[0] is being clocked by clk
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332061): Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 1100mV -40C Model
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[0] is being clocked by clk
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332061): Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 260 warnings
    Info: Peak virtual memory: 1319 megabytes
    Info: Processing ended: Tue Nov 19 14:34:23 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


