
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//w_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401130 <.init>:
  401130:	stp	x29, x30, [sp, #-16]!
  401134:	mov	x29, sp
  401138:	bl	401480 <ferror@plt+0x60>
  40113c:	ldp	x29, x30, [sp], #16
  401140:	ret

Disassembly of section .plt:

0000000000401150 <_exit@plt-0x20>:
  401150:	stp	x16, x30, [sp, #-16]!
  401154:	adrp	x16, 413000 <ferror@plt+0x11be0>
  401158:	ldr	x17, [x16, #4088]
  40115c:	add	x16, x16, #0xff8
  401160:	br	x17
  401164:	nop
  401168:	nop
  40116c:	nop

0000000000401170 <_exit@plt>:
  401170:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401174:	ldr	x17, [x16]
  401178:	add	x16, x16, #0x0
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401184:	ldr	x17, [x16, #8]
  401188:	add	x16, x16, #0x8
  40118c:	br	x17

0000000000401190 <fputs@plt>:
  401190:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401194:	ldr	x17, [x16, #16]
  401198:	add	x16, x16, #0x10
  40119c:	br	x17

00000000004011a0 <exit@plt>:
  4011a0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4011a4:	ldr	x17, [x16, #24]
  4011a8:	add	x16, x16, #0x18
  4011ac:	br	x17

00000000004011b0 <readproctab@plt>:
  4011b0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4011b4:	ldr	x17, [x16, #32]
  4011b8:	add	x16, x16, #0x20
  4011bc:	br	x17

00000000004011c0 <error@plt>:
  4011c0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4011c4:	ldr	x17, [x16, #40]
  4011c8:	add	x16, x16, #0x28
  4011cc:	br	x17

00000000004011d0 <getutent@plt>:
  4011d0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4011d4:	ldr	x17, [x16, #48]
  4011d8:	add	x16, x16, #0x30
  4011dc:	br	x17

00000000004011e0 <htonl@plt>:
  4011e0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4011e4:	ldr	x17, [x16, #56]
  4011e8:	add	x16, x16, #0x38
  4011ec:	br	x17

00000000004011f0 <setutent@plt>:
  4011f0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4011f4:	ldr	x17, [x16, #64]
  4011f8:	add	x16, x16, #0x40
  4011fc:	br	x17

0000000000401200 <strftime@plt>:
  401200:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401204:	ldr	x17, [x16, #72]
  401208:	add	x16, x16, #0x48
  40120c:	br	x17

0000000000401210 <__cxa_atexit@plt>:
  401210:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401214:	ldr	x17, [x16, #80]
  401218:	add	x16, x16, #0x50
  40121c:	br	x17

0000000000401220 <fputc@plt>:
  401220:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401224:	ldr	x17, [x16, #88]
  401228:	add	x16, x16, #0x58
  40122c:	br	x17

0000000000401230 <__fpending@plt>:
  401230:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401234:	ldr	x17, [x16, #96]
  401238:	add	x16, x16, #0x60
  40123c:	br	x17

0000000000401240 <print_uptime@plt>:
  401240:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401244:	ldr	x17, [x16, #104]
  401248:	add	x16, x16, #0x68
  40124c:	br	x17

0000000000401250 <localtime@plt>:
  401250:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401254:	ldr	x17, [x16, #112]
  401258:	add	x16, x16, #0x70
  40125c:	br	x17

0000000000401260 <fclose@plt>:
  401260:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401264:	ldr	x17, [x16, #120]
  401268:	add	x16, x16, #0x78
  40126c:	br	x17

0000000000401270 <atoi@plt>:
  401270:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401274:	ldr	x17, [x16, #128]
  401278:	add	x16, x16, #0x80
  40127c:	br	x17

0000000000401280 <time@plt>:
  401280:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401284:	ldr	x17, [x16, #136]
  401288:	add	x16, x16, #0x88
  40128c:	br	x17

0000000000401290 <strncmp@plt>:
  401290:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401294:	ldr	x17, [x16, #144]
  401298:	add	x16, x16, #0x90
  40129c:	br	x17

00000000004012a0 <bindtextdomain@plt>:
  4012a0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4012a4:	ldr	x17, [x16, #152]
  4012a8:	add	x16, x16, #0x98
  4012ac:	br	x17

00000000004012b0 <__libc_start_main@plt>:
  4012b0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4012b4:	ldr	x17, [x16, #160]
  4012b8:	add	x16, x16, #0xa0
  4012bc:	br	x17

00000000004012c0 <tty_to_dev@plt>:
  4012c0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4012c4:	ldr	x17, [x16, #168]
  4012c8:	add	x16, x16, #0xa8
  4012cc:	br	x17

00000000004012d0 <getpwnam@plt>:
  4012d0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4012d4:	ldr	x17, [x16, #176]
  4012d8:	add	x16, x16, #0xb0
  4012dc:	br	x17

00000000004012e0 <utmpname@plt>:
  4012e0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4012e4:	ldr	x17, [x16, #184]
  4012e8:	add	x16, x16, #0xb8
  4012ec:	br	x17

00000000004012f0 <__gmon_start__@plt>:
  4012f0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4012f4:	ldr	x17, [x16, #192]
  4012f8:	add	x16, x16, #0xc0
  4012fc:	br	x17

0000000000401300 <abort@plt>:
  401300:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401304:	ldr	x17, [x16, #200]
  401308:	add	x16, x16, #0xc8
  40130c:	br	x17

0000000000401310 <textdomain@plt>:
  401310:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401314:	ldr	x17, [x16, #208]
  401318:	add	x16, x16, #0xd0
  40131c:	br	x17

0000000000401320 <getopt_long@plt>:
  401320:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401324:	ldr	x17, [x16, #216]
  401328:	add	x16, x16, #0xd8
  40132c:	br	x17

0000000000401330 <__ctype_b_loc@plt>:
  401330:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401334:	ldr	x17, [x16, #224]
  401338:	add	x16, x16, #0xe0
  40133c:	br	x17

0000000000401340 <endutent@plt>:
  401340:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401344:	ldr	x17, [x16, #232]
  401348:	add	x16, x16, #0xe8
  40134c:	br	x17

0000000000401350 <fwrite@plt>:
  401350:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401354:	ldr	x17, [x16, #240]
  401358:	add	x16, x16, #0xf0
  40135c:	br	x17

0000000000401360 <escape_command@plt>:
  401360:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401364:	ldr	x17, [x16, #248]
  401368:	add	x16, x16, #0xf8
  40136c:	br	x17

0000000000401370 <strncpy@plt>:
  401370:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401374:	ldr	x17, [x16, #256]
  401378:	add	x16, x16, #0x100
  40137c:	br	x17

0000000000401380 <printf@plt>:
  401380:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401384:	ldr	x17, [x16, #264]
  401388:	add	x16, x16, #0x108
  40138c:	br	x17

0000000000401390 <__errno_location@plt>:
  401390:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401394:	ldr	x17, [x16, #272]
  401398:	add	x16, x16, #0x110
  40139c:	br	x17

00000000004013a0 <getenv@plt>:
  4013a0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4013a4:	ldr	x17, [x16, #280]
  4013a8:	add	x16, x16, #0x118
  4013ac:	br	x17

00000000004013b0 <putchar@plt>:
  4013b0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4013b4:	ldr	x17, [x16, #288]
  4013b8:	add	x16, x16, #0x120
  4013bc:	br	x17

00000000004013c0 <__xstat@plt>:
  4013c0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4013c4:	ldr	x17, [x16, #296]
  4013c8:	add	x16, x16, #0x128
  4013cc:	br	x17

00000000004013d0 <gettext@plt>:
  4013d0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4013d4:	ldr	x17, [x16, #304]
  4013d8:	add	x16, x16, #0x130
  4013dc:	br	x17

00000000004013e0 <fprintf@plt>:
  4013e0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4013e4:	ldr	x17, [x16, #312]
  4013e8:	add	x16, x16, #0x138
  4013ec:	br	x17

00000000004013f0 <inet_ntop@plt>:
  4013f0:	adrp	x16, 414000 <ferror@plt+0x12be0>
  4013f4:	ldr	x17, [x16, #320]
  4013f8:	add	x16, x16, #0x140
  4013fc:	br	x17

0000000000401400 <ioctl@plt>:
  401400:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401404:	ldr	x17, [x16, #328]
  401408:	add	x16, x16, #0x148
  40140c:	br	x17

0000000000401410 <setlocale@plt>:
  401410:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401414:	ldr	x17, [x16, #336]
  401418:	add	x16, x16, #0x150
  40141c:	br	x17

0000000000401420 <ferror@plt>:
  401420:	adrp	x16, 414000 <ferror@plt+0x12be0>
  401424:	ldr	x17, [x16, #344]
  401428:	add	x16, x16, #0x158
  40142c:	br	x17

Disassembly of section .text:

0000000000401430 <.text>:
  401430:	mov	x29, #0x0                   	// #0
  401434:	mov	x30, #0x0                   	// #0
  401438:	mov	x5, x0
  40143c:	ldr	x1, [sp]
  401440:	add	x2, sp, #0x8
  401444:	mov	x6, sp
  401448:	movz	x0, #0x0, lsl #48
  40144c:	movk	x0, #0x0, lsl #32
  401450:	movk	x0, #0x40, lsl #16
  401454:	movk	x0, #0x2bac
  401458:	movz	x3, #0x0, lsl #48
  40145c:	movk	x3, #0x0, lsl #32
  401460:	movk	x3, #0x40, lsl #16
  401464:	movk	x3, #0x3380
  401468:	movz	x4, #0x0, lsl #48
  40146c:	movk	x4, #0x0, lsl #32
  401470:	movk	x4, #0x40, lsl #16
  401474:	movk	x4, #0x3400
  401478:	bl	4012b0 <__libc_start_main@plt>
  40147c:	bl	401300 <abort@plt>
  401480:	adrp	x0, 413000 <ferror@plt+0x11be0>
  401484:	ldr	x0, [x0, #4064]
  401488:	cbz	x0, 401490 <ferror@plt+0x70>
  40148c:	b	4012f0 <__gmon_start__@plt>
  401490:	ret
  401494:	stp	x29, x30, [sp, #-32]!
  401498:	mov	x29, sp
  40149c:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4014a0:	add	x0, x0, #0x170
  4014a4:	str	x0, [sp, #24]
  4014a8:	ldr	x0, [sp, #24]
  4014ac:	str	x0, [sp, #24]
  4014b0:	ldr	x1, [sp, #24]
  4014b4:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4014b8:	add	x0, x0, #0x170
  4014bc:	cmp	x1, x0
  4014c0:	b.eq	4014fc <ferror@plt+0xdc>  // b.none
  4014c4:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4014c8:	add	x0, x0, #0x440
  4014cc:	ldr	x0, [x0]
  4014d0:	str	x0, [sp, #16]
  4014d4:	ldr	x0, [sp, #16]
  4014d8:	str	x0, [sp, #16]
  4014dc:	ldr	x0, [sp, #16]
  4014e0:	cmp	x0, #0x0
  4014e4:	b.eq	401500 <ferror@plt+0xe0>  // b.none
  4014e8:	ldr	x1, [sp, #16]
  4014ec:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4014f0:	add	x0, x0, #0x170
  4014f4:	blr	x1
  4014f8:	b	401500 <ferror@plt+0xe0>
  4014fc:	nop
  401500:	ldp	x29, x30, [sp], #32
  401504:	ret
  401508:	stp	x29, x30, [sp, #-48]!
  40150c:	mov	x29, sp
  401510:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401514:	add	x0, x0, #0x170
  401518:	str	x0, [sp, #40]
  40151c:	ldr	x0, [sp, #40]
  401520:	str	x0, [sp, #40]
  401524:	ldr	x1, [sp, #40]
  401528:	adrp	x0, 414000 <ferror@plt+0x12be0>
  40152c:	add	x0, x0, #0x170
  401530:	sub	x0, x1, x0
  401534:	asr	x0, x0, #3
  401538:	lsr	x1, x0, #63
  40153c:	add	x0, x1, x0
  401540:	asr	x0, x0, #1
  401544:	str	x0, [sp, #32]
  401548:	ldr	x0, [sp, #32]
  40154c:	cmp	x0, #0x0
  401550:	b.eq	401590 <ferror@plt+0x170>  // b.none
  401554:	adrp	x0, 403000 <ferror@plt+0x1be0>
  401558:	add	x0, x0, #0x448
  40155c:	ldr	x0, [x0]
  401560:	str	x0, [sp, #24]
  401564:	ldr	x0, [sp, #24]
  401568:	str	x0, [sp, #24]
  40156c:	ldr	x0, [sp, #24]
  401570:	cmp	x0, #0x0
  401574:	b.eq	401594 <ferror@plt+0x174>  // b.none
  401578:	ldr	x2, [sp, #24]
  40157c:	ldr	x1, [sp, #32]
  401580:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401584:	add	x0, x0, #0x170
  401588:	blr	x2
  40158c:	b	401594 <ferror@plt+0x174>
  401590:	nop
  401594:	ldp	x29, x30, [sp], #48
  401598:	ret
  40159c:	stp	x29, x30, [sp, #-16]!
  4015a0:	mov	x29, sp
  4015a4:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4015a8:	add	x0, x0, #0x1a0
  4015ac:	ldrb	w0, [x0]
  4015b0:	and	x0, x0, #0xff
  4015b4:	cmp	x0, #0x0
  4015b8:	b.ne	4015d4 <ferror@plt+0x1b4>  // b.any
  4015bc:	bl	401494 <ferror@plt+0x74>
  4015c0:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4015c4:	add	x0, x0, #0x1a0
  4015c8:	mov	w1, #0x1                   	// #1
  4015cc:	strb	w1, [x0]
  4015d0:	b	4015d8 <ferror@plt+0x1b8>
  4015d4:	nop
  4015d8:	ldp	x29, x30, [sp], #16
  4015dc:	ret
  4015e0:	stp	x29, x30, [sp, #-16]!
  4015e4:	mov	x29, sp
  4015e8:	bl	401508 <ferror@plt+0xe8>
  4015ec:	nop
  4015f0:	ldp	x29, x30, [sp], #16
  4015f4:	ret
  4015f8:	stp	x29, x30, [sp, #-48]!
  4015fc:	mov	x29, sp
  401600:	str	x0, [sp, #24]
  401604:	str	w1, [sp, #20]
  401608:	str	w2, [sp, #16]
  40160c:	str	wzr, [sp, #44]
  401610:	ldr	w1, [sp, #20]
  401614:	ldr	w0, [sp, #16]
  401618:	cmp	w1, w0
  40161c:	b.le	401628 <ferror@plt+0x208>
  401620:	ldr	w0, [sp, #16]
  401624:	str	w0, [sp, #20]
  401628:	ldrsw	x0, [sp, #20]
  40162c:	ldr	x1, [sp, #24]
  401630:	add	x0, x1, x0
  401634:	str	x0, [sp, #32]
  401638:	b	4016f0 <ferror@plt+0x2d0>
  40163c:	ldr	x0, [sp, #24]
  401640:	ldrb	w0, [x0]
  401644:	cmp	w0, #0x0
  401648:	b.eq	401704 <ferror@plt+0x2e4>  // b.none
  40164c:	bl	401330 <__ctype_b_loc@plt>
  401650:	ldr	x1, [x0]
  401654:	ldr	x0, [sp, #24]
  401658:	ldrb	w0, [x0]
  40165c:	and	x0, x0, #0xff
  401660:	lsl	x0, x0, #1
  401664:	add	x0, x1, x0
  401668:	ldrh	w0, [x0]
  40166c:	and	w0, w0, #0x4000
  401670:	cmp	w0, #0x0
  401674:	b.eq	4016c8 <ferror@plt+0x2a8>  // b.none
  401678:	ldr	x0, [sp, #24]
  40167c:	ldrb	w0, [x0]
  401680:	cmp	w0, #0x20
  401684:	b.eq	4016c8 <ferror@plt+0x2a8>  // b.none
  401688:	ldr	x0, [sp, #24]
  40168c:	ldrb	w0, [x0]
  401690:	mov	w2, w0
  401694:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401698:	add	x0, x0, #0x188
  40169c:	ldr	x0, [x0]
  4016a0:	mov	x1, x0
  4016a4:	mov	w0, w2
  4016a8:	bl	401220 <fputc@plt>
  4016ac:	ldr	w0, [sp, #44]
  4016b0:	add	w0, w0, #0x1
  4016b4:	str	w0, [sp, #44]
  4016b8:	ldr	x0, [sp, #24]
  4016bc:	add	x0, x0, #0x1
  4016c0:	str	x0, [sp, #24]
  4016c4:	b	4016f0 <ferror@plt+0x2d0>
  4016c8:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4016cc:	add	x0, x0, #0x188
  4016d0:	ldr	x0, [x0]
  4016d4:	mov	x1, x0
  4016d8:	mov	w0, #0x2d                  	// #45
  4016dc:	bl	401220 <fputc@plt>
  4016e0:	ldr	w0, [sp, #44]
  4016e4:	add	w0, w0, #0x1
  4016e8:	str	w0, [sp, #44]
  4016ec:	b	401708 <ferror@plt+0x2e8>
  4016f0:	ldr	x1, [sp, #24]
  4016f4:	ldr	x0, [sp, #32]
  4016f8:	cmp	x1, x0
  4016fc:	b.cc	40163c <ferror@plt+0x21c>  // b.lo, b.ul, b.last
  401700:	b	401708 <ferror@plt+0x2e8>
  401704:	nop
  401708:	ldr	w0, [sp, #44]
  40170c:	cmp	w0, #0x0
  401710:	b.ne	401754 <ferror@plt+0x334>  // b.any
  401714:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401718:	add	x0, x0, #0x188
  40171c:	ldr	x0, [x0]
  401720:	mov	x1, x0
  401724:	mov	w0, #0x2d                  	// #45
  401728:	bl	401220 <fputc@plt>
  40172c:	ldr	w0, [sp, #44]
  401730:	add	w0, w0, #0x1
  401734:	str	w0, [sp, #44]
  401738:	b	401754 <ferror@plt+0x334>
  40173c:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401740:	add	x0, x0, #0x188
  401744:	ldr	x0, [x0]
  401748:	mov	x1, x0
  40174c:	mov	w0, #0x20                  	// #32
  401750:	bl	401220 <fputc@plt>
  401754:	ldr	w0, [sp, #44]
  401758:	add	w1, w0, #0x1
  40175c:	str	w1, [sp, #44]
  401760:	ldr	w1, [sp, #16]
  401764:	cmp	w1, w0
  401768:	b.gt	40173c <ferror@plt+0x31c>
  40176c:	nop
  401770:	nop
  401774:	ldp	x29, x30, [sp], #48
  401778:	ret
  40177c:	stp	x29, x30, [sp, #-48]!
  401780:	mov	x29, sp
  401784:	str	x0, [sp, #24]
  401788:	str	w1, [sp, #20]
  40178c:	str	w2, [sp, #16]
  401790:	ldr	w0, [sp, #16]
  401794:	cmp	w0, #0x0
  401798:	b.le	401b4c <ferror@plt+0x72c>
  40179c:	ldr	x0, [sp, #24]
  4017a0:	str	x0, [sp, #40]
  4017a4:	b	4017b4 <ferror@plt+0x394>
  4017a8:	ldr	x0, [sp, #40]
  4017ac:	add	x0, x0, #0x1
  4017b0:	str	x0, [sp, #40]
  4017b4:	ldrsw	x0, [sp, #20]
  4017b8:	ldr	x1, [sp, #24]
  4017bc:	add	x0, x1, x0
  4017c0:	ldr	x1, [sp, #40]
  4017c4:	cmp	x1, x0
  4017c8:	b.cs	401808 <ferror@plt+0x3e8>  // b.hs, b.nlast
  4017cc:	ldr	x0, [sp, #40]
  4017d0:	ldrb	w0, [x0]
  4017d4:	cmp	w0, #0x3a
  4017d8:	b.eq	401808 <ferror@plt+0x3e8>  // b.none
  4017dc:	bl	401330 <__ctype_b_loc@plt>
  4017e0:	ldr	x1, [x0]
  4017e4:	ldr	x0, [sp, #40]
  4017e8:	ldrb	w0, [x0]
  4017ec:	and	x0, x0, #0xff
  4017f0:	lsl	x0, x0, #1
  4017f4:	add	x0, x1, x0
  4017f8:	ldrh	w0, [x0]
  4017fc:	and	w0, w0, #0x4000
  401800:	cmp	w0, #0x0
  401804:	b.ne	4017a8 <ferror@plt+0x388>  // b.any
  401808:	ldr	x0, [sp, #40]
  40180c:	ldrb	w0, [x0]
  401810:	cmp	w0, #0x3a
  401814:	b.ne	401b3c <ferror@plt+0x71c>  // b.any
  401818:	ldr	x0, [sp, #40]
  40181c:	add	x0, x0, #0x1
  401820:	str	x0, [sp, #32]
  401824:	b	401834 <ferror@plt+0x414>
  401828:	ldr	x0, [sp, #32]
  40182c:	add	x0, x0, #0x1
  401830:	str	x0, [sp, #32]
  401834:	ldrsw	x0, [sp, #20]
  401838:	ldr	x1, [sp, #24]
  40183c:	add	x0, x1, x0
  401840:	ldr	x1, [sp, #32]
  401844:	cmp	x1, x0
  401848:	b.cs	401888 <ferror@plt+0x468>  // b.hs, b.nlast
  40184c:	ldr	x0, [sp, #32]
  401850:	ldrb	w0, [x0]
  401854:	cmp	w0, #0x3a
  401858:	b.eq	401888 <ferror@plt+0x468>  // b.none
  40185c:	bl	401330 <__ctype_b_loc@plt>
  401860:	ldr	x1, [x0]
  401864:	ldr	x0, [sp, #32]
  401868:	ldrb	w0, [x0]
  40186c:	and	x0, x0, #0xff
  401870:	lsl	x0, x0, #1
  401874:	add	x0, x1, x0
  401878:	ldrh	w0, [x0]
  40187c:	and	w0, w0, #0x4000
  401880:	cmp	w0, #0x0
  401884:	b.ne	401828 <ferror@plt+0x408>  // b.any
  401888:	ldr	x0, [sp, #32]
  40188c:	ldrb	w0, [x0]
  401890:	cmp	w0, #0x3a
  401894:	b.eq	4019ac <ferror@plt+0x58c>  // b.none
  401898:	ldr	w0, [sp, #20]
  40189c:	ldr	x2, [sp, #40]
  4018a0:	ldr	x1, [sp, #24]
  4018a4:	sub	x1, x2, x1
  4018a8:	sub	w0, w0, w1
  4018ac:	str	w0, [sp, #20]
  4018b0:	ldr	w1, [sp, #20]
  4018b4:	ldr	w0, [sp, #16]
  4018b8:	cmp	w1, w0
  4018bc:	b.le	401914 <ferror@plt+0x4f4>
  4018c0:	ldr	w0, [sp, #16]
  4018c4:	str	w0, [sp, #20]
  4018c8:	b	401914 <ferror@plt+0x4f4>
  4018cc:	ldr	w0, [sp, #20]
  4018d0:	sub	w0, w0, #0x1
  4018d4:	str	w0, [sp, #20]
  4018d8:	ldr	w0, [sp, #16]
  4018dc:	sub	w0, w0, #0x1
  4018e0:	str	w0, [sp, #16]
  4018e4:	ldr	x0, [sp, #40]
  4018e8:	ldrb	w0, [x0]
  4018ec:	mov	w2, w0
  4018f0:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4018f4:	add	x0, x0, #0x188
  4018f8:	ldr	x0, [x0]
  4018fc:	mov	x1, x0
  401900:	mov	w0, w2
  401904:	bl	401220 <fputc@plt>
  401908:	ldr	x0, [sp, #40]
  40190c:	add	x0, x0, #0x1
  401910:	str	x0, [sp, #40]
  401914:	ldr	w0, [sp, #20]
  401918:	cmp	w0, #0x0
  40191c:	b.le	40195c <ferror@plt+0x53c>
  401920:	bl	401330 <__ctype_b_loc@plt>
  401924:	ldr	x1, [x0]
  401928:	ldr	x0, [sp, #40]
  40192c:	ldrb	w0, [x0]
  401930:	and	x0, x0, #0xff
  401934:	lsl	x0, x0, #1
  401938:	add	x0, x1, x0
  40193c:	ldrh	w0, [x0]
  401940:	and	w0, w0, #0x4000
  401944:	cmp	w0, #0x0
  401948:	b.eq	40195c <ferror@plt+0x53c>  // b.none
  40194c:	ldr	x0, [sp, #40]
  401950:	ldrb	w0, [x0]
  401954:	cmp	w0, #0x20
  401958:	b.ne	4018cc <ferror@plt+0x4ac>  // b.any
  40195c:	ldr	w0, [sp, #20]
  401960:	cmp	w0, #0x0
  401964:	b.le	401b3c <ferror@plt+0x71c>
  401968:	ldr	x0, [sp, #40]
  40196c:	ldrb	w0, [x0]
  401970:	cmp	w0, #0x0
  401974:	b.eq	401b3c <ferror@plt+0x71c>  // b.none
  401978:	ldr	w0, [sp, #16]
  40197c:	sub	w0, w0, #0x1
  401980:	str	w0, [sp, #16]
  401984:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401988:	add	x0, x0, #0x188
  40198c:	ldr	x0, [x0]
  401990:	mov	x1, x0
  401994:	mov	w0, #0x2d                  	// #45
  401998:	bl	401220 <fputc@plt>
  40199c:	b	401b3c <ferror@plt+0x71c>
  4019a0:	ldr	x0, [sp, #32]
  4019a4:	add	x0, x0, #0x1
  4019a8:	str	x0, [sp, #32]
  4019ac:	ldrsw	x0, [sp, #20]
  4019b0:	ldr	x1, [sp, #24]
  4019b4:	add	x0, x1, x0
  4019b8:	ldr	x1, [sp, #32]
  4019bc:	cmp	x1, x0
  4019c0:	b.cs	401a00 <ferror@plt+0x5e0>  // b.hs, b.nlast
  4019c4:	ldr	x0, [sp, #32]
  4019c8:	ldrb	w0, [x0]
  4019cc:	cmp	w0, #0x25
  4019d0:	b.eq	401a00 <ferror@plt+0x5e0>  // b.none
  4019d4:	bl	401330 <__ctype_b_loc@plt>
  4019d8:	ldr	x1, [x0]
  4019dc:	ldr	x0, [sp, #32]
  4019e0:	ldrb	w0, [x0]
  4019e4:	and	x0, x0, #0xff
  4019e8:	lsl	x0, x0, #1
  4019ec:	add	x0, x1, x0
  4019f0:	ldrh	w0, [x0]
  4019f4:	and	w0, w0, #0x4000
  4019f8:	cmp	w0, #0x0
  4019fc:	b.ne	4019a0 <ferror@plt+0x580>  // b.any
  401a00:	ldr	x0, [sp, #32]
  401a04:	ldrb	w0, [x0]
  401a08:	cmp	w0, #0x25
  401a0c:	b.ne	401b3c <ferror@plt+0x71c>  // b.any
  401a10:	ldr	w0, [sp, #20]
  401a14:	ldr	x2, [sp, #32]
  401a18:	ldr	x1, [sp, #24]
  401a1c:	sub	x1, x2, x1
  401a20:	sub	w0, w0, w1
  401a24:	str	w0, [sp, #20]
  401a28:	ldr	w1, [sp, #20]
  401a2c:	ldr	w0, [sp, #16]
  401a30:	cmp	w1, w0
  401a34:	b.le	401a8c <ferror@plt+0x66c>
  401a38:	ldr	w0, [sp, #16]
  401a3c:	str	w0, [sp, #20]
  401a40:	b	401a8c <ferror@plt+0x66c>
  401a44:	ldr	w0, [sp, #20]
  401a48:	sub	w0, w0, #0x1
  401a4c:	str	w0, [sp, #20]
  401a50:	ldr	w0, [sp, #16]
  401a54:	sub	w0, w0, #0x1
  401a58:	str	w0, [sp, #16]
  401a5c:	ldr	x0, [sp, #32]
  401a60:	ldrb	w0, [x0]
  401a64:	mov	w2, w0
  401a68:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401a6c:	add	x0, x0, #0x188
  401a70:	ldr	x0, [x0]
  401a74:	mov	x1, x0
  401a78:	mov	w0, w2
  401a7c:	bl	401220 <fputc@plt>
  401a80:	ldr	x0, [sp, #32]
  401a84:	add	x0, x0, #0x1
  401a88:	str	x0, [sp, #32]
  401a8c:	ldr	w0, [sp, #20]
  401a90:	cmp	w0, #0x0
  401a94:	b.le	401ad4 <ferror@plt+0x6b4>
  401a98:	bl	401330 <__ctype_b_loc@plt>
  401a9c:	ldr	x1, [x0]
  401aa0:	ldr	x0, [sp, #32]
  401aa4:	ldrb	w0, [x0]
  401aa8:	and	x0, x0, #0xff
  401aac:	lsl	x0, x0, #1
  401ab0:	add	x0, x1, x0
  401ab4:	ldrh	w0, [x0]
  401ab8:	and	w0, w0, #0x4000
  401abc:	cmp	w0, #0x0
  401ac0:	b.eq	401ad4 <ferror@plt+0x6b4>  // b.none
  401ac4:	ldr	x0, [sp, #32]
  401ac8:	ldrb	w0, [x0]
  401acc:	cmp	w0, #0x20
  401ad0:	b.ne	401a44 <ferror@plt+0x624>  // b.any
  401ad4:	ldr	w0, [sp, #20]
  401ad8:	cmp	w0, #0x0
  401adc:	b.le	401b3c <ferror@plt+0x71c>
  401ae0:	ldr	x0, [sp, #32]
  401ae4:	ldrb	w0, [x0]
  401ae8:	cmp	w0, #0x0
  401aec:	b.eq	401b3c <ferror@plt+0x71c>  // b.none
  401af0:	ldr	w0, [sp, #16]
  401af4:	sub	w0, w0, #0x1
  401af8:	str	w0, [sp, #16]
  401afc:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401b00:	add	x0, x0, #0x188
  401b04:	ldr	x0, [x0]
  401b08:	mov	x1, x0
  401b0c:	mov	w0, #0x2d                  	// #45
  401b10:	bl	401220 <fputc@plt>
  401b14:	b	401b3c <ferror@plt+0x71c>
  401b18:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401b1c:	add	x0, x0, #0x188
  401b20:	ldr	x0, [x0]
  401b24:	mov	x1, x0
  401b28:	mov	w0, #0x20                  	// #32
  401b2c:	bl	401220 <fputc@plt>
  401b30:	ldr	w0, [sp, #16]
  401b34:	sub	w0, w0, #0x1
  401b38:	str	w0, [sp, #16]
  401b3c:	ldr	w0, [sp, #16]
  401b40:	cmp	w0, #0x0
  401b44:	b.gt	401b18 <ferror@plt+0x6f8>
  401b48:	b	401b50 <ferror@plt+0x730>
  401b4c:	nop
  401b50:	ldp	x29, x30, [sp], #48
  401b54:	ret
  401b58:	stp	x29, x30, [sp, #-144]!
  401b5c:	mov	x29, sp
  401b60:	stp	x19, x20, [sp, #16]
  401b64:	str	x0, [x29, #40]
  401b68:	str	w1, [x29, #36]
  401b6c:	str	w2, [x29, #32]
  401b70:	mov	x0, sp
  401b74:	mov	x20, x0
  401b78:	ldr	w0, [x29, #32]
  401b7c:	add	w0, w0, #0x1
  401b80:	sxtw	x0, w0
  401b84:	sub	x0, x0, #0x1
  401b88:	str	x0, [x29, #136]
  401b8c:	ldr	w0, [x29, #32]
  401b90:	add	w0, w0, #0x1
  401b94:	sxtw	x0, w0
  401b98:	mov	x10, x0
  401b9c:	mov	x11, #0x0                   	// #0
  401ba0:	lsr	x0, x10, #61
  401ba4:	lsl	x7, x11, #3
  401ba8:	orr	x7, x0, x7
  401bac:	lsl	x6, x10, #3
  401bb0:	ldr	w0, [x29, #32]
  401bb4:	add	w0, w0, #0x1
  401bb8:	sxtw	x0, w0
  401bbc:	mov	x8, x0
  401bc0:	mov	x9, #0x0                   	// #0
  401bc4:	lsr	x0, x8, #61
  401bc8:	lsl	x5, x9, #3
  401bcc:	orr	x5, x0, x5
  401bd0:	lsl	x4, x8, #3
  401bd4:	ldr	w0, [x29, #32]
  401bd8:	add	w0, w0, #0x1
  401bdc:	sxtw	x0, w0
  401be0:	add	x0, x0, #0xf
  401be4:	lsr	x0, x0, #4
  401be8:	lsl	x0, x0, #4
  401bec:	sub	sp, sp, x0
  401bf0:	mov	x0, sp
  401bf4:	add	x0, x0, #0x0
  401bf8:	str	x0, [x29, #128]
  401bfc:	ldr	w0, [x29, #36]
  401c00:	cmp	w0, #0x0
  401c04:	b.eq	401dac <ferror@plt+0x98c>  // b.none
  401c08:	ldr	x0, [x29, #40]
  401c0c:	add	x0, x0, #0x168
  401c10:	ldp	x0, x1, [x0]
  401c14:	stp	x0, x1, [x29, #48]
  401c18:	add	x0, x29, #0x30
  401c1c:	str	x0, [x29, #120]
  401c20:	ldr	x0, [x29, #120]
  401c24:	ldr	w0, [x0]
  401c28:	cmp	w0, #0x0
  401c2c:	b.ne	401c60 <ferror@plt+0x840>  // b.any
  401c30:	ldr	x0, [x29, #120]
  401c34:	ldr	w0, [x0, #4]
  401c38:	cmp	w0, #0x0
  401c3c:	b.ne	401c60 <ferror@plt+0x840>  // b.any
  401c40:	ldr	x0, [x29, #120]
  401c44:	ldr	w19, [x0, #8]
  401c48:	mov	w0, #0xffff                	// #65535
  401c4c:	bl	4011e0 <htonl@plt>
  401c50:	cmp	w19, w0
  401c54:	b.ne	401c60 <ferror@plt+0x840>  // b.any
  401c58:	mov	w0, #0x1                   	// #1
  401c5c:	b	401c64 <ferror@plt+0x844>
  401c60:	mov	w0, #0x0                   	// #0
  401c64:	cmp	w0, #0x0
  401c68:	b.eq	401c80 <ferror@plt+0x860>  // b.none
  401c6c:	ldr	w0, [x29, #60]
  401c70:	str	w0, [x29, #48]
  401c74:	str	wzr, [x29, #52]
  401c78:	str	wzr, [x29, #56]
  401c7c:	str	wzr, [x29, #60]
  401c80:	ldr	w0, [x29, #52]
  401c84:	cmp	w0, #0x0
  401c88:	b.ne	401ca4 <ferror@plt+0x884>  // b.any
  401c8c:	ldr	w0, [x29, #56]
  401c90:	cmp	w0, #0x0
  401c94:	b.ne	401ca4 <ferror@plt+0x884>  // b.any
  401c98:	ldr	w0, [x29, #60]
  401c9c:	cmp	w0, #0x0
  401ca0:	b.eq	401ce8 <ferror@plt+0x8c8>  // b.none
  401ca4:	add	x1, x29, #0x40
  401ca8:	add	x0, x29, #0x30
  401cac:	mov	w3, #0x2e                  	// #46
  401cb0:	mov	x2, x1
  401cb4:	mov	x1, x0
  401cb8:	mov	w0, #0xa                   	// #10
  401cbc:	bl	4013f0 <inet_ntop@plt>
  401cc0:	cmp	x0, #0x0
  401cc4:	b.ne	401cd4 <ferror@plt+0x8b4>  // b.any
  401cc8:	ldr	x0, [x29, #128]
  401ccc:	strb	wzr, [x0]
  401cd0:	b	401d2c <ferror@plt+0x90c>
  401cd4:	ldr	x0, [x29, #128]
  401cd8:	ldrsw	x2, [x29, #32]
  401cdc:	add	x1, x29, #0x40
  401ce0:	bl	401370 <strncpy@plt>
  401ce4:	b	401d2c <ferror@plt+0x90c>
  401ce8:	ldr	w0, [x29, #48]
  401cec:	cmp	w0, #0x0
  401cf0:	b.eq	401d24 <ferror@plt+0x904>  // b.none
  401cf4:	ldr	x1, [x29, #128]
  401cf8:	ldr	w0, [x29, #32]
  401cfc:	add	w0, w0, #0x1
  401d00:	mov	w2, w0
  401d04:	add	x0, x29, #0x30
  401d08:	mov	w3, w2
  401d0c:	mov	x2, x1
  401d10:	mov	x1, x0
  401d14:	mov	w0, #0x2                   	// #2
  401d18:	bl	4013f0 <inet_ntop@plt>
  401d1c:	cmp	x0, #0x0
  401d20:	b.ne	401d2c <ferror@plt+0x90c>  // b.any
  401d24:	ldr	x0, [x29, #128]
  401d28:	strb	wzr, [x0]
  401d2c:	ldr	x1, [x29, #128]
  401d30:	ldrsw	x0, [x29, #32]
  401d34:	strb	wzr, [x1, x0]
  401d38:	ldr	x0, [x29, #128]
  401d3c:	bl	401180 <strlen@plt>
  401d40:	str	w0, [x29, #116]
  401d44:	ldr	w0, [x29, #116]
  401d48:	cmp	w0, #0x0
  401d4c:	b.eq	401d94 <ferror@plt+0x974>  // b.none
  401d50:	ldr	x2, [x29, #128]
  401d54:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401d58:	add	x0, x0, #0x188
  401d5c:	ldr	x0, [x0]
  401d60:	mov	x1, x0
  401d64:	mov	x0, x2
  401d68:	bl	401190 <fputs@plt>
  401d6c:	ldr	x0, [x29, #40]
  401d70:	add	x3, x0, #0x4c
  401d74:	ldr	w1, [x29, #32]
  401d78:	ldr	w0, [x29, #116]
  401d7c:	sub	w0, w1, w0
  401d80:	mov	w2, w0
  401d84:	mov	w1, #0x100                 	// #256
  401d88:	mov	x0, x3
  401d8c:	bl	40177c <ferror@plt+0x35c>
  401d90:	b	401dc0 <ferror@plt+0x9a0>
  401d94:	ldr	x0, [x29, #40]
  401d98:	add	x0, x0, #0x4c
  401d9c:	ldr	w2, [x29, #32]
  401da0:	mov	w1, #0x100                 	// #256
  401da4:	bl	4015f8 <ferror@plt+0x1d8>
  401da8:	b	401dc0 <ferror@plt+0x9a0>
  401dac:	ldr	x0, [x29, #40]
  401db0:	add	x0, x0, #0x4c
  401db4:	ldr	w2, [x29, #32]
  401db8:	mov	w1, #0x100                 	// #256
  401dbc:	bl	4015f8 <ferror@plt+0x1d8>
  401dc0:	mov	sp, x20
  401dc4:	nop
  401dc8:	mov	sp, x29
  401dcc:	ldp	x19, x20, [sp, #16]
  401dd0:	ldp	x29, x30, [sp], #144
  401dd4:	ret
  401dd8:	stp	x29, x30, [sp, #-48]!
  401ddc:	mov	x29, sp
  401de0:	str	x0, [sp, #40]
  401de4:	str	w1, [sp, #36]
  401de8:	str	x2, [sp, #24]
  401dec:	ldr	x0, [sp, #40]
  401df0:	cmp	x0, #0x0
  401df4:	b.ge	401e14 <ferror@plt+0x9f4>  // b.tcont
  401df8:	ldr	x3, [sp, #24]
  401dfc:	mov	x2, #0x7                   	// #7
  401e00:	mov	x1, #0x1                   	// #1
  401e04:	adrp	x0, 403000 <ferror@plt+0x1be0>
  401e08:	add	x0, x0, #0x450
  401e0c:	bl	401350 <fwrite@plt>
  401e10:	b	402164 <ferror@plt+0xd44>
  401e14:	adrp	x0, 414000 <ferror@plt+0x12be0>
  401e18:	add	x0, x0, #0x1ac
  401e1c:	ldr	w0, [x0]
  401e20:	cmp	w0, #0x0
  401e24:	b.eq	401fc4 <ferror@plt+0xba4>  // b.none
  401e28:	ldr	x1, [sp, #40]
  401e2c:	mov	x0, #0xa2ff                	// #41727
  401e30:	movk	x0, #0x2, lsl #16
  401e34:	cmp	x1, x0
  401e38:	b.le	401e84 <ferror@plt+0xa64>
  401e3c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  401e40:	add	x0, x0, #0x458
  401e44:	bl	4013d0 <gettext@plt>
  401e48:	mov	x3, x0
  401e4c:	ldr	x0, [sp, #40]
  401e50:	mov	x1, #0x2957                	// #10583
  401e54:	movk	x1, #0xce51, lsl #16
  401e58:	movk	x1, #0xc8a0, lsl #32
  401e5c:	movk	x1, #0x1845, lsl #48
  401e60:	smulh	x1, x0, x1
  401e64:	asr	x1, x1, #13
  401e68:	asr	x0, x0, #63
  401e6c:	sub	x0, x1, x0
  401e70:	mov	x2, x0
  401e74:	mov	x1, x3
  401e78:	ldr	x0, [sp, #24]
  401e7c:	bl	4013e0 <fprintf@plt>
  401e80:	b	402164 <ferror@plt+0xd44>
  401e84:	ldr	x0, [sp, #40]
  401e88:	cmp	x0, #0xe0f
  401e8c:	b.le	401f24 <ferror@plt+0xb04>
  401e90:	ldr	x0, [sp, #40]
  401e94:	mov	x1, #0x7c05                	// #31749
  401e98:	movk	x1, #0x6af3, lsl #16
  401e9c:	movk	x1, #0x59e2, lsl #32
  401ea0:	movk	x1, #0x48d1, lsl #48
  401ea4:	smulh	x1, x0, x1
  401ea8:	asr	x1, x1, #10
  401eac:	asr	x0, x0, #63
  401eb0:	sub	x4, x1, x0
  401eb4:	ldr	x0, [sp, #40]
  401eb8:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  401ebc:	movk	x1, #0x8889
  401ec0:	smulh	x1, x0, x1
  401ec4:	add	x1, x1, x0
  401ec8:	asr	x1, x1, #5
  401ecc:	asr	x0, x0, #63
  401ed0:	sub	x1, x1, x0
  401ed4:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  401ed8:	movk	x0, #0x8889
  401edc:	smulh	x0, x1, x0
  401ee0:	add	x0, x0, x1
  401ee4:	asr	x2, x0, #5
  401ee8:	asr	x0, x1, #63
  401eec:	sub	x2, x2, x0
  401ef0:	mov	x0, x2
  401ef4:	lsl	x0, x0, #4
  401ef8:	sub	x0, x0, x2
  401efc:	lsl	x0, x0, #2
  401f00:	sub	x2, x1, x0
  401f04:	mov	w0, w2
  401f08:	mov	w3, w0
  401f0c:	mov	x2, x4
  401f10:	adrp	x0, 403000 <ferror@plt+0x1be0>
  401f14:	add	x1, x0, #0x468
  401f18:	ldr	x0, [sp, #24]
  401f1c:	bl	4013e0 <fprintf@plt>
  401f20:	b	402164 <ferror@plt+0xd44>
  401f24:	ldr	x0, [sp, #40]
  401f28:	cmp	x0, #0x3c
  401f2c:	b.le	401fa8 <ferror@plt+0xb88>
  401f30:	adrp	x0, 403000 <ferror@plt+0x1be0>
  401f34:	add	x0, x0, #0x478
  401f38:	bl	4013d0 <gettext@plt>
  401f3c:	mov	x5, x0
  401f40:	ldr	x0, [sp, #40]
  401f44:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  401f48:	movk	x1, #0x8889
  401f4c:	smulh	x1, x0, x1
  401f50:	add	x1, x1, x0
  401f54:	asr	x1, x1, #5
  401f58:	asr	x0, x0, #63
  401f5c:	sub	x4, x1, x0
  401f60:	ldr	x0, [sp, #40]
  401f64:	mov	w2, w0
  401f68:	mov	w0, #0x8889                	// #34953
  401f6c:	movk	w0, #0x8888, lsl #16
  401f70:	umull	x0, w2, w0
  401f74:	lsr	x0, x0, #32
  401f78:	lsr	w1, w0, #5
  401f7c:	mov	w0, w1
  401f80:	lsl	w0, w0, #4
  401f84:	sub	w0, w0, w1
  401f88:	lsl	w0, w0, #2
  401f8c:	sub	w1, w2, w0
  401f90:	mov	w3, w1
  401f94:	mov	x2, x4
  401f98:	mov	x1, x5
  401f9c:	ldr	x0, [sp, #24]
  401fa0:	bl	4013e0 <fprintf@plt>
  401fa4:	b	402164 <ferror@plt+0xd44>
  401fa8:	ldr	x3, [sp, #24]
  401fac:	mov	x2, #0x7                   	// #7
  401fb0:	mov	x1, #0x1                   	// #1
  401fb4:	adrp	x0, 403000 <ferror@plt+0x1be0>
  401fb8:	add	x0, x0, #0x488
  401fbc:	bl	401350 <fwrite@plt>
  401fc0:	b	402164 <ferror@plt+0xd44>
  401fc4:	ldr	x1, [sp, #40]
  401fc8:	mov	x0, #0xa2ff                	// #41727
  401fcc:	movk	x0, #0x2, lsl #16
  401fd0:	cmp	x1, x0
  401fd4:	b.le	402020 <ferror@plt+0xc00>
  401fd8:	adrp	x0, 403000 <ferror@plt+0x1be0>
  401fdc:	add	x0, x0, #0x458
  401fe0:	bl	4013d0 <gettext@plt>
  401fe4:	mov	x3, x0
  401fe8:	ldr	x0, [sp, #40]
  401fec:	mov	x1, #0x2957                	// #10583
  401ff0:	movk	x1, #0xce51, lsl #16
  401ff4:	movk	x1, #0xc8a0, lsl #32
  401ff8:	movk	x1, #0x1845, lsl #48
  401ffc:	smulh	x1, x0, x1
  402000:	asr	x1, x1, #13
  402004:	asr	x0, x0, #63
  402008:	sub	x0, x1, x0
  40200c:	mov	x2, x0
  402010:	mov	x1, x3
  402014:	ldr	x0, [sp, #24]
  402018:	bl	4013e0 <fprintf@plt>
  40201c:	b	402164 <ferror@plt+0xd44>
  402020:	ldr	x0, [sp, #40]
  402024:	cmp	x0, #0xe0f
  402028:	b.le	4020cc <ferror@plt+0xcac>
  40202c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402030:	add	x0, x0, #0x478
  402034:	bl	4013d0 <gettext@plt>
  402038:	mov	x5, x0
  40203c:	ldr	x0, [sp, #40]
  402040:	mov	x1, #0x7c05                	// #31749
  402044:	movk	x1, #0x6af3, lsl #16
  402048:	movk	x1, #0x59e2, lsl #32
  40204c:	movk	x1, #0x48d1, lsl #48
  402050:	smulh	x1, x0, x1
  402054:	asr	x1, x1, #10
  402058:	asr	x0, x0, #63
  40205c:	sub	x4, x1, x0
  402060:	ldr	x0, [sp, #40]
  402064:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  402068:	movk	x1, #0x8889
  40206c:	smulh	x1, x0, x1
  402070:	add	x1, x1, x0
  402074:	asr	x1, x1, #5
  402078:	asr	x0, x0, #63
  40207c:	sub	x1, x1, x0
  402080:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  402084:	movk	x0, #0x8889
  402088:	smulh	x0, x1, x0
  40208c:	add	x0, x0, x1
  402090:	asr	x2, x0, #5
  402094:	asr	x0, x1, #63
  402098:	sub	x2, x2, x0
  40209c:	mov	x0, x2
  4020a0:	lsl	x0, x0, #4
  4020a4:	sub	x0, x0, x2
  4020a8:	lsl	x0, x0, #2
  4020ac:	sub	x2, x1, x0
  4020b0:	mov	w0, w2
  4020b4:	mov	w3, w0
  4020b8:	mov	x2, x4
  4020bc:	mov	x1, x5
  4020c0:	ldr	x0, [sp, #24]
  4020c4:	bl	4013e0 <fprintf@plt>
  4020c8:	b	402164 <ferror@plt+0xd44>
  4020cc:	ldr	x0, [sp, #40]
  4020d0:	cmp	x0, #0x3c
  4020d4:	b.le	402144 <ferror@plt+0xd24>
  4020d8:	ldr	x0, [sp, #40]
  4020dc:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  4020e0:	movk	x1, #0x8889
  4020e4:	smulh	x1, x0, x1
  4020e8:	add	x1, x1, x0
  4020ec:	asr	x1, x1, #5
  4020f0:	asr	x0, x0, #63
  4020f4:	sub	x4, x1, x0
  4020f8:	ldr	x0, [sp, #40]
  4020fc:	mov	w2, w0
  402100:	mov	w0, #0x8889                	// #34953
  402104:	movk	w0, #0x8888, lsl #16
  402108:	umull	x0, w2, w0
  40210c:	lsr	x0, x0, #32
  402110:	lsr	w1, w0, #5
  402114:	mov	w0, w1
  402118:	lsl	w0, w0, #4
  40211c:	sub	w0, w0, w1
  402120:	lsl	w0, w0, #2
  402124:	sub	w1, w2, w0
  402128:	mov	w3, w1
  40212c:	mov	x2, x4
  402130:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402134:	add	x1, x0, #0x468
  402138:	ldr	x0, [sp, #24]
  40213c:	bl	4013e0 <fprintf@plt>
  402140:	b	402164 <ferror@plt+0xd44>
  402144:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402148:	add	x0, x0, #0x490
  40214c:	bl	4013d0 <gettext@plt>
  402150:	ldr	w3, [sp, #36]
  402154:	ldr	x2, [sp, #40]
  402158:	mov	x1, x0
  40215c:	ldr	x0, [sp, #24]
  402160:	bl	4013e0 <fprintf@plt>
  402164:	ldp	x29, x30, [sp], #48
  402168:	ret
  40216c:	stp	x29, x30, [sp, #-160]!
  402170:	mov	x29, sp
  402174:	str	x0, [sp, #24]
  402178:	add	x0, sp, #0x20
  40217c:	mov	x1, x0
  402180:	ldr	x0, [sp, #24]
  402184:	bl	403418 <ferror@plt+0x1ff8>
  402188:	cmp	w0, #0x0
  40218c:	b.eq	402198 <ferror@plt+0xd78>  // b.none
  402190:	mov	x0, #0x0                   	// #0
  402194:	b	4021ac <ferror@plt+0xd8c>
  402198:	mov	x0, #0x0                   	// #0
  40219c:	bl	401280 <time@plt>
  4021a0:	mov	x1, x0
  4021a4:	ldr	x0, [sp, #104]
  4021a8:	sub	x0, x1, x0
  4021ac:	ldp	x29, x30, [sp], #160
  4021b0:	ret
  4021b4:	stp	x29, x30, [sp, #-80]!
  4021b8:	mov	x29, sp
  4021bc:	str	x0, [sp, #24]
  4021c0:	str	x1, [sp, #16]
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	bl	401280 <time@plt>
  4021cc:	str	x0, [sp, #32]
  4021d0:	ldr	x0, [sp, #32]
  4021d4:	cmn	x0, #0x1
  4021d8:	b.eq	402358 <ferror@plt+0xf38>  // b.none
  4021dc:	add	x0, sp, #0x20
  4021e0:	bl	401250 <localtime@plt>
  4021e4:	str	x0, [sp, #72]
  4021e8:	ldr	x0, [sp, #72]
  4021ec:	cmp	x0, #0x0
  4021f0:	b.eq	402360 <ferror@plt+0xf40>  // b.none
  4021f4:	ldr	x0, [sp, #72]
  4021f8:	ldr	w0, [x0, #28]
  4021fc:	str	w0, [sp, #68]
  402200:	add	x0, sp, #0x18
  402204:	bl	401250 <localtime@plt>
  402208:	str	x0, [sp, #56]
  40220c:	ldr	x0, [sp, #56]
  402210:	cmp	x0, #0x0
  402214:	b.eq	402368 <ferror@plt+0xf48>  // b.none
  402218:	ldr	x1, [sp, #32]
  40221c:	ldr	x0, [sp, #24]
  402220:	sub	x1, x1, x0
  402224:	mov	x0, #0xa8c0                	// #43200
  402228:	cmp	x1, x0
  40222c:	b.le	40232c <ferror@plt+0xf0c>
  402230:	ldr	x0, [sp, #56]
  402234:	ldr	w0, [x0, #28]
  402238:	ldr	w1, [sp, #68]
  40223c:	cmp	w1, w0
  402240:	b.eq	40232c <ferror@plt+0xf0c>  // b.none
  402244:	ldr	x1, [sp, #32]
  402248:	ldr	x0, [sp, #24]
  40224c:	sub	x1, x1, x0
  402250:	mov	x0, #0xe900                	// #59648
  402254:	movk	x0, #0x7, lsl #16
  402258:	cmp	x1, x0
  40225c:	b.le	4022e0 <ferror@plt+0xec0>
  402260:	add	x4, sp, #0x28
  402264:	ldr	x3, [sp, #56]
  402268:	adrp	x0, 403000 <ferror@plt+0x1be0>
  40226c:	add	x2, x0, #0x4a0
  402270:	mov	x1, #0x10                  	// #16
  402274:	mov	x0, x4
  402278:	bl	401200 <strftime@plt>
  40227c:	cmp	x0, #0x0
  402280:	b.eq	402370 <ferror@plt+0xf50>  // b.none
  402284:	ldr	x0, [sp, #56]
  402288:	ldr	w5, [x0, #12]
  40228c:	ldr	x0, [sp, #56]
  402290:	ldr	w0, [x0, #20]
  402294:	mov	w1, #0x851f                	// #34079
  402298:	movk	w1, #0x51eb, lsl #16
  40229c:	smull	x1, w0, w1
  4022a0:	lsr	x1, x1, #32
  4022a4:	asr	w2, w1, #5
  4022a8:	asr	w1, w0, #31
  4022ac:	sub	w1, w2, w1
  4022b0:	mov	w2, #0x64                  	// #100
  4022b4:	mul	w1, w1, w2
  4022b8:	sub	w1, w0, w1
  4022bc:	add	x0, sp, #0x28
  4022c0:	mov	w4, w1
  4022c4:	mov	x3, x0
  4022c8:	mov	w2, w5
  4022cc:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4022d0:	add	x1, x0, #0x4a8
  4022d4:	ldr	x0, [sp, #16]
  4022d8:	bl	4013e0 <fprintf@plt>
  4022dc:	b	402394 <ferror@plt+0xf74>
  4022e0:	add	x4, sp, #0x28
  4022e4:	ldr	x3, [sp, #56]
  4022e8:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4022ec:	add	x2, x0, #0x4b8
  4022f0:	mov	x1, #0x10                  	// #16
  4022f4:	mov	x0, x4
  4022f8:	bl	401200 <strftime@plt>
  4022fc:	cmp	x0, #0x0
  402300:	b.eq	402378 <ferror@plt+0xf58>  // b.none
  402304:	ldr	x0, [sp, #56]
  402308:	ldr	w1, [x0, #8]
  40230c:	add	x0, sp, #0x28
  402310:	mov	w3, w1
  402314:	mov	x2, x0
  402318:	adrp	x0, 403000 <ferror@plt+0x1be0>
  40231c:	add	x1, x0, #0x4c0
  402320:	ldr	x0, [sp, #16]
  402324:	bl	4013e0 <fprintf@plt>
  402328:	b	402394 <ferror@plt+0xf74>
  40232c:	ldr	x0, [sp, #56]
  402330:	ldr	w1, [x0, #8]
  402334:	ldr	x0, [sp, #56]
  402338:	ldr	w0, [x0, #4]
  40233c:	mov	w3, w0
  402340:	mov	w2, w1
  402344:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402348:	add	x1, x0, #0x4d0
  40234c:	ldr	x0, [sp, #16]
  402350:	bl	4013e0 <fprintf@plt>
  402354:	b	402394 <ferror@plt+0xf74>
  402358:	nop
  40235c:	b	40237c <ferror@plt+0xf5c>
  402360:	nop
  402364:	b	40237c <ferror@plt+0xf5c>
  402368:	nop
  40236c:	b	40237c <ferror@plt+0xf5c>
  402370:	nop
  402374:	b	40237c <ferror@plt+0xf5c>
  402378:	nop
  40237c:	ldr	x3, [sp, #16]
  402380:	mov	x2, #0x8                   	// #8
  402384:	mov	x1, #0x1                   	// #1
  402388:	adrp	x0, 403000 <ferror@plt+0x1be0>
  40238c:	add	x0, x0, #0x4e0
  402390:	bl	401350 <fwrite@plt>
  402394:	ldp	x29, x30, [sp], #80
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-144]!
  4023a0:	mov	x29, sp
  4023a4:	str	x0, [sp, #40]
  4023a8:	str	x1, [sp, #32]
  4023ac:	str	x2, [sp, #24]
  4023b0:	str	x3, [sp, #16]
  4023b4:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4023b8:	add	x0, x0, #0x1b0
  4023bc:	ldr	x0, [x0]
  4023c0:	str	x0, [sp, #136]
  4023c4:	str	xzr, [sp, #128]
  4023c8:	str	xzr, [sp, #120]
  4023cc:	mov	w0, #0xffffffff            	// #-1
  4023d0:	str	w0, [sp, #116]
  4023d4:	ldr	x0, [sp, #16]
  4023d8:	str	wzr, [x0]
  4023dc:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4023e0:	add	x0, x0, #0x1a8
  4023e4:	ldr	w0, [x0]
  4023e8:	cmp	w0, #0x0
  4023ec:	b.ne	402434 <ferror@plt+0x1014>  // b.any
  4023f0:	ldr	x0, [sp, #40]
  4023f4:	add	x1, x0, #0x2c
  4023f8:	add	x0, sp, #0x30
  4023fc:	mov	x2, #0x20                  	// #32
  402400:	bl	401370 <strncpy@plt>
  402404:	strb	wzr, [sp, #80]
  402408:	add	x0, sp, #0x30
  40240c:	bl	4012d0 <getpwnam@plt>
  402410:	str	x0, [sp, #104]
  402414:	ldr	x0, [sp, #104]
  402418:	cmp	x0, #0x0
  40241c:	b.ne	402428 <ferror@plt+0x1008>  // b.any
  402420:	mov	x0, #0x0                   	// #0
  402424:	b	4025ec <ferror@plt+0x11cc>
  402428:	ldr	x0, [sp, #104]
  40242c:	ldr	w0, [x0, #16]
  402430:	str	w0, [sp, #116]
  402434:	ldr	x0, [sp, #32]
  402438:	bl	4012c0 <tty_to_dev@plt>
  40243c:	str	w0, [sp, #100]
  402440:	ldr	x0, [sp, #24]
  402444:	str	xzr, [x0]
  402448:	b	4025c4 <ferror@plt+0x11a4>
  40244c:	ldr	x0, [sp, #136]
  402450:	ldr	x0, [x0]
  402454:	str	x0, [sp, #88]
  402458:	ldr	x0, [sp, #88]
  40245c:	ldr	w1, [x0, #868]
  402460:	ldr	x0, [sp, #40]
  402464:	ldr	w0, [x0, #4]
  402468:	cmp	w1, w0
  40246c:	cset	w0, eq  // eq = none
  402470:	and	w0, w0, #0xff
  402474:	and	x0, x0, #0xff
  402478:	cmp	x0, #0x0
  40247c:	b.eq	4024a0 <ferror@plt+0x1080>  // b.none
  402480:	ldr	x0, [sp, #16]
  402484:	mov	w1, #0x1                   	// #1
  402488:	str	w1, [x0]
  40248c:	ldr	x0, [sp, #128]
  402490:	cmp	x0, #0x0
  402494:	b.ne	4024a0 <ferror@plt+0x1080>  // b.any
  402498:	ldr	x0, [sp, #88]
  40249c:	str	x0, [sp, #128]
  4024a0:	ldr	x0, [sp, #88]
  4024a4:	ldr	w0, [x0, #872]
  4024a8:	ldr	w1, [sp, #100]
  4024ac:	cmp	w1, w0
  4024b0:	b.ne	40259c <ferror@plt+0x117c>  // b.any
  4024b4:	ldr	x0, [sp, #24]
  4024b8:	ldr	x1, [x0]
  4024bc:	ldr	x0, [sp, #88]
  4024c0:	ldr	x2, [x0, #32]
  4024c4:	ldr	x0, [sp, #88]
  4024c8:	ldr	x0, [x0, #40]
  4024cc:	add	x0, x2, x0
  4024d0:	add	x1, x1, x0
  4024d4:	ldr	x0, [sp, #24]
  4024d8:	str	x1, [x0]
  4024dc:	ldr	x0, [sp, #88]
  4024e0:	str	x0, [sp, #120]
  4024e4:	ldr	x0, [sp, #120]
  4024e8:	cmp	x0, #0x0
  4024ec:	b.eq	402508 <ferror@plt+0x10e8>  // b.none
  4024f0:	ldr	x0, [sp, #88]
  4024f4:	ldr	x1, [x0, #64]
  4024f8:	ldr	x0, [sp, #120]
  4024fc:	ldr	x0, [x0, #64]
  402500:	cmp	x1, x0
  402504:	b.ls	402510 <ferror@plt+0x10f0>  // b.plast
  402508:	ldr	x0, [sp, #88]
  40250c:	str	x0, [sp, #120]
  402510:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402514:	add	x0, x0, #0x1a8
  402518:	ldr	w0, [x0]
  40251c:	cmp	w0, #0x0
  402520:	b.ne	402554 <ferror@plt+0x1134>  // b.any
  402524:	ldr	x0, [sp, #88]
  402528:	ldr	w0, [x0, #876]
  40252c:	mov	w1, w0
  402530:	ldr	w0, [sp, #116]
  402534:	cmp	w0, w1
  402538:	b.eq	402554 <ferror@plt+0x1134>  // b.none
  40253c:	ldr	x0, [sp, #88]
  402540:	ldr	w0, [x0, #884]
  402544:	mov	w1, w0
  402548:	ldr	w0, [sp, #116]
  40254c:	cmp	w0, w1
  402550:	b.ne	4025a4 <ferror@plt+0x1184>  // b.any
  402554:	ldr	x0, [sp, #88]
  402558:	ldr	w1, [x0, #856]
  40255c:	ldr	x0, [sp, #88]
  402560:	ldr	w0, [x0, #908]
  402564:	cmp	w1, w0
  402568:	b.ne	4025ac <ferror@plt+0x118c>  // b.any
  40256c:	ldr	x0, [sp, #128]
  402570:	cmp	x0, #0x0
  402574:	b.eq	402590 <ferror@plt+0x1170>  // b.none
  402578:	ldr	x0, [sp, #88]
  40257c:	ldr	x1, [x0, #64]
  402580:	ldr	x0, [sp, #128]
  402584:	ldr	x0, [x0, #64]
  402588:	cmp	x1, x0
  40258c:	b.ls	4025b4 <ferror@plt+0x1194>  // b.plast
  402590:	ldr	x0, [sp, #88]
  402594:	str	x0, [sp, #128]
  402598:	b	4025b8 <ferror@plt+0x1198>
  40259c:	nop
  4025a0:	b	4025b8 <ferror@plt+0x1198>
  4025a4:	nop
  4025a8:	b	4025b8 <ferror@plt+0x1198>
  4025ac:	nop
  4025b0:	b	4025b8 <ferror@plt+0x1198>
  4025b4:	nop
  4025b8:	ldr	x0, [sp, #136]
  4025bc:	add	x0, x0, #0x8
  4025c0:	str	x0, [sp, #136]
  4025c4:	ldr	x0, [sp, #136]
  4025c8:	ldr	x0, [x0]
  4025cc:	cmp	x0, #0x0
  4025d0:	b.ne	40244c <ferror@plt+0x102c>  // b.any
  4025d4:	ldr	x0, [sp, #128]
  4025d8:	cmp	x0, #0x0
  4025dc:	b.eq	4025e8 <ferror@plt+0x11c8>  // b.none
  4025e0:	ldr	x0, [sp, #128]
  4025e4:	b	4025ec <ferror@plt+0x11cc>
  4025e8:	ldr	x0, [sp, #120]
  4025ec:	ldp	x29, x30, [sp], #144
  4025f0:	ret
  4025f4:	sub	sp, sp, #0x2a0
  4025f8:	stp	x29, x30, [sp]
  4025fc:	mov	x29, sp
  402600:	str	x0, [sp, #40]
  402604:	str	w1, [sp, #36]
  402608:	str	w2, [sp, #32]
  40260c:	str	w3, [sp, #28]
  402610:	str	w4, [sp, #24]
  402614:	str	w5, [sp, #20]
  402618:	str	w6, [sp, #16]
  40261c:	add	x0, sp, #0x200
  402620:	stp	xzr, xzr, [x0, #88]
  402624:	add	x0, sp, #0x200
  402628:	stp	xzr, xzr, [x0, #104]
  40262c:	strb	wzr, [sp, #632]
  402630:	mov	x0, #0x642f                	// #25647
  402634:	movk	x0, #0x7665, lsl #16
  402638:	movk	x0, #0x2f, lsl #32
  40263c:	mov	x1, #0x0                   	// #0
  402640:	add	x2, sp, #0x200
  402644:	stp	x0, x1, [x2, #48]
  402648:	add	x0, sp, #0x200
  40264c:	stp	xzr, xzr, [x0, #64]
  402650:	str	wzr, [sp, #592]
  402654:	strh	wzr, [sp, #596]
  402658:	str	wzr, [sp, #668]
  40265c:	b	4026f4 <ferror@plt+0x12d4>
  402660:	bl	401330 <__ctype_b_loc@plt>
  402664:	ldr	x1, [x0]
  402668:	ldr	x2, [sp, #40]
  40266c:	ldr	w0, [sp, #668]
  402670:	add	x0, x2, x0
  402674:	ldrb	w0, [x0, #8]
  402678:	and	x0, x0, #0xff
  40267c:	lsl	x0, x0, #1
  402680:	add	x0, x1, x0
  402684:	ldrh	w0, [x0]
  402688:	and	w0, w0, #0x8
  40268c:	cmp	w0, #0x0
  402690:	b.ne	4026ac <ferror@plt+0x128c>  // b.any
  402694:	ldr	x1, [sp, #40]
  402698:	ldr	w0, [sp, #668]
  40269c:	add	x0, x1, x0
  4026a0:	ldrb	w0, [x0, #8]
  4026a4:	cmp	w0, #0x2f
  4026a8:	b.ne	4026d4 <ferror@plt+0x12b4>  // b.any
  4026ac:	ldr	w0, [sp, #668]
  4026b0:	add	w3, w0, #0x5
  4026b4:	ldr	x1, [sp, #40]
  4026b8:	ldr	w0, [sp, #668]
  4026bc:	add	x0, x1, x0
  4026c0:	ldrb	w2, [x0, #8]
  4026c4:	mov	w0, w3
  4026c8:	add	x1, sp, #0x230
  4026cc:	strb	w2, [x1, x0]
  4026d0:	b	4026e8 <ferror@plt+0x12c8>
  4026d4:	ldr	w0, [sp, #668]
  4026d8:	add	w0, w0, #0x5
  4026dc:	mov	w0, w0
  4026e0:	add	x1, sp, #0x230
  4026e4:	strb	wzr, [x1, x0]
  4026e8:	ldr	w0, [sp, #668]
  4026ec:	add	w0, w0, #0x1
  4026f0:	str	w0, [sp, #668]
  4026f4:	ldr	w0, [sp, #668]
  4026f8:	cmp	w0, #0x1f
  4026fc:	b.ls	402660 <ferror@plt+0x1240>  // b.plast
  402700:	add	x0, sp, #0x230
  402704:	add	x0, x0, #0x5
  402708:	add	x2, sp, #0x27c
  40270c:	add	x1, sp, #0x280
  402710:	mov	x3, x2
  402714:	mov	x2, x1
  402718:	mov	x1, x0
  40271c:	ldr	x0, [sp, #40]
  402720:	bl	40239c <ferror@plt+0xf7c>
  402724:	str	x0, [sp, #656]
  402728:	ldr	w0, [sp, #636]
  40272c:	cmp	w0, #0x0
  402730:	b.eq	402a4c <ferror@plt+0x162c>  // b.none
  402734:	ldr	x0, [sp, #40]
  402738:	add	x1, x0, #0x2c
  40273c:	add	x0, sp, #0x258
  402740:	mov	x2, #0x20                  	// #32
  402744:	bl	401370 <strncpy@plt>
  402748:	ldr	w0, [sp, #36]
  40274c:	cmp	w0, #0x0
  402750:	b.eq	40292c <ferror@plt+0x150c>  // b.none
  402754:	ldr	w0, [sp, #24]
  402758:	add	w1, w0, #0x1
  40275c:	ldr	x0, [sp, #40]
  402760:	add	x2, x0, #0x8
  402764:	add	x0, sp, #0x258
  402768:	mov	x4, x2
  40276c:	mov	x3, x0
  402770:	ldr	w2, [sp, #24]
  402774:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402778:	add	x0, x0, #0x4f0
  40277c:	bl	401380 <printf@plt>
  402780:	ldr	w0, [sp, #28]
  402784:	cmp	w0, #0x0
  402788:	b.eq	40279c <ferror@plt+0x137c>  // b.none
  40278c:	ldr	w2, [sp, #20]
  402790:	ldr	w1, [sp, #16]
  402794:	ldr	x0, [sp, #40]
  402798:	bl	401b58 <ferror@plt+0x738>
  40279c:	ldr	x0, [sp, #40]
  4027a0:	ldr	x2, [x0, #344]
  4027a4:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4027a8:	add	x0, x0, #0x188
  4027ac:	ldr	x0, [x0]
  4027b0:	mov	x1, x0
  4027b4:	mov	x0, x2
  4027b8:	bl	4021b4 <ferror@plt+0xd94>
  4027bc:	ldr	x0, [sp, #40]
  4027c0:	ldrb	w0, [x0, #8]
  4027c4:	cmp	w0, #0x3a
  4027c8:	b.ne	4027dc <ferror@plt+0x13bc>  // b.any
  4027cc:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4027d0:	add	x0, x0, #0x500
  4027d4:	bl	401380 <printf@plt>
  4027d8:	b	402804 <ferror@plt+0x13e4>
  4027dc:	add	x0, sp, #0x230
  4027e0:	bl	40216c <ferror@plt+0xd4c>
  4027e4:	mov	x3, x0
  4027e8:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4027ec:	add	x0, x0, #0x188
  4027f0:	ldr	x0, [x0]
  4027f4:	mov	x2, x0
  4027f8:	mov	w1, #0x0                   	// #0
  4027fc:	mov	x0, x3
  402800:	bl	401dd8 <ferror@plt+0x9b8>
  402804:	ldr	x1, [sp, #640]
  402808:	adrp	x0, 414000 <ferror@plt+0x12be0>
  40280c:	add	x0, x0, #0x198
  402810:	ldr	x0, [x0]
  402814:	udiv	x0, x1, x0
  402818:	mov	x3, x0
  40281c:	ldr	x0, [sp, #640]
  402820:	adrp	x1, 414000 <ferror@plt+0x12be0>
  402824:	add	x1, x1, #0x198
  402828:	ldr	x1, [x1]
  40282c:	udiv	x2, x0, x1
  402830:	mul	x1, x2, x1
  402834:	sub	x0, x0, x1
  402838:	fmov	d0, x0
  40283c:	ucvtf	d1, d0
  402840:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402844:	add	x0, x0, #0x198
  402848:	ldr	d0, [x0]
  40284c:	ucvtf	d0, d0
  402850:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  402854:	fmov	d2, x0
  402858:	fdiv	d0, d2, d0
  40285c:	fmul	d0, d1, d0
  402860:	fcvtzs	w1, d0
  402864:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402868:	add	x0, x0, #0x188
  40286c:	ldr	x0, [x0]
  402870:	mov	x2, x0
  402874:	mov	x0, x3
  402878:	bl	401dd8 <ferror@plt+0x9b8>
  40287c:	ldr	x0, [sp, #656]
  402880:	cmp	x0, #0x0
  402884:	b.eq	40291c <ferror@plt+0x14fc>  // b.none
  402888:	ldr	x0, [sp, #656]
  40288c:	ldr	x1, [x0, #32]
  402890:	ldr	x0, [sp, #656]
  402894:	ldr	x0, [x0, #40]
  402898:	add	x0, x1, x0
  40289c:	str	x0, [sp, #648]
  4028a0:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4028a4:	add	x0, x0, #0x198
  4028a8:	ldr	x0, [x0]
  4028ac:	ldr	x1, [sp, #648]
  4028b0:	udiv	x0, x1, x0
  4028b4:	mov	x3, x0
  4028b8:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4028bc:	add	x0, x0, #0x198
  4028c0:	ldr	x1, [x0]
  4028c4:	ldr	x0, [sp, #648]
  4028c8:	udiv	x2, x0, x1
  4028cc:	mul	x1, x2, x1
  4028d0:	sub	x0, x0, x1
  4028d4:	fmov	d0, x0
  4028d8:	ucvtf	d1, d0
  4028dc:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4028e0:	add	x0, x0, #0x198
  4028e4:	ldr	d0, [x0]
  4028e8:	ucvtf	d0, d0
  4028ec:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4028f0:	fmov	d2, x0
  4028f4:	fdiv	d0, d2, d0
  4028f8:	fmul	d0, d1, d0
  4028fc:	fcvtzs	w1, d0
  402900:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402904:	add	x0, x0, #0x188
  402908:	ldr	x0, [x0]
  40290c:	mov	x2, x0
  402910:	mov	x0, x3
  402914:	bl	401dd8 <ferror@plt+0x9b8>
  402918:	b	4029c0 <ferror@plt+0x15a0>
  40291c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402920:	add	x0, x0, #0x450
  402924:	bl	401380 <printf@plt>
  402928:	b	4029c0 <ferror@plt+0x15a0>
  40292c:	ldr	w0, [sp, #24]
  402930:	add	w1, w0, #0x1
  402934:	ldr	x0, [sp, #40]
  402938:	add	x2, x0, #0x2c
  40293c:	ldr	x0, [sp, #40]
  402940:	add	x0, x0, #0x8
  402944:	mov	x4, x0
  402948:	mov	x3, x2
  40294c:	ldr	w2, [sp, #24]
  402950:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402954:	add	x0, x0, #0x4f0
  402958:	bl	401380 <printf@plt>
  40295c:	ldr	w0, [sp, #28]
  402960:	cmp	w0, #0x0
  402964:	b.eq	402978 <ferror@plt+0x1558>  // b.none
  402968:	ldr	w2, [sp, #20]
  40296c:	ldr	w1, [sp, #16]
  402970:	ldr	x0, [sp, #40]
  402974:	bl	401b58 <ferror@plt+0x738>
  402978:	ldr	x0, [sp, #40]
  40297c:	ldrb	w0, [x0, #8]
  402980:	cmp	w0, #0x3a
  402984:	b.ne	402998 <ferror@plt+0x1578>  // b.any
  402988:	adrp	x0, 403000 <ferror@plt+0x1be0>
  40298c:	add	x0, x0, #0x500
  402990:	bl	401380 <printf@plt>
  402994:	b	4029c0 <ferror@plt+0x15a0>
  402998:	add	x0, sp, #0x230
  40299c:	bl	40216c <ferror@plt+0xd4c>
  4029a0:	mov	x3, x0
  4029a4:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4029a8:	add	x0, x0, #0x188
  4029ac:	ldr	x0, [x0]
  4029b0:	mov	x2, x0
  4029b4:	mov	w1, #0x0                   	// #0
  4029b8:	mov	x0, x3
  4029bc:	bl	401dd8 <ferror@plt+0x9b8>
  4029c0:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4029c4:	add	x0, x0, #0x188
  4029c8:	ldr	x0, [x0]
  4029cc:	mov	x1, x0
  4029d0:	mov	w0, #0x20                  	// #32
  4029d4:	bl	401220 <fputc@plt>
  4029d8:	ldr	x0, [sp, #656]
  4029dc:	cmp	x0, #0x0
  4029e0:	cset	w0, ne  // ne = any
  4029e4:	and	w0, w0, #0xff
  4029e8:	and	x0, x0, #0xff
  4029ec:	cmp	x0, #0x0
  4029f0:	b.eq	402a28 <ferror@plt+0x1608>  // b.none
  4029f4:	add	x1, sp, #0x20
  4029f8:	add	x0, sp, #0x30
  4029fc:	mov	w4, #0x1                   	// #1
  402a00:	mov	x3, x1
  402a04:	mov	w2, #0x200                 	// #512
  402a08:	ldr	x1, [sp, #656]
  402a0c:	bl	401360 <escape_command@plt>
  402a10:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402a14:	add	x0, x0, #0x188
  402a18:	ldr	x1, [x0]
  402a1c:	add	x0, sp, #0x30
  402a20:	bl	401190 <fputs@plt>
  402a24:	b	402a30 <ferror@plt+0x1610>
  402a28:	mov	w0, #0x2d                  	// #45
  402a2c:	bl	4013b0 <putchar@plt>
  402a30:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402a34:	add	x0, x0, #0x188
  402a38:	ldr	x0, [x0]
  402a3c:	mov	x1, x0
  402a40:	mov	w0, #0xa                   	// #10
  402a44:	bl	401220 <fputc@plt>
  402a48:	b	402a50 <ferror@plt+0x1630>
  402a4c:	nop
  402a50:	ldp	x29, x30, [sp]
  402a54:	add	sp, sp, #0x2a0
  402a58:	ret
  402a5c:	stp	x29, x30, [sp, #-32]!
  402a60:	mov	x29, sp
  402a64:	str	x0, [sp, #24]
  402a68:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402a6c:	add	x0, x0, #0x508
  402a70:	bl	4013d0 <gettext@plt>
  402a74:	ldr	x1, [sp, #24]
  402a78:	bl	401190 <fputs@plt>
  402a7c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402a80:	add	x0, x0, #0x518
  402a84:	bl	4013d0 <gettext@plt>
  402a88:	mov	x1, x0
  402a8c:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402a90:	add	x0, x0, #0x190
  402a94:	ldr	x0, [x0]
  402a98:	mov	x2, x0
  402a9c:	ldr	x0, [sp, #24]
  402aa0:	bl	4013e0 <fprintf@plt>
  402aa4:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402aa8:	add	x0, x0, #0x528
  402aac:	bl	4013d0 <gettext@plt>
  402ab0:	ldr	x1, [sp, #24]
  402ab4:	bl	401190 <fputs@plt>
  402ab8:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402abc:	add	x0, x0, #0x538
  402ac0:	bl	4013d0 <gettext@plt>
  402ac4:	ldr	x1, [sp, #24]
  402ac8:	bl	401190 <fputs@plt>
  402acc:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402ad0:	add	x0, x0, #0x568
  402ad4:	bl	4013d0 <gettext@plt>
  402ad8:	ldr	x1, [sp, #24]
  402adc:	bl	401190 <fputs@plt>
  402ae0:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402ae4:	add	x0, x0, #0x5a0
  402ae8:	bl	4013d0 <gettext@plt>
  402aec:	ldr	x1, [sp, #24]
  402af0:	bl	401190 <fputs@plt>
  402af4:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402af8:	add	x0, x0, #0x5c8
  402afc:	bl	4013d0 <gettext@plt>
  402b00:	ldr	x1, [sp, #24]
  402b04:	bl	401190 <fputs@plt>
  402b08:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402b0c:	add	x0, x0, #0x600
  402b10:	bl	4013d0 <gettext@plt>
  402b14:	ldr	x1, [sp, #24]
  402b18:	bl	401190 <fputs@plt>
  402b1c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402b20:	add	x0, x0, #0x628
  402b24:	bl	4013d0 <gettext@plt>
  402b28:	ldr	x1, [sp, #24]
  402b2c:	bl	401190 <fputs@plt>
  402b30:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402b34:	add	x0, x0, #0x678
  402b38:	bl	4013d0 <gettext@plt>
  402b3c:	ldr	x1, [sp, #24]
  402b40:	bl	401190 <fputs@plt>
  402b44:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402b48:	add	x0, x0, #0x680
  402b4c:	bl	4013d0 <gettext@plt>
  402b50:	ldr	x1, [sp, #24]
  402b54:	bl	401190 <fputs@plt>
  402b58:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402b5c:	add	x0, x0, #0x6b0
  402b60:	bl	4013d0 <gettext@plt>
  402b64:	ldr	x1, [sp, #24]
  402b68:	bl	401190 <fputs@plt>
  402b6c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402b70:	add	x0, x0, #0x6e8
  402b74:	bl	4013d0 <gettext@plt>
  402b78:	mov	x1, x0
  402b7c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402b80:	add	x2, x0, #0x708
  402b84:	ldr	x0, [sp, #24]
  402b88:	bl	4013e0 <fprintf@plt>
  402b8c:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402b90:	add	x0, x0, #0x178
  402b94:	ldr	x0, [x0]
  402b98:	ldr	x1, [sp, #24]
  402b9c:	cmp	x1, x0
  402ba0:	cset	w0, eq  // eq = none
  402ba4:	and	w0, w0, #0xff
  402ba8:	bl	4011a0 <exit@plt>
  402bac:	stp	x29, x30, [sp, #-160]!
  402bb0:	mov	x29, sp
  402bb4:	str	x19, [sp, #16]
  402bb8:	str	w0, [sp, #44]
  402bbc:	str	x1, [sp, #32]
  402bc0:	str	xzr, [sp, #152]
  402bc4:	mov	w0, #0x50                  	// #80
  402bc8:	str	w0, [sp, #148]
  402bcc:	mov	w0, #0x8                   	// #8
  402bd0:	str	w0, [sp, #144]
  402bd4:	mov	w0, #0x10                  	// #16
  402bd8:	str	w0, [sp, #140]
  402bdc:	mov	w0, #0x1                   	// #1
  402be0:	str	w0, [sp, #136]
  402be4:	mov	w0, #0x1                   	// #1
  402be8:	str	w0, [sp, #132]
  402bec:	mov	w0, #0x1                   	// #1
  402bf0:	str	w0, [sp, #128]
  402bf4:	str	wzr, [sp, #124]
  402bf8:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402bfc:	add	x0, x0, #0x190
  402c00:	ldr	x1, [x0]
  402c04:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402c08:	add	x0, x0, #0x170
  402c0c:	str	x1, [x0]
  402c10:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402c14:	add	x1, x0, #0x710
  402c18:	mov	w0, #0x6                   	// #6
  402c1c:	bl	401410 <setlocale@plt>
  402c20:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402c24:	add	x1, x0, #0x718
  402c28:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402c2c:	add	x0, x0, #0x730
  402c30:	bl	4012a0 <bindtextdomain@plt>
  402c34:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402c38:	add	x0, x0, #0x730
  402c3c:	bl	401310 <textdomain@plt>
  402c40:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402c44:	add	x0, x0, #0x2d4
  402c48:	bl	403408 <ferror@plt+0x1fe8>
  402c4c:	str	wzr, [sp, #128]
  402c50:	b	402ddc <ferror@plt+0x19bc>
  402c54:	ldr	w0, [sp, #120]
  402c58:	cmp	w0, #0x100
  402c5c:	b.eq	402dbc <ferror@plt+0x199c>  // b.none
  402c60:	ldr	w0, [sp, #120]
  402c64:	cmp	w0, #0x100
  402c68:	b.gt	402dcc <ferror@plt+0x19ac>
  402c6c:	ldr	w0, [sp, #120]
  402c70:	cmp	w0, #0x75
  402c74:	b.eq	402d80 <ferror@plt+0x1960>  // b.none
  402c78:	ldr	w0, [sp, #120]
  402c7c:	cmp	w0, #0x75
  402c80:	b.gt	402dcc <ferror@plt+0x19ac>
  402c84:	ldr	w0, [sp, #120]
  402c88:	cmp	w0, #0x73
  402c8c:	b.eq	402d2c <ferror@plt+0x190c>  // b.none
  402c90:	ldr	w0, [sp, #120]
  402c94:	cmp	w0, #0x73
  402c98:	b.gt	402dcc <ferror@plt+0x19ac>
  402c9c:	ldr	w0, [sp, #120]
  402ca0:	cmp	w0, #0x6f
  402ca4:	b.eq	402d94 <ferror@plt+0x1974>  // b.none
  402ca8:	ldr	w0, [sp, #120]
  402cac:	cmp	w0, #0x6f
  402cb0:	b.gt	402dcc <ferror@plt+0x19ac>
  402cb4:	ldr	w0, [sp, #120]
  402cb8:	cmp	w0, #0x6c
  402cbc:	b.eq	402d20 <ferror@plt+0x1900>  // b.none
  402cc0:	ldr	w0, [sp, #120]
  402cc4:	cmp	w0, #0x6c
  402cc8:	b.gt	402dcc <ferror@plt+0x19ac>
  402ccc:	ldr	w0, [sp, #120]
  402cd0:	cmp	w0, #0x69
  402cd4:	b.eq	402da8 <ferror@plt+0x1988>  // b.none
  402cd8:	ldr	w0, [sp, #120]
  402cdc:	cmp	w0, #0x69
  402ce0:	b.gt	402dcc <ferror@plt+0x19ac>
  402ce4:	ldr	w0, [sp, #120]
  402ce8:	cmp	w0, #0x68
  402cec:	b.eq	402d18 <ferror@plt+0x18f8>  // b.none
  402cf0:	ldr	w0, [sp, #120]
  402cf4:	cmp	w0, #0x68
  402cf8:	b.gt	402dcc <ferror@plt+0x19ac>
  402cfc:	ldr	w0, [sp, #120]
  402d00:	cmp	w0, #0x56
  402d04:	b.eq	402d4c <ferror@plt+0x192c>  // b.none
  402d08:	ldr	w0, [sp, #120]
  402d0c:	cmp	w0, #0x66
  402d10:	b.eq	402d34 <ferror@plt+0x1914>  // b.none
  402d14:	b	402dcc <ferror@plt+0x19ac>
  402d18:	str	wzr, [sp, #136]
  402d1c:	b	402ddc <ferror@plt+0x19bc>
  402d20:	mov	w0, #0x1                   	// #1
  402d24:	str	w0, [sp, #132]
  402d28:	b	402ddc <ferror@plt+0x19bc>
  402d2c:	str	wzr, [sp, #132]
  402d30:	b	402ddc <ferror@plt+0x19bc>
  402d34:	ldr	w0, [sp, #128]
  402d38:	cmp	w0, #0x0
  402d3c:	cset	w0, eq  // eq = none
  402d40:	and	w0, w0, #0xff
  402d44:	str	w0, [sp, #128]
  402d48:	b	402ddc <ferror@plt+0x19bc>
  402d4c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402d50:	add	x0, x0, #0x740
  402d54:	bl	4013d0 <gettext@plt>
  402d58:	mov	x3, x0
  402d5c:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402d60:	add	x0, x0, #0x190
  402d64:	ldr	x1, [x0]
  402d68:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402d6c:	add	x2, x0, #0x750
  402d70:	mov	x0, x3
  402d74:	bl	401380 <printf@plt>
  402d78:	mov	w0, #0x0                   	// #0
  402d7c:	bl	4011a0 <exit@plt>
  402d80:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402d84:	add	x0, x0, #0x1a8
  402d88:	mov	w1, #0x1                   	// #1
  402d8c:	str	w1, [x0]
  402d90:	b	402ddc <ferror@plt+0x19bc>
  402d94:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402d98:	add	x0, x0, #0x1ac
  402d9c:	mov	w1, #0x1                   	// #1
  402da0:	str	w1, [x0]
  402da4:	b	402ddc <ferror@plt+0x19bc>
  402da8:	mov	w0, #0x1                   	// #1
  402dac:	str	w0, [sp, #124]
  402db0:	mov	w0, #0x1                   	// #1
  402db4:	str	w0, [sp, #128]
  402db8:	b	402ddc <ferror@plt+0x19bc>
  402dbc:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402dc0:	add	x0, x0, #0x188
  402dc4:	ldr	x0, [x0]
  402dc8:	bl	402a5c <ferror@plt+0x163c>
  402dcc:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402dd0:	add	x0, x0, #0x178
  402dd4:	ldr	x0, [x0]
  402dd8:	bl	402a5c <ferror@plt+0x163c>
  402ddc:	mov	x4, #0x0                   	// #0
  402de0:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402de4:	add	x3, x0, #0x900
  402de8:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402dec:	add	x2, x0, #0x768
  402df0:	ldr	x1, [sp, #32]
  402df4:	ldr	w0, [sp, #44]
  402df8:	bl	401320 <getopt_long@plt>
  402dfc:	str	w0, [sp, #120]
  402e00:	ldr	w0, [sp, #120]
  402e04:	cmn	w0, #0x1
  402e08:	b.ne	402c54 <ferror@plt+0x1834>  // b.any
  402e0c:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402e10:	add	x0, x0, #0x180
  402e14:	ldr	w0, [x0]
  402e18:	sxtw	x0, w0
  402e1c:	lsl	x0, x0, #3
  402e20:	ldr	x1, [sp, #32]
  402e24:	add	x0, x1, x0
  402e28:	ldr	x0, [x0]
  402e2c:	cmp	x0, #0x0
  402e30:	b.eq	402e58 <ferror@plt+0x1a38>  // b.none
  402e34:	adrp	x0, 414000 <ferror@plt+0x12be0>
  402e38:	add	x0, x0, #0x180
  402e3c:	ldr	w0, [x0]
  402e40:	sxtw	x0, w0
  402e44:	lsl	x0, x0, #3
  402e48:	ldr	x1, [sp, #32]
  402e4c:	add	x0, x1, x0
  402e50:	ldr	x0, [x0]
  402e54:	str	x0, [sp, #152]
  402e58:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402e5c:	add	x0, x0, #0x770
  402e60:	bl	4013a0 <getenv@plt>
  402e64:	str	x0, [sp, #112]
  402e68:	ldr	x0, [sp, #112]
  402e6c:	cmp	x0, #0x0
  402e70:	b.eq	402edc <ferror@plt+0x1abc>  // b.none
  402e74:	mov	w0, #0x20                  	// #32
  402e78:	str	w0, [sp, #108]
  402e7c:	ldr	x0, [sp, #112]
  402e80:	bl	401270 <atoi@plt>
  402e84:	str	w0, [sp, #144]
  402e88:	ldr	w0, [sp, #144]
  402e8c:	cmp	w0, #0x7
  402e90:	b.le	402ea4 <ferror@plt+0x1a84>
  402e94:	ldr	w1, [sp, #108]
  402e98:	ldr	w0, [sp, #144]
  402e9c:	cmp	w1, w0
  402ea0:	b.ge	402edc <ferror@plt+0x1abc>  // b.tcont
  402ea4:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402ea8:	add	x0, x0, #0x780
  402eac:	bl	4013d0 <gettext@plt>
  402eb0:	str	wzr, [sp, #84]
  402eb4:	str	wzr, [sp, #80]
  402eb8:	str	x0, [sp, #72]
  402ebc:	ldr	w3, [sp, #108]
  402ec0:	ldr	x2, [sp, #72]
  402ec4:	ldr	w1, [sp, #80]
  402ec8:	ldr	w0, [sp, #84]
  402ecc:	bl	4011c0 <error@plt>
  402ed0:	nop
  402ed4:	mov	w0, #0x8                   	// #8
  402ed8:	str	w0, [sp, #144]
  402edc:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402ee0:	add	x0, x0, #0x7d0
  402ee4:	bl	4013a0 <getenv@plt>
  402ee8:	str	x0, [sp, #112]
  402eec:	ldr	x0, [sp, #112]
  402ef0:	cmp	x0, #0x0
  402ef4:	b.eq	402f54 <ferror@plt+0x1b34>  // b.none
  402ef8:	ldr	x0, [sp, #112]
  402efc:	bl	401270 <atoi@plt>
  402f00:	str	w0, [sp, #140]
  402f04:	ldr	w0, [sp, #140]
  402f08:	cmp	w0, #0x7
  402f0c:	b.le	402f1c <ferror@plt+0x1afc>
  402f10:	ldr	w0, [sp, #140]
  402f14:	cmp	w0, #0x100
  402f18:	b.le	402f54 <ferror@plt+0x1b34>
  402f1c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402f20:	add	x0, x0, #0x7e0
  402f24:	bl	4013d0 <gettext@plt>
  402f28:	str	wzr, [sp, #68]
  402f2c:	str	wzr, [sp, #64]
  402f30:	str	x0, [sp, #56]
  402f34:	mov	w3, #0x100                 	// #256
  402f38:	ldr	x2, [sp, #56]
  402f3c:	ldr	w1, [sp, #64]
  402f40:	ldr	w0, [sp, #68]
  402f44:	bl	4011c0 <error@plt>
  402f48:	nop
  402f4c:	mov	w0, #0x10                  	// #16
  402f50:	str	w0, [sp, #140]
  402f54:	add	x0, sp, #0x30
  402f58:	mov	x2, x0
  402f5c:	mov	x1, #0x5413                	// #21523
  402f60:	mov	w0, #0x1                   	// #1
  402f64:	bl	401400 <ioctl@plt>
  402f68:	cmn	w0, #0x1
  402f6c:	b.eq	402f88 <ferror@plt+0x1b68>  // b.none
  402f70:	ldrh	w0, [sp, #50]
  402f74:	cmp	w0, #0x0
  402f78:	b.eq	402f88 <ferror@plt+0x1b68>  // b.none
  402f7c:	ldrh	w0, [sp, #50]
  402f80:	str	w0, [sp, #148]
  402f84:	b	402fbc <ferror@plt+0x1b9c>
  402f88:	adrp	x0, 403000 <ferror@plt+0x1be0>
  402f8c:	add	x0, x0, #0x830
  402f90:	bl	4013a0 <getenv@plt>
  402f94:	str	x0, [sp, #96]
  402f98:	ldr	x0, [sp, #96]
  402f9c:	cmp	x0, #0x0
  402fa0:	b.eq	402fb4 <ferror@plt+0x1b94>  // b.none
  402fa4:	ldr	x0, [sp, #96]
  402fa8:	bl	401270 <atoi@plt>
  402fac:	str	w0, [sp, #148]
  402fb0:	b	402fbc <ferror@plt+0x1b9c>
  402fb4:	mov	w0, #0x200                 	// #512
  402fb8:	str	w0, [sp, #148]
  402fbc:	ldr	w0, [sp, #148]
  402fc0:	cmp	w0, #0x200
  402fc4:	b.le	402fd0 <ferror@plt+0x1bb0>
  402fc8:	mov	w0, #0x200                 	// #512
  402fcc:	str	w0, [sp, #148]
  402fd0:	ldr	w0, [sp, #144]
  402fd4:	add	w1, w0, #0x15
  402fd8:	ldr	w0, [sp, #128]
  402fdc:	cmp	w0, #0x0
  402fe0:	b.eq	402fec <ferror@plt+0x1bcc>  // b.none
  402fe4:	ldr	w0, [sp, #140]
  402fe8:	b	402ff0 <ferror@plt+0x1bd0>
  402fec:	mov	w0, #0x0                   	// #0
  402ff0:	add	w1, w0, w1
  402ff4:	ldr	w0, [sp, #132]
  402ff8:	cmp	w0, #0x0
  402ffc:	b.eq	403008 <ferror@plt+0x1be8>  // b.none
  403000:	mov	w0, #0x14                  	// #20
  403004:	b	40300c <ferror@plt+0x1bec>
  403008:	mov	w0, #0x0                   	// #0
  40300c:	add	w0, w0, w1
  403010:	ldr	w1, [sp, #148]
  403014:	sub	w0, w1, w0
  403018:	str	w0, [sp, #148]
  40301c:	ldr	w0, [sp, #148]
  403020:	cmp	w0, #0x6
  403024:	b.gt	403030 <ferror@plt+0x1c10>
  403028:	mov	w0, #0x7                   	// #7
  40302c:	str	w0, [sp, #148]
  403030:	mov	w0, #0x4a                  	// #74
  403034:	bl	4011b0 <readproctab@plt>
  403038:	mov	x1, x0
  40303c:	adrp	x0, 414000 <ferror@plt+0x12be0>
  403040:	add	x0, x0, #0x1b0
  403044:	str	x1, [x0]
  403048:	ldr	w0, [sp, #136]
  40304c:	cmp	w0, #0x0
  403050:	b.eq	4030ec <ferror@plt+0x1ccc>  // b.none
  403054:	mov	w0, #0x0                   	// #0
  403058:	bl	401240 <print_uptime@plt>
  40305c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  403060:	add	x0, x0, #0x838
  403064:	bl	4013d0 <gettext@plt>
  403068:	mov	x19, x0
  40306c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  403070:	add	x0, x0, #0x848
  403074:	bl	4013d0 <gettext@plt>
  403078:	mov	x2, x0
  40307c:	ldr	w1, [sp, #144]
  403080:	mov	x0, x19
  403084:	bl	401380 <printf@plt>
  403088:	ldr	w0, [sp, #128]
  40308c:	cmp	w0, #0x0
  403090:	b.eq	4030bc <ferror@plt+0x1c9c>  // b.none
  403094:	ldr	w0, [sp, #140]
  403098:	sub	w19, w0, #0x1
  40309c:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4030a0:	add	x0, x0, #0x850
  4030a4:	bl	4013d0 <gettext@plt>
  4030a8:	mov	x2, x0
  4030ac:	mov	w1, w19
  4030b0:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4030b4:	add	x0, x0, #0x858
  4030b8:	bl	401380 <printf@plt>
  4030bc:	ldr	w0, [sp, #132]
  4030c0:	cmp	w0, #0x0
  4030c4:	b.eq	4030dc <ferror@plt+0x1cbc>  // b.none
  4030c8:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4030cc:	add	x0, x0, #0x860
  4030d0:	bl	4013d0 <gettext@plt>
  4030d4:	bl	401380 <printf@plt>
  4030d8:	b	4030ec <ferror@plt+0x1ccc>
  4030dc:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4030e0:	add	x0, x0, #0x888
  4030e4:	bl	4013d0 <gettext@plt>
  4030e8:	bl	401380 <printf@plt>
  4030ec:	adrp	x0, 403000 <ferror@plt+0x1be0>
  4030f0:	add	x0, x0, #0x898
  4030f4:	bl	4012e0 <utmpname@plt>
  4030f8:	bl	4011f0 <setutent@plt>
  4030fc:	ldr	x0, [sp, #152]
  403100:	cmp	x0, #0x0
  403104:	b.eq	403184 <ferror@plt+0x1d64>  // b.none
  403108:	bl	4011d0 <getutent@plt>
  40310c:	str	x0, [sp, #88]
  403110:	ldr	x0, [sp, #88]
  403114:	cmp	x0, #0x0
  403118:	cset	w0, eq  // eq = none
  40311c:	and	w0, w0, #0xff
  403120:	and	x0, x0, #0xff
  403124:	cmp	x0, #0x0
  403128:	b.ne	4031f4 <ferror@plt+0x1dd4>  // b.any
  40312c:	ldr	x0, [sp, #88]
  403130:	ldrsh	w0, [x0]
  403134:	cmp	w0, #0x7
  403138:	b.ne	40317c <ferror@plt+0x1d5c>  // b.any
  40313c:	ldr	x0, [sp, #88]
  403140:	add	x0, x0, #0x2c
  403144:	mov	x2, #0x20                  	// #32
  403148:	ldr	x1, [sp, #152]
  40314c:	bl	401290 <strncmp@plt>
  403150:	cmp	w0, #0x0
  403154:	b.ne	403108 <ferror@plt+0x1ce8>  // b.any
  403158:	ldr	w6, [sp, #124]
  40315c:	ldr	w5, [sp, #140]
  403160:	ldr	w4, [sp, #144]
  403164:	ldr	w3, [sp, #128]
  403168:	ldr	w2, [sp, #148]
  40316c:	ldr	w1, [sp, #132]
  403170:	ldr	x0, [sp, #88]
  403174:	bl	4025f4 <ferror@plt+0x11d4>
  403178:	b	403108 <ferror@plt+0x1ce8>
  40317c:	nop
  403180:	b	403108 <ferror@plt+0x1ce8>
  403184:	bl	4011d0 <getutent@plt>
  403188:	str	x0, [sp, #88]
  40318c:	ldr	x0, [sp, #88]
  403190:	cmp	x0, #0x0
  403194:	cset	w0, eq  // eq = none
  403198:	and	w0, w0, #0xff
  40319c:	and	x0, x0, #0xff
  4031a0:	cmp	x0, #0x0
  4031a4:	b.ne	4031fc <ferror@plt+0x1ddc>  // b.any
  4031a8:	ldr	x0, [sp, #88]
  4031ac:	ldrsh	w0, [x0]
  4031b0:	cmp	w0, #0x7
  4031b4:	b.ne	4031ec <ferror@plt+0x1dcc>  // b.any
  4031b8:	ldr	x0, [sp, #88]
  4031bc:	ldrb	w0, [x0, #44]
  4031c0:	cmp	w0, #0x0
  4031c4:	b.eq	403184 <ferror@plt+0x1d64>  // b.none
  4031c8:	ldr	w6, [sp, #124]
  4031cc:	ldr	w5, [sp, #140]
  4031d0:	ldr	w4, [sp, #144]
  4031d4:	ldr	w3, [sp, #128]
  4031d8:	ldr	w2, [sp, #148]
  4031dc:	ldr	w1, [sp, #132]
  4031e0:	ldr	x0, [sp, #88]
  4031e4:	bl	4025f4 <ferror@plt+0x11d4>
  4031e8:	b	403184 <ferror@plt+0x1d64>
  4031ec:	nop
  4031f0:	b	403184 <ferror@plt+0x1d64>
  4031f4:	nop
  4031f8:	b	403200 <ferror@plt+0x1de0>
  4031fc:	nop
  403200:	bl	401340 <endutent@plt>
  403204:	mov	w0, #0x0                   	// #0
  403208:	ldr	x19, [sp, #16]
  40320c:	ldp	x29, x30, [sp], #160
  403210:	ret
  403214:	stp	x29, x30, [sp, #-48]!
  403218:	mov	x29, sp
  40321c:	str	x0, [sp, #24]
  403220:	ldr	x0, [sp, #24]
  403224:	bl	401230 <__fpending@plt>
  403228:	cmp	x0, #0x0
  40322c:	cset	w0, ne  // ne = any
  403230:	and	w0, w0, #0xff
  403234:	str	w0, [sp, #44]
  403238:	ldr	x0, [sp, #24]
  40323c:	bl	401420 <ferror@plt>
  403240:	cmp	w0, #0x0
  403244:	cset	w0, ne  // ne = any
  403248:	and	w0, w0, #0xff
  40324c:	str	w0, [sp, #40]
  403250:	ldr	x0, [sp, #24]
  403254:	bl	401260 <fclose@plt>
  403258:	cmp	w0, #0x0
  40325c:	cset	w0, ne  // ne = any
  403260:	and	w0, w0, #0xff
  403264:	str	w0, [sp, #36]
  403268:	ldr	w0, [sp, #40]
  40326c:	cmp	w0, #0x0
  403270:	b.ne	40329c <ferror@plt+0x1e7c>  // b.any
  403274:	ldr	w0, [sp, #36]
  403278:	cmp	w0, #0x0
  40327c:	b.eq	4032c8 <ferror@plt+0x1ea8>  // b.none
  403280:	ldr	w0, [sp, #44]
  403284:	cmp	w0, #0x0
  403288:	b.ne	40329c <ferror@plt+0x1e7c>  // b.any
  40328c:	bl	401390 <__errno_location@plt>
  403290:	ldr	w0, [x0]
  403294:	cmp	w0, #0x9
  403298:	b.eq	4032c8 <ferror@plt+0x1ea8>  // b.none
  40329c:	ldr	w0, [sp, #36]
  4032a0:	cmp	w0, #0x0
  4032a4:	b.ne	4032c0 <ferror@plt+0x1ea0>  // b.any
  4032a8:	bl	401390 <__errno_location@plt>
  4032ac:	ldr	w0, [x0]
  4032b0:	cmp	w0, #0x20
  4032b4:	b.eq	4032c0 <ferror@plt+0x1ea0>  // b.none
  4032b8:	bl	401390 <__errno_location@plt>
  4032bc:	str	wzr, [x0]
  4032c0:	mov	w0, #0xffffffff            	// #-1
  4032c4:	b	4032cc <ferror@plt+0x1eac>
  4032c8:	mov	w0, #0x0                   	// #0
  4032cc:	ldp	x29, x30, [sp], #48
  4032d0:	ret
  4032d4:	stp	x29, x30, [sp, #-48]!
  4032d8:	mov	x29, sp
  4032dc:	adrp	x0, 414000 <ferror@plt+0x12be0>
  4032e0:	add	x0, x0, #0x188
  4032e4:	ldr	x0, [x0]
  4032e8:	bl	403214 <ferror@plt+0x1df4>
  4032ec:	cmp	w0, #0x0
  4032f0:	b.eq	403350 <ferror@plt+0x1f30>  // b.none
  4032f4:	bl	401390 <__errno_location@plt>
  4032f8:	ldr	w0, [x0]
  4032fc:	cmp	w0, #0x20
  403300:	b.eq	403350 <ferror@plt+0x1f30>  // b.none
  403304:	adrp	x0, 403000 <ferror@plt+0x1be0>
  403308:	add	x0, x0, #0xa20
  40330c:	bl	4013d0 <gettext@plt>
  403310:	str	x0, [sp, #40]
  403314:	bl	401390 <__errno_location@plt>
  403318:	ldr	w0, [x0]
  40331c:	str	wzr, [sp, #36]
  403320:	str	w0, [sp, #32]
  403324:	adrp	x0, 403000 <ferror@plt+0x1be0>
  403328:	add	x0, x0, #0xa30
  40332c:	str	x0, [sp, #24]
  403330:	ldr	x3, [sp, #40]
  403334:	ldr	x2, [sp, #24]
  403338:	ldr	w1, [sp, #32]
  40333c:	ldr	w0, [sp, #36]
  403340:	bl	4011c0 <error@plt>
  403344:	nop
  403348:	mov	w0, #0x1                   	// #1
  40334c:	bl	401170 <_exit@plt>
  403350:	adrp	x0, 414000 <ferror@plt+0x12be0>
  403354:	add	x0, x0, #0x178
  403358:	ldr	x0, [x0]
  40335c:	bl	403214 <ferror@plt+0x1df4>
  403360:	cmp	w0, #0x0
  403364:	b.eq	403370 <ferror@plt+0x1f50>  // b.none
  403368:	mov	w0, #0x1                   	// #1
  40336c:	bl	401170 <_exit@plt>
  403370:	nop
  403374:	ldp	x29, x30, [sp], #48
  403378:	ret
  40337c:	nop
  403380:	stp	x29, x30, [sp, #-64]!
  403384:	mov	x29, sp
  403388:	stp	x19, x20, [sp, #16]
  40338c:	adrp	x20, 413000 <ferror@plt+0x11be0>
  403390:	add	x20, x20, #0xdd0
  403394:	stp	x21, x22, [sp, #32]
  403398:	adrp	x21, 413000 <ferror@plt+0x11be0>
  40339c:	add	x21, x21, #0xdc8
  4033a0:	sub	x20, x20, x21
  4033a4:	mov	w22, w0
  4033a8:	stp	x23, x24, [sp, #48]
  4033ac:	mov	x23, x1
  4033b0:	mov	x24, x2
  4033b4:	bl	401130 <_exit@plt-0x40>
  4033b8:	cmp	xzr, x20, asr #3
  4033bc:	b.eq	4033e8 <ferror@plt+0x1fc8>  // b.none
  4033c0:	asr	x20, x20, #3
  4033c4:	mov	x19, #0x0                   	// #0
  4033c8:	ldr	x3, [x21, x19, lsl #3]
  4033cc:	mov	x2, x24
  4033d0:	add	x19, x19, #0x1
  4033d4:	mov	x1, x23
  4033d8:	mov	w0, w22
  4033dc:	blr	x3
  4033e0:	cmp	x20, x19
  4033e4:	b.ne	4033c8 <ferror@plt+0x1fa8>  // b.any
  4033e8:	ldp	x19, x20, [sp, #16]
  4033ec:	ldp	x21, x22, [sp, #32]
  4033f0:	ldp	x23, x24, [sp, #48]
  4033f4:	ldp	x29, x30, [sp], #64
  4033f8:	ret
  4033fc:	nop
  403400:	ret
  403404:	nop
  403408:	adrp	x2, 414000 <ferror@plt+0x12be0>
  40340c:	mov	x1, #0x0                   	// #0
  403410:	ldr	x2, [x2, #360]
  403414:	b	401210 <__cxa_atexit@plt>
  403418:	mov	x2, x1
  40341c:	mov	x1, x0
  403420:	mov	w0, #0x0                   	// #0
  403424:	b	4013c0 <__xstat@plt>

Disassembly of section .fini:

0000000000403428 <.fini>:
  403428:	stp	x29, x30, [sp, #-16]!
  40342c:	mov	x29, sp
  403430:	ldp	x29, x30, [sp], #16
  403434:	ret
