Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../source/coregen/char_rom"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <rtl> of entity <vga_sync>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\coregen\dcm75MHz.vhd" into library work
Parsing entity <dcm75MHz>.
Parsing architecture <xilinx> of entity <dcm75mhz>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\coregen\dcm50MHz.vhd" into library work
Parsing entity <dcm50MHz>.
Parsing architecture <xilinx> of entity <dcm50mhz>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\coregen\dcm25MHz.vhd" into library work
Parsing entity <dcm25MHz>.
Parsing architecture <xilinx> of entity <dcm25mhz>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\coregen\dcm108MHz.vhd" into library work
Parsing entity <dcm108MHz>.
Parsing architecture <xilinx> of entity <dcm108mhz>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\coregen\char_rom\char_rom_def.vhd" into library work
Parsing entity <char_rom_def>.
Parsing architecture <char_rom_def_a> of entity <char_rom_def>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga.vhd" into library work
Parsing entity <vga>.
Parsing architecture <rtl> of entity <vga>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\text_mem.vhd" into library work
Parsing entity <text_mem>.
Parsing architecture <arc_text_mem> of entity <text_mem>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\graphics_mem.vhd" into library work
Parsing entity <graphics_mem>.
Parsing architecture <arc_graphics_mem> of entity <graphics_mem>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\char_rom.vhd" into library work
Parsing entity <char_rom>.
Parsing architecture <Behavioral> of entity <char_rom>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga_top.vhd" into library work
Parsing entity <vga_top>.
Parsing architecture <rtl> of entity <vga_top>.
Parsing VHDL file "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\top.vhd" Line 170: Assignment to message_lenght ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\top.vhd" Line 175: Assignment to graphics_lenght ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\top.vhd" Line 106: <oddr2> remains a black-box since it has no binding entity.

Elaborating entity <vga_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <vga> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga.vhd" Line 123: <srl16> remains a black-box since it has no binding entity.

Elaborating entity <vga_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <dcm25MHz> (architecture <xilinx>) from library <work>.

Elaborating entity <char_rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <char_rom_def> (architecture <char_rom_def_a>) from library <work>.
INFO:HDLCompiler:679 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\char_rom.vhd" Line 77. Case statement is complete. others clause is never selected

Elaborating entity <text_mem> (architecture <arc_text_mem>) with generics from library <work>.

Elaborating entity <graphics_mem> (architecture <arc_graphics_mem>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga_top.vhd" Line 301: Assignment to grid_size ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\top.vhd".
        RES_TYPE = 1
        TEXT_MEM_DATA_WIDTH = 6
        GRAPH_MEM_DATA_WIDTH = 32
INFO:Xst:3210 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\top.vhd" line 206: Output port <dir_pixel_row_o> of the instance <vga_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\top.vhd" line 206: Output port <vga_rst_n_o> of the instance <vga_top_i> is unconnected or connected to loadless signal.
    Found 14-bit register for signal <base1>.
    Found 14-bit register for signal <base>.
    Found 14-bit register for signal <char_address>.
    Found 24-bit register for signal <cnt1>.
    Found 24-bit register for signal <cnt>.
    Found 20-bit register for signal <pixel_address>.
    Found 24-bit adder for signal <cnt1[23]_GND_5_o_add_31_OUT> created at line 288.
    Found 14-bit adder for signal <base1[13]_GND_5_o_add_32_OUT> created at line 291.
    Found 14-bit adder for signal <char_address[13]_GND_5_o_add_36_OUT> created at line 295.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_43_OUT> created at line 303.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_45_OUT> created at line 304.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_47_OUT> created at line 305.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_49_OUT> created at line 306.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_51_OUT> created at line 307.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_53_OUT> created at line 308.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_55_OUT> created at line 309.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_57_OUT> created at line 310.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_59_OUT> created at line 311.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_61_OUT> created at line 312.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_63_OUT> created at line 313.
    Found 14-bit adder for signal <GND_5_o_base1[13]_add_65_OUT> created at line 314.
    Found 14-bit adder for signal <base[13]_GND_5_o_add_82_OUT> created at line 335.
    Found 24-bit adder for signal <cnt[23]_GND_5_o_add_84_OUT> created at line 342.
    Found 20-bit adder for signal <pixel_address[19]_GND_5_o_add_88_OUT> created at line 347.
    Found 14-bit adder for signal <n1056> created at line 356.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_96_OUT> created at line 356.
    Found 14-bit adder for signal <n1060> created at line 357.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_101_OUT> created at line 357.
    Found 14-bit adder for signal <n1064> created at line 358.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_106_OUT> created at line 358.
    Found 14-bit adder for signal <n1068> created at line 359.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_111_OUT> created at line 359.
    Found 14-bit adder for signal <n1072> created at line 360.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_116_OUT> created at line 360.
    Found 14-bit adder for signal <n1076> created at line 361.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_121_OUT> created at line 361.
    Found 14-bit adder for signal <n1080> created at line 362.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_126_OUT> created at line 362.
    Found 14-bit adder for signal <n1084> created at line 363.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_131_OUT> created at line 363.
    Found 14-bit adder for signal <n1088> created at line 364.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_136_OUT> created at line 364.
    Found 14-bit adder for signal <n1092> created at line 365.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_141_OUT> created at line 365.
    Found 14-bit adder for signal <n1096> created at line 366.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_146_OUT> created at line 366.
    Found 14-bit adder for signal <n1100> created at line 367.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_151_OUT> created at line 367.
    Found 14-bit adder for signal <n1104> created at line 368.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_156_OUT> created at line 368.
    Found 14-bit adder for signal <n1108> created at line 369.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_161_OUT> created at line 369.
    Found 14-bit adder for signal <n1112> created at line 370.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_166_OUT> created at line 370.
    Found 14-bit adder for signal <n1116> created at line 371.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_171_OUT> created at line 371.
    Found 14-bit adder for signal <n1120> created at line 372.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_176_OUT> created at line 372.
    Found 14-bit adder for signal <n1124> created at line 373.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_181_OUT> created at line 373.
    Found 14-bit adder for signal <n1128> created at line 374.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_186_OUT> created at line 374.
    Found 14-bit adder for signal <n1132> created at line 375.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_191_OUT> created at line 375.
    Found 14-bit adder for signal <n1136> created at line 376.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_196_OUT> created at line 376.
    Found 14-bit adder for signal <n1140> created at line 377.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_201_OUT> created at line 377.
    Found 14-bit adder for signal <n1144> created at line 378.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_206_OUT> created at line 378.
    Found 14-bit adder for signal <n1148> created at line 379.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_211_OUT> created at line 379.
    Found 14-bit adder for signal <n1152> created at line 380.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_216_OUT> created at line 380.
    Found 14-bit adder for signal <n1156> created at line 381.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_221_OUT> created at line 381.
    Found 14-bit adder for signal <n1160> created at line 382.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_226_OUT> created at line 382.
    Found 14-bit adder for signal <n1164> created at line 383.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_231_OUT> created at line 383.
    Found 14-bit adder for signal <n1168> created at line 384.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_236_OUT> created at line 384.
    Found 14-bit adder for signal <n1172> created at line 385.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_241_OUT> created at line 385.
    Found 14-bit adder for signal <n1176> created at line 386.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_246_OUT> created at line 386.
    Found 14-bit adder for signal <n1180> created at line 387.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_251_OUT> created at line 387.
    Found 14-bit adder for signal <n1184> created at line 388.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_256_OUT> created at line 388.
    Found 14-bit adder for signal <n1188> created at line 389.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_261_OUT> created at line 389.
    Found 14-bit adder for signal <n1192> created at line 390.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_266_OUT> created at line 390.
    Found 14-bit adder for signal <n1196> created at line 391.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_271_OUT> created at line 391.
    Found 14-bit adder for signal <n1200> created at line 392.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_276_OUT> created at line 392.
    Found 14-bit adder for signal <n1204> created at line 393.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_281_OUT> created at line 393.
    Found 14-bit adder for signal <n1208> created at line 394.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_286_OUT> created at line 394.
    Found 14-bit adder for signal <n1212> created at line 395.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_291_OUT> created at line 395.
    Found 14-bit adder for signal <n1216> created at line 396.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_296_OUT> created at line 396.
    Found 14-bit adder for signal <n1220> created at line 397.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_301_OUT> created at line 397.
    Found 14-bit adder for signal <n1224> created at line 398.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_306_OUT> created at line 398.
    Found 14-bit adder for signal <n1228> created at line 399.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_311_OUT> created at line 399.
    Found 14-bit adder for signal <n1232> created at line 400.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_316_OUT> created at line 400.
    Found 14-bit adder for signal <n1236> created at line 401.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_321_OUT> created at line 401.
    Found 14-bit adder for signal <n1240> created at line 402.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_326_OUT> created at line 402.
    Found 14-bit adder for signal <n1244> created at line 403.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_331_OUT> created at line 403.
    Found 14-bit adder for signal <n1248> created at line 404.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_336_OUT> created at line 404.
    Found 14-bit adder for signal <n1252> created at line 405.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_341_OUT> created at line 405.
    Found 14-bit adder for signal <n1256> created at line 406.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_346_OUT> created at line 406.
    Found 14-bit adder for signal <n1260> created at line 407.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_351_OUT> created at line 407.
    Found 14-bit adder for signal <n1264> created at line 408.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_356_OUT> created at line 408.
    Found 14-bit adder for signal <n1268> created at line 409.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_361_OUT> created at line 409.
    Found 14-bit adder for signal <n1272> created at line 410.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_366_OUT> created at line 410.
    Found 14-bit adder for signal <n1276> created at line 411.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_371_OUT> created at line 411.
    Found 14-bit adder for signal <n1280> created at line 412.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_376_OUT> created at line 412.
    Found 14-bit adder for signal <n1284> created at line 413.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_381_OUT> created at line 413.
    Found 14-bit adder for signal <n1288> created at line 414.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_386_OUT> created at line 414.
    Found 14-bit adder for signal <n1292> created at line 415.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_391_OUT> created at line 415.
    Found 14-bit adder for signal <n1296> created at line 416.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_396_OUT> created at line 416.
    Found 14-bit adder for signal <n1300> created at line 417.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_401_OUT> created at line 417.
    Found 14-bit adder for signal <n1304> created at line 418.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_406_OUT> created at line 418.
    Found 14-bit adder for signal <n1308> created at line 419.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_411_OUT> created at line 419.
    Found 14-bit adder for signal <n1312> created at line 420.
    Found 14-bit adder for signal <GND_5_o_GND_5_o_add_416_OUT> created at line 420.
    Found 11-bit comparator lessequal for signal <n0007> created at line 260
    Found 11-bit comparator lessequal for signal <n0010> created at line 263
    Found 11-bit comparator lessequal for signal <n0012> created at line 264
    Found 11-bit comparator lessequal for signal <n0014> created at line 264
    Found 11-bit comparator lessequal for signal <n0019> created at line 267
    Found 11-bit comparator lessequal for signal <n0021> created at line 268
    Found 11-bit comparator lessequal for signal <n0023> created at line 268
    Found 11-bit comparator lessequal for signal <n0026> created at line 269
    Found 11-bit comparator lessequal for signal <n0029> created at line 270
    Found 11-bit comparator lessequal for signal <n0031> created at line 270
    Found 24-bit comparator greater for signal <cnt1[23]_GND_5_o_LessThan_31_o> created at line 287
    Found 14-bit comparator greater for signal <char_address[13]_GND_5_o_LessThan_36_o> created at line 294
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_43_o> created at line 302
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_45_o> created at line 303
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_47_o> created at line 304
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_49_o> created at line 305
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_51_o> created at line 306
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_53_o> created at line 307
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_55_o> created at line 308
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_57_o> created at line 309
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_59_o> created at line 310
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_61_o> created at line 311
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_63_o> created at line 312
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_65_o> created at line 313
    Found 14-bit comparator equal for signal <char_address[13]_GND_5_o_equal_67_o> created at line 314
    Found 14-bit comparator greater for signal <base[13]_GND_5_o_LessThan_82_o> created at line 334
    Found 20-bit comparator greater for signal <pixel_address[19]_GND_5_o_LessThan_88_o> created at line 346
    Found 20-bit comparator lessequal for signal <n0103> created at line 356
    Found 20-bit comparator lessequal for signal <n0106> created at line 356
    Found 20-bit comparator lessequal for signal <n0110> created at line 357
    Found 20-bit comparator lessequal for signal <n0113> created at line 357
    Found 20-bit comparator lessequal for signal <n0117> created at line 358
    Found 20-bit comparator lessequal for signal <n0120> created at line 358
    Found 20-bit comparator lessequal for signal <n0124> created at line 359
    Found 20-bit comparator lessequal for signal <n0127> created at line 359
    Found 20-bit comparator lessequal for signal <n0131> created at line 360
    Found 20-bit comparator lessequal for signal <n0134> created at line 360
    Found 20-bit comparator lessequal for signal <n0138> created at line 361
    Found 20-bit comparator lessequal for signal <n0141> created at line 361
    Found 20-bit comparator lessequal for signal <n0145> created at line 362
    Found 20-bit comparator lessequal for signal <n0148> created at line 362
    Found 20-bit comparator lessequal for signal <n0152> created at line 363
    Found 20-bit comparator lessequal for signal <n0155> created at line 363
    Found 20-bit comparator lessequal for signal <n0159> created at line 364
    Found 20-bit comparator lessequal for signal <n0162> created at line 364
    Found 20-bit comparator lessequal for signal <n0166> created at line 365
    Found 20-bit comparator lessequal for signal <n0169> created at line 365
    Found 20-bit comparator lessequal for signal <n0173> created at line 366
    Found 20-bit comparator lessequal for signal <n0176> created at line 366
    Found 20-bit comparator lessequal for signal <n0180> created at line 367
    Found 20-bit comparator lessequal for signal <n0183> created at line 367
    Found 20-bit comparator lessequal for signal <n0187> created at line 368
    Found 20-bit comparator lessequal for signal <n0190> created at line 368
    Found 20-bit comparator lessequal for signal <n0194> created at line 369
    Found 20-bit comparator lessequal for signal <n0197> created at line 369
    Found 20-bit comparator lessequal for signal <n0201> created at line 370
    Found 20-bit comparator lessequal for signal <n0204> created at line 370
    Found 20-bit comparator lessequal for signal <n0208> created at line 371
    Found 20-bit comparator lessequal for signal <n0211> created at line 371
    Found 20-bit comparator lessequal for signal <n0215> created at line 372
    Found 20-bit comparator lessequal for signal <n0218> created at line 372
    Found 20-bit comparator lessequal for signal <n0222> created at line 373
    Found 20-bit comparator lessequal for signal <n0225> created at line 373
    Found 20-bit comparator lessequal for signal <n0229> created at line 374
    Found 20-bit comparator lessequal for signal <n0232> created at line 374
    Found 20-bit comparator lessequal for signal <n0236> created at line 375
    Found 20-bit comparator lessequal for signal <n0239> created at line 375
    Found 20-bit comparator lessequal for signal <n0243> created at line 376
    Found 20-bit comparator lessequal for signal <n0246> created at line 376
    Found 20-bit comparator lessequal for signal <n0250> created at line 377
    Found 20-bit comparator lessequal for signal <n0253> created at line 377
    Found 20-bit comparator lessequal for signal <n0257> created at line 378
    Found 20-bit comparator lessequal for signal <n0260> created at line 378
    Found 20-bit comparator lessequal for signal <n0264> created at line 379
    Found 20-bit comparator lessequal for signal <n0267> created at line 379
    Found 20-bit comparator lessequal for signal <n0271> created at line 380
    Found 20-bit comparator lessequal for signal <n0274> created at line 380
    Found 20-bit comparator lessequal for signal <n0278> created at line 381
    Found 20-bit comparator lessequal for signal <n0281> created at line 381
    Found 20-bit comparator lessequal for signal <n0285> created at line 382
    Found 20-bit comparator lessequal for signal <n0288> created at line 382
    Found 20-bit comparator lessequal for signal <n0292> created at line 383
    Found 20-bit comparator lessequal for signal <n0295> created at line 383
    Found 20-bit comparator lessequal for signal <n0299> created at line 384
    Found 20-bit comparator lessequal for signal <n0302> created at line 384
    Found 20-bit comparator lessequal for signal <n0306> created at line 385
    Found 20-bit comparator lessequal for signal <n0309> created at line 385
    Found 20-bit comparator lessequal for signal <n0313> created at line 386
    Found 20-bit comparator lessequal for signal <n0316> created at line 386
    Found 20-bit comparator lessequal for signal <n0320> created at line 387
    Found 20-bit comparator lessequal for signal <n0323> created at line 387
    Found 20-bit comparator lessequal for signal <n0327> created at line 388
    Found 20-bit comparator lessequal for signal <n0330> created at line 388
    Found 20-bit comparator lessequal for signal <n0334> created at line 389
    Found 20-bit comparator lessequal for signal <n0337> created at line 389
    Found 20-bit comparator lessequal for signal <n0341> created at line 390
    Found 20-bit comparator lessequal for signal <n0344> created at line 390
    Found 20-bit comparator lessequal for signal <n0348> created at line 391
    Found 20-bit comparator lessequal for signal <n0351> created at line 391
    Found 20-bit comparator lessequal for signal <n0355> created at line 392
    Found 20-bit comparator lessequal for signal <n0358> created at line 392
    Found 20-bit comparator lessequal for signal <n0362> created at line 393
    Found 20-bit comparator lessequal for signal <n0365> created at line 393
    Found 20-bit comparator lessequal for signal <n0369> created at line 394
    Found 20-bit comparator lessequal for signal <n0372> created at line 394
    Found 20-bit comparator lessequal for signal <n0376> created at line 395
    Found 20-bit comparator lessequal for signal <n0379> created at line 395
    Found 20-bit comparator lessequal for signal <n0383> created at line 396
    Found 20-bit comparator lessequal for signal <n0386> created at line 396
    Found 20-bit comparator lessequal for signal <n0390> created at line 397
    Found 20-bit comparator lessequal for signal <n0393> created at line 397
    Found 20-bit comparator lessequal for signal <n0397> created at line 398
    Found 20-bit comparator lessequal for signal <n0400> created at line 398
    Found 20-bit comparator lessequal for signal <n0404> created at line 399
    Found 20-bit comparator lessequal for signal <n0407> created at line 399
    Found 20-bit comparator lessequal for signal <n0411> created at line 400
    Found 20-bit comparator lessequal for signal <n0414> created at line 400
    Found 20-bit comparator lessequal for signal <n0418> created at line 401
    Found 20-bit comparator lessequal for signal <n0421> created at line 401
    Found 20-bit comparator lessequal for signal <n0425> created at line 402
    Found 20-bit comparator lessequal for signal <n0428> created at line 402
    Found 20-bit comparator lessequal for signal <n0432> created at line 403
    Found 20-bit comparator lessequal for signal <n0435> created at line 403
    Found 20-bit comparator lessequal for signal <n0439> created at line 404
    Found 20-bit comparator lessequal for signal <n0442> created at line 404
    Found 20-bit comparator lessequal for signal <n0446> created at line 405
    Found 20-bit comparator lessequal for signal <n0449> created at line 405
    Found 20-bit comparator lessequal for signal <n0453> created at line 406
    Found 20-bit comparator lessequal for signal <n0456> created at line 406
    Found 20-bit comparator lessequal for signal <n0460> created at line 407
    Found 20-bit comparator lessequal for signal <n0463> created at line 407
    Found 20-bit comparator lessequal for signal <n0467> created at line 408
    Found 20-bit comparator lessequal for signal <n0470> created at line 408
    Found 20-bit comparator lessequal for signal <n0474> created at line 409
    Found 20-bit comparator lessequal for signal <n0477> created at line 409
    Found 20-bit comparator lessequal for signal <n0481> created at line 410
    Found 20-bit comparator lessequal for signal <n0484> created at line 410
    Found 20-bit comparator lessequal for signal <n0488> created at line 411
    Found 20-bit comparator lessequal for signal <n0491> created at line 411
    Found 20-bit comparator lessequal for signal <n0495> created at line 412
    Found 20-bit comparator lessequal for signal <n0498> created at line 412
    Found 20-bit comparator lessequal for signal <n0502> created at line 413
    Found 20-bit comparator lessequal for signal <n0505> created at line 413
    Found 20-bit comparator lessequal for signal <n0509> created at line 414
    Found 20-bit comparator lessequal for signal <n0512> created at line 414
    Found 20-bit comparator lessequal for signal <n0516> created at line 415
    Found 20-bit comparator lessequal for signal <n0519> created at line 415
    Found 20-bit comparator lessequal for signal <n0523> created at line 416
    Found 20-bit comparator lessequal for signal <n0526> created at line 416
    Found 20-bit comparator lessequal for signal <n0530> created at line 417
    Found 20-bit comparator lessequal for signal <n0533> created at line 417
    Found 20-bit comparator lessequal for signal <n0537> created at line 418
    Found 20-bit comparator lessequal for signal <n0540> created at line 418
    Found 20-bit comparator lessequal for signal <n0544> created at line 419
    Found 20-bit comparator lessequal for signal <n0547> created at line 419
    Found 20-bit comparator lessequal for signal <n0551> created at line 420
    Found 20-bit comparator lessequal for signal <n0554> created at line 420
    Summary:
	inferred 148 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred 157 Comparator(s).
	inferred  85 Multiplexer(s).
Unit <top> synthesized.
WARNING:Xst:2972 - "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga_top.vhd" line 251. All outputs of instance <graphics_mem_i> of block <graphics_mem> are unconnected in block <vga_top>. Underlying logic will be removed.

Synthesizing Unit <vga_top>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga_top.vhd".
        H_RES = 640
        V_RES = 480
        MEM_ADDR_WIDTH = 14
        GRAPH_MEM_ADDR_WIDTH = 20
        TEXT_MEM_DATA_WIDTH = 6
        GRAPH_MEM_DATA_WIDTH = 32
        RES_TYPE = 1
        MEM_SIZE = 4800
    Found 22-bit adder for signal <txt_rom_addr_c> created at line 271.
    Found 11x11-bit multiplier for signal <n0103> created at line 271.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <vga_top> synthesized.

Synthesizing Unit <vga>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga.vhd".
        RESOLUTION_TYPE = 1
        H_RES = 640
        V_RES = 480
    Found 1-bit register for signal <locked_del_reg_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <vga> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\vga_sync.vhd".
        HORIZONTAL_RES = 640
        VERTICAL_RES = 480
        FRAME_SIZE = 4
    Found 1-bit register for signal <horiz_sync_r>.
    Found 11-bit register for signal <v_count_r>.
    Found 1-bit register for signal <vert_sync_r>.
    Found 1-bit register for signal <horiz_sync_out_r>.
    Found 1-bit register for signal <vert_sync_out_r>.
    Found 1-bit register for signal <psave_r>.
    Found 1-bit register for signal <blank_r>.
    Found 1-bit register for signal <sync_r>.
    Found 1-bit register for signal <horiz_sync_out_d_r>.
    Found 1-bit register for signal <vert_sync_out_d_r>.
    Found 1-bit register for signal <psave_d_r>.
    Found 1-bit register for signal <blank_d_r>.
    Found 1-bit register for signal <sync_d_r>.
    Found 8-bit register for signal <red_r>.
    Found 8-bit register for signal <green_r>.
    Found 8-bit register for signal <blue_r>.
    Found 11-bit register for signal <h_count_r>.
    Found 11-bit adder for signal <h_count_r[10]_GND_11_o_add_12_OUT> created at line 212.
    Found 11-bit adder for signal <v_count_r[10]_GND_11_o_add_28_OUT> created at line 247.
    Found 12-bit comparator greater for signal <BUS_0002_GND_11_o_LessThan_12_o> created at line 212
    Found 12-bit comparator lessequal for signal <n0017> created at line 229
    Found 12-bit comparator greater for signal <BUS_0006_GND_11_o_LessThan_21_o> created at line 229
    Found 12-bit comparator lessequal for signal <BUS_0011_GND_11_o_LessThan_28_o> created at line 247
    Found 12-bit comparator lessequal for signal <n0038> created at line 266
    Found 12-bit comparator greater for signal <BUS_0017_GND_11_o_LessThan_41_o> created at line 266
    Found 11-bit comparator lessequal for signal <n0047> created at line 279
    Found 11-bit comparator lessequal for signal <n0049> created at line 279
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <dcm25MHz>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\coregen\dcm25MHz.vhd".
    Summary:
	no macro.
Unit <dcm25MHz> synthesized.

Synthesizing Unit <char_rom>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\char_rom.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <rom_mux_output_o> created at line 67.
    Summary:
	inferred   1 Multiplexer(s).
Unit <char_rom> synthesized.

Synthesizing Unit <text_mem>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\text_mem.vhd".
        MEM_ADDR_WIDTH = 14
        MEM_DATA_WIDTH = 6
        MEM_SIZE = 4800
WARNING:Xst:647 - Input <wr_addr_i<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <text_mem>, simulation mismatch.
    Found 4800x6-bit dual-port RAM <Mram_text_mem> for signal <text_mem>.
    Found 6-bit register for signal <rd_data_o>.
    Found 31-bit comparator greater for signal <index_t[30]_GND_22_o_LessThan_5_o> created at line 60
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_mem> synthesized.

Synthesizing Unit <graphics_mem>.
    Related source file is "D:\ra22-2015\sa gita\lab2\source\rtl\vhdl\graphics_mem.vhd".
        MEM_ADDR_WIDTH = 20
        MEM_DATA_WIDTH = 32
        MEM_SIZE = 307200
WARNING:Xst:647 - Input <reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <graphics_mem>, simulation mismatch.
    Found 9600x32-bit dual-port RAM <Mram_graphics_mem> for signal <graphics_mem>.
    Found 1-bit register for signal <rd_value<31>>.
    Found 1-bit register for signal <rd_value<30>>.
    Found 1-bit register for signal <rd_value<29>>.
    Found 1-bit register for signal <rd_value<28>>.
    Found 1-bit register for signal <rd_value<27>>.
    Found 1-bit register for signal <rd_value<26>>.
    Found 1-bit register for signal <rd_value<25>>.
    Found 1-bit register for signal <rd_value<24>>.
    Found 1-bit register for signal <rd_value<23>>.
    Found 1-bit register for signal <rd_value<22>>.
    Found 1-bit register for signal <rd_value<21>>.
    Found 1-bit register for signal <rd_value<20>>.
    Found 1-bit register for signal <rd_value<19>>.
    Found 1-bit register for signal <rd_value<18>>.
    Found 1-bit register for signal <rd_value<17>>.
    Found 1-bit register for signal <rd_value<16>>.
    Found 1-bit register for signal <rd_value<15>>.
    Found 1-bit register for signal <rd_value<14>>.
    Found 1-bit register for signal <rd_value<13>>.
    Found 1-bit register for signal <rd_value<12>>.
    Found 1-bit register for signal <rd_value<11>>.
    Found 1-bit register for signal <rd_value<10>>.
    Found 1-bit register for signal <rd_value<9>>.
    Found 1-bit register for signal <rd_value<8>>.
    Found 1-bit register for signal <rd_value<7>>.
    Found 1-bit register for signal <rd_value<6>>.
    Found 1-bit register for signal <rd_value<5>>.
    Found 1-bit register for signal <rd_value<4>>.
    Found 1-bit register for signal <rd_value<3>>.
    Found 1-bit register for signal <rd_value<2>>.
    Found 1-bit register for signal <rd_value<1>>.
    Found 1-bit register for signal <rd_value<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <graphics_mem> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4800x6-bit dual-port RAM                              : 1
# Multipliers                                          : 1
 11x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 151
 11-bit adder                                          : 2
 14-bit adder                                          : 145
 20-bit adder                                          : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 2
# Registers                                            : 25
 1-bit register                                        : 13
 11-bit register                                       : 2
 14-bit register                                       : 3
 20-bit register                                       : 1
 24-bit register                                       : 2
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 166
 11-bit comparator lessequal                           : 12
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 13
 14-bit comparator greater                             : 2
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 130
 24-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
# Multiplexers                                         : 87
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 2
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../source/coregen/char_rom/char_rom_def.ngc>.
Loading core <char_rom_def> for timing and area information for instance <BRAM_MEM_I>.
INFO:Xst:1901 - Instance B6 in unit char_rom_def of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:2261 - The FF/Latch <green_r_0> in Unit <vga_sync_i> is equivalent to the following 23 FFs/Latches, which will be removed : <green_r_1> <green_r_2> <green_r_3> <green_r_4> <green_r_5> <green_r_6> <green_r_7> <red_r_0> <red_r_1> <red_r_2> <red_r_3> <red_r_4> <red_r_5> <red_r_6> <red_r_7> <blue_r_0> <blue_r_1> <blue_r_2> <blue_r_3> <blue_r_4> <blue_r_5> <blue_r_6> <blue_r_7> 

Synthesizing (advanced) Unit <text_mem>.
INFO:Xst:3226 - The RAM <Mram_text_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_data_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 6-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addr_i>     |          |
    |     diA            | connected to signal <wr_data_i>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4800-word x 6-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <index>         |          |
    |     doB            | connected to signal <rd_data_o>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <text_mem> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <char_address>: 1 register on signal <char_address>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
The following registers are absorbed into counter <pixel_address>: 1 register on signal <pixel_address>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <base1>: 1 register on signal <base1>.
The following registers are absorbed into counter <base>: 1 register on signal <base>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <h_count_r>: 1 register on signal <h_count_r>.
The following registers are absorbed into counter <v_count_r>: 1 register on signal <v_count_r>.
Unit <vga_sync> synthesized (advanced).

Synthesizing (advanced) Unit <vga_top>.
	Multiplier <Mmult_n0103> in block <vga_top> and adder/subtractor <Madd_txt_rom_addr_c_Madd> in block <vga_top> are combined into a MAC<Maddsub_n0103>.
Unit <vga_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4800x6-bit dual-port block RAM                        : 1
# MACs                                                 : 1
 8x7-to-14-bit MAC                                     : 1
# Adders/Subtractors                                   : 143
 14-bit adder                                          : 143
# Counters                                             : 8
 11-bit up counter                                     : 2
 14-bit up counter                                     : 3
 20-bit up counter                                     : 1
 24-bit up counter                                     : 2
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 166
 11-bit comparator lessequal                           : 12
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 13
 14-bit comparator greater                             : 2
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 130
 24-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
# Multiplexers                                         : 82
 1-bit 8-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <green_r_0> in Unit <vga_sync> is equivalent to the following 23 FFs/Latches, which will be removed : <green_r_1> <green_r_2> <green_r_3> <green_r_4> <green_r_5> <green_r_6> <green_r_7> <red_r_0> <red_r_1> <red_r_2> <red_r_3> <red_r_4> <red_r_5> <red_r_6> <red_r_7> <blue_r_0> <blue_r_1> <blue_r_2> <blue_r_3> <blue_r_4> <blue_r_5> <blue_r_6> <blue_r_7> 

Optimizing unit <top> ...

Optimizing unit <vga_sync> ...
WARNING:Xst:1710 - FF/Latch <cnt1_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt1_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt1_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_top_i/vga_i/vga_sync_i/h_count_r_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_top_i/vga_i/vga_sync_i/v_count_r_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 866
#      GND                         : 2
#      INV                         : 30
#      LUT1                        : 168
#      LUT2                        : 25
#      LUT3                        : 10
#      LUT4                        : 15
#      LUT5                        : 20
#      LUT6                        : 85
#      MUXCY                       : 278
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 230
# FlipFlops/Latches                : 84
#      FD                          : 1
#      FDC                         : 35
#      FDCE                        : 14
#      FDR                         : 20
#      FDRE                        : 11
#      FDS                         : 1
#      FDSE                        : 1
#      ODDR2                       : 1
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 32
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 30
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  54576     0%  
 Number of Slice LUTs:                  354  out of  27288     1%  
    Number used as Logic:               353  out of  27288     1%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    381
   Number with an unused Flip Flop:     297  out of    381    77%  
   Number with an unused LUT:            27  out of    381     7%  
   Number of fully used LUT-FF pairs:    57  out of    381    14%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    358     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    116     3%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | DCM_SP:CLKFX           | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.422ns (Maximum Frequency: 106.132MHz)
   Minimum input arrival time before clock: 4.543ns
   Maximum output required time after clock: 4.816ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 9.422ns (frequency: 106.132MHz)
  Total number of paths / destination ports: 15924 / 241
-------------------------------------------------------------------------
Delay:               10.176ns (Levels of Logic = 3)
  Source:            vga_top_i/vga_i/vga_sync_i/v_count_r_9 (FF)
  Destination:       vga_top_i/text_mem_i/Mram_text_mem1 (RAM)
  Source Clock:      clk_i rising 0.9X
  Destination Clock: clk_i rising 0.9X

  Data Path: vga_top_i/vga_i/vga_sync_i/v_count_r_9 to vga_top_i/text_mem_i/Mram_text_mem1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.525   0.840  vga_top_i/vga_i/vga_sync_i/v_count_r_9 (vga_top_i/vga_i/vga_sync_i/v_count_r_9)
     DSP48A1:B5->P11       5   5.145   0.949  vga_top_i/Maddsub_n0103 (vga_top_i/txt_rom_addr_c<11>)
     LUT2:I0->O            8   0.250   1.052  vga_top_i/text_mem_i/index_t[30]_GND_22_o_LessThan_5_o1_SW2 (N34)
     LUT6:I4->O            3   0.250   0.765  vga_top_i/text_mem_i/Mmux_index111 (vga_top_i/text_mem_i/index<7>)
     RAMB16BWER:ADDRB8         0.400          vga_top_i/text_mem_i/Mram_text_mem1
    ----------------------------------------
    Total                     10.176ns (6.570ns logic, 3.606ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              4.543ns (Levels of Logic = 2)
  Source:            reset_n_i (PAD)
  Destination:       vga_top_i/vga_i/locked_del_reg_r (FF)
  Destination Clock: clk_i rising 0.9X

  Data Path: reset_n_i to vga_top_i/vga_i/locked_del_reg_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_n_i_IBUF (reset_n_i_IBUF)
     INV:I->O             50   0.255   1.820  reset_n_i_inv1_INV_0 (reset_n_i_inv)
     FDC:CLR                   0.459          cnt1_0
    ----------------------------------------
    Total                      4.543ns (2.042ns logic, 2.501ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.816ns (Levels of Logic = 1)
  Source:            vga_top_i/vga_i/vga_sync_i/green_r_0 (FF)
  Destination:       red_o<7> (PAD)
  Source Clock:      clk_i rising 0.9X

  Data Path: vga_top_i/vga_i/vga_sync_i/green_r_0 to red_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            24   0.525   1.379  vga_top_i/vga_i/vga_sync_i/green_r_0 (vga_top_i/vga_i/vga_sync_i/green_r_0)
     OBUF:I->O                 2.912          red_o_7_OBUF (red_o<7>)
    ----------------------------------------
    Total                      4.816ns (3.437ns logic, 1.379ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   10.176|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.63 secs
 
--> 

Total memory usage is 292304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    6 (   0 filtered)

