

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s'
================================================================
* Date:           Tue Jul 30 11:18:18 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.373 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 19.446 ns | 19.446 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0_fu_143  |dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0  |        4|        4| 11.112 ns | 11.112 ns |    1|    1| function |
        |call_ret8_shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_fu_156     |shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s           |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      332|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      0|      880|     3336|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       87|    -|
|Register             |        0|      -|      418|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1298|     3787|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0_fu_143  |dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0  |        0|      0|  751|  3184|    0|
    |call_ret8_shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_fu_156     |shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s           |        0|      0|  129|   152|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                        |                                                                  |        0|      0|  880|  3336|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_408_p2               |     +    |      0|  0|  32|          32|           1|
    |add_ln323_fu_420_p2               |     +    |      0|  0|  32|          32|           1|
    |add_ln326_fu_358_p2               |     +    |      0|  0|  32|          32|           1|
    |add_ln328_fu_370_p2               |     +    |      0|  0|  32|          32|           1|
    |and_ln289_5_fu_340_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_6_fu_346_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_334_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_314                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_344                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op80          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_7_fu_288_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_8_fu_308_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_9_fu_328_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_278_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_352_p2              |   icmp   |      0|  0|  20|          32|           7|
    |icmp_ln317_fu_402_p2              |   icmp   |      0|  0|  20|          32|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_426_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_376_p3            |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 332|         330|          39|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_132  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_2_load               |   9|          2|   32|         64|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  87|         19|  164|        360|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln289_6_reg_507                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_132  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_132  |  32|   0|   32|          0|
    |icmp_ln313_reg_511                       |   1|   0|    1|          0|
    |kernel_data_V_0_ret_reg_472              |   8|   0|    8|          0|
    |kernel_data_V_1632                       |   8|   0|    8|          0|
    |kernel_data_V_1632_ret_reg_477           |   8|   0|    8|          0|
    |kernel_data_V_2633                       |   8|   0|    8|          0|
    |kernel_data_V_2633_ret_reg_482           |   8|   0|    8|          0|
    |kernel_data_V_3634_ret_reg_467           |   8|   0|    8|          0|
    |kernel_data_V_4635                       |   8|   0|    8|          0|
    |kernel_data_V_4635_ret_reg_487           |   8|   0|    8|          0|
    |kernel_data_V_5636                       |   8|   0|    8|          0|
    |kernel_data_V_5636_ret_reg_492           |   8|   0|    8|          0|
    |kernel_data_V_6637_ret_reg_462           |   8|   0|    8|          0|
    |kernel_data_V_7638                       |   8|   0|    8|          0|
    |kernel_data_V_7638_ret_reg_497           |   8|   0|    8|          0|
    |kernel_data_V_8                          |   8|   0|    8|          0|
    |kernel_data_V_8_ret_reg_502              |   8|   0|    8|          0|
    |pX_2                                     |  32|   0|   32|          0|
    |pY_2                                     |  32|   0|   32|          0|
    |res_out_0_V_reg_523                      |   8|   0|    8|          0|
    |res_out_1_V_reg_528                      |   8|   0|    8|          0|
    |res_out_2_V_reg_533                      |   8|   0|    8|          0|
    |res_out_3_V_reg_538                      |   8|   0|    8|          0|
    |sX_2                                     |  32|   0|   32|          0|
    |sY_2                                     |  32|   0|   32|          0|
    |and_ln289_6_reg_507                      |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 418|  32|  355|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> | return value |
|res_stream_V_data_0_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |    8|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|in_elem_data_V_read           |  in |    8|   ap_none  |                          in_elem_data_V_read                          |    scalar    |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_V_read)"   --->   Operation 9 'read' 'in_elem_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_data_V_1632_load = load i8* @kernel_data_V_1632, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 10 'load' 'kernel_data_V_1632_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_data_V_2633_load = load i8* @kernel_data_V_2633, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 11 'load' 'kernel_data_V_2633_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_data_V_4635_load = load i8* @kernel_data_V_4635, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 12 'load' 'kernel_data_V_4635_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_data_V_5636_load = load i8* @kernel_data_V_5636, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 13 'load' 'kernel_data_V_5636_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_7638_load = load i8* @kernel_data_V_7638, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 14 'load' 'kernel_data_V_7638_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i8* @kernel_data_V_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 15 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%call_ret8 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 1u>, config6>"(i8 %in_elem_data_V_read_2, i8 %kernel_data_V_1632_load, i8 %kernel_data_V_2633_load, i8 %kernel_data_V_4635_load, i8 %kernel_data_V_5636_load, i8 %kernel_data_V_7638_load, i8 %kernel_data_V_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 16 'call' 'call_ret8' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_6637_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 17 'extractvalue' 'kernel_data_V_6637_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_3634_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 18 'extractvalue' 'kernel_data_V_3634_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 19 'extractvalue' 'kernel_data_V_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_1632_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 20 'extractvalue' 'kernel_data_V_1632_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1632_ret, i8* @kernel_data_V_1632, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_2633_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 22 'extractvalue' 'kernel_data_V_2633_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_2633_ret, i8* @kernel_data_V_2633, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_4635_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 24 'extractvalue' 'kernel_data_V_4635_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_4635_ret, i8* @kernel_data_V_4635, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 25 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_5636_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'extractvalue' 'kernel_data_V_5636_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_5636_ret, i8* @kernel_data_V_5636, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_7638_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'extractvalue' 'kernel_data_V_7638_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_7638_ret, i8* @kernel_data_V_7638, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret8, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'extractvalue' 'kernel_data_V_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_8_ret, i8* @kernel_data_V_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sX_2_load = load i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 32 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 33 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sY_2_load = load i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 34 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln289_7 = icmp eq i32 %sY_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 35 'icmp' 'icmp_ln289_7' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%pY_2_load = load i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 36 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.84ns)   --->   "%icmp_ln289_8 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 38 'icmp' 'icmp_ln289_8' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%pX_2_load = load i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 39 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4822 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 40 'partselect' 'tmp_4822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.84ns)   --->   "%icmp_ln289_9 = icmp sgt i31 %tmp_4822, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 41 'icmp' 'icmp_ln289_9' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_6)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_7" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 42 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_6)   --->   "%and_ln289_5 = and i1 %icmp_ln289_8, %icmp_ln289_9" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 43 'and' 'and_ln289_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln289_6 = and i1 %and_ln289_5, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 44 'and' 'and_ln289_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %and_ln289_6, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [6/6] (2.37ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 46 'call' 'call_ret' <Predicate = (and_ln289_6)> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_2_load, 65" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 47 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.66ns)   --->   "%add_ln326 = add nsw i32 %pX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 49 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.60ns)   --->   "store i32 %add_ln326, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 50 'store' <Predicate = (!icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 51 [1/1] (0.66ns)   --->   "%add_ln328 = add i32 %sX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 51 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.22ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 52 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.60ns)   --->   "store i32 %select_ln328, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 53 'store' <Predicate = (!icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 54 [1/1] (0.60ns)   --->   "store i32 0, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 54 'store' <Predicate = (icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 55 [1/1] (0.60ns)   --->   "store i32 0, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 55 'store' <Predicate = (icmp_ln313)> <Delay = 0.60>
ST_2 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_2_load, 65" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 56 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 57 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.66ns)   --->   "%add_ln321 = add nsw i32 %pY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 58 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.60ns)   --->   "store i32 %add_ln321, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 59 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.60>
ST_2 : Operation 60 [1/1] (0.66ns)   --->   "%add_ln323 = add i32 %sY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 60 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln289_7, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 61 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.60ns)   --->   "br label %4"   --->   Operation 62 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.60>
ST_2 : Operation 63 [1/1] (0.60ns)   --->   "store i32 0, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 63 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.60>
ST_2 : Operation 64 [1/1] (0.60ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 64 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 65 [5/6] (2.37ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 65 'call' 'call_ret' <Predicate = (and_ln289_6)> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 66 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 67 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 68 [4/6] (2.37ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 68 'call' 'call_ret' <Predicate = (and_ln289_6)> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.37>
ST_5 : Operation 69 [3/6] (2.37ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 69 'call' 'call_ret' <Predicate = (and_ln289_6)> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.37>
ST_6 : Operation 70 [2/6] (2.37ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 70 'call' 'call_ret' <Predicate = (and_ln289_6)> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.94>
ST_7 : Operation 71 [1/6] (1.94ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"(i8 %kernel_data_V_0_ret, i8 %kernel_data_V_1632_ret, i8 %kernel_data_V_2633_ret, i8 %kernel_data_V_3634_ret, i8 %kernel_data_V_4635_ret, i8 %kernel_data_V_5636_ret, i8 %kernel_data_V_6637_ret, i8 %kernel_data_V_7638_ret, i8 %kernel_data_V_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 71 'call' 'call_ret' <Predicate = (and_ln289_6)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i8, i8, i8, i8 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 72 'extractvalue' 'res_out_0_V' <Predicate = (and_ln289_6)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i8, i8, i8, i8 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 73 'extractvalue' 'res_out_1_V' <Predicate = (and_ln289_6)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i8, i8, i8, i8 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 74 'extractvalue' 'res_out_2_V' <Predicate = (and_ln289_6)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i8, i8, i8, i8 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 75 'extractvalue' 'res_out_3_V' <Predicate = (and_ln289_6)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str864, i32 0, i32 0, [1 x i8]* @p_str865, [1 x i8]* @p_str866, [1 x i8]* @p_str867, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str868, [1 x i8]* @p_str869)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str871, i32 0, i32 0, [1 x i8]* @p_str872, [1 x i8]* @p_str873, [1 x i8]* @p_str874, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str875, [1 x i8]* @p_str876)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str878, i32 0, i32 0, [1 x i8]* @p_str879, [1 x i8]* @p_str880, [1 x i8]* @p_str881, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str882, [1 x i8]* @p_str883)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str885, i32 0, i32 0, [1 x i8]* @p_str886, [1 x i8]* @p_str887, [1 x i8]* @p_str888, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str889, [1 x i8]* @p_str890)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %res_stream_V_data_0_V, i8* %res_stream_V_data_1_V, i8* %res_stream_V_data_2_V, i8* %res_stream_V_data_3_V, i8 %res_out_0_V, i8 %res_out_1_V, i8 %res_out_2_V, i8 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 80 'write' <Predicate = (and_ln289_6)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 81 'br' <Predicate = (and_ln289_6)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 82 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 83 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1632]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2633]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4635]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5636]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7638]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1631_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_data_V_read_2   (read         ) [ 000000000]
kernel_data_V_1632_load (load         ) [ 000000000]
kernel_data_V_2633_load (load         ) [ 000000000]
kernel_data_V_4635_load (load         ) [ 000000000]
kernel_data_V_5636_load (load         ) [ 000000000]
kernel_data_V_7638_load (load         ) [ 000000000]
kernel_data_V_8_load    (load         ) [ 000000000]
call_ret8               (call         ) [ 000000000]
kernel_data_V_6637_ret  (extractvalue ) [ 011111110]
kernel_data_V_3634_ret  (extractvalue ) [ 011111110]
kernel_data_V_0_ret     (extractvalue ) [ 011111110]
kernel_data_V_1632_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2633_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_4635_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_5636_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_7638_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_8_ret     (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
sX_2_load               (load         ) [ 000000000]
icmp_ln289              (icmp         ) [ 000000000]
sY_2_load               (load         ) [ 000000000]
icmp_ln289_7            (icmp         ) [ 000000000]
pY_2_load               (load         ) [ 000000000]
tmp                     (partselect   ) [ 000000000]
icmp_ln289_8            (icmp         ) [ 000000000]
pX_2_load               (load         ) [ 000000000]
tmp_4822                (partselect   ) [ 000000000]
icmp_ln289_9            (icmp         ) [ 000000000]
and_ln289               (and          ) [ 000000000]
and_ln289_5             (and          ) [ 000000000]
and_ln289_6             (and          ) [ 011111111]
br_ln289                (br           ) [ 000000000]
icmp_ln313              (icmp         ) [ 011111111]
br_ln313                (br           ) [ 000000000]
add_ln326               (add          ) [ 000000000]
store_ln326             (store        ) [ 000000000]
add_ln328               (add          ) [ 000000000]
select_ln328            (select       ) [ 000000000]
store_ln328             (store        ) [ 000000000]
store_ln315             (store        ) [ 000000000]
store_ln316             (store        ) [ 000000000]
icmp_ln317              (icmp         ) [ 011000000]
br_ln317                (br           ) [ 000000000]
add_ln321               (add          ) [ 000000000]
store_ln321             (store        ) [ 000000000]
add_ln323               (add          ) [ 000000000]
select_ln323            (select       ) [ 011100000]
br_ln0                  (br           ) [ 011100000]
store_ln318             (store        ) [ 000000000]
br_ln320                (br           ) [ 011100000]
storemerge              (phi          ) [ 010100000]
store_ln319             (store        ) [ 000000000]
call_ret                (call         ) [ 000000000]
res_out_0_V             (extractvalue ) [ 010000001]
res_out_1_V             (extractvalue ) [ 010000001]
res_out_2_V             (extractvalue ) [ 010000001]
res_out_3_V             (extractvalue ) [ 010000001]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
write_ln309             (write        ) [ 000000000]
br_ln310                (br           ) [ 000000000]
br_ln0                  (br           ) [ 000000000]
br_ln325                (br           ) [ 000000000]
ret_ln330               (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_1632">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1632"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_2633">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2633"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_4635">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4635"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_5636">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5636"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_7638">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7638"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="line_buffer_Array_V_1631_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1631_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sX_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sY_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pY_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pX_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 1u>, config6>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config6_mult>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str864"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str865"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str866"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str867"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str868"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str869"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str871"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str872"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str873"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str874"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str875"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str876"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str878"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str879"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str880"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str881"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str882"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str883"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str885"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str886"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str887"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str888"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str889"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str890"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="in_elem_data_V_read_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln309_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="0" index="3" bw="8" slack="0"/>
<pin id="121" dir="0" index="4" bw="8" slack="0"/>
<pin id="122" dir="0" index="5" bw="8" slack="1"/>
<pin id="123" dir="0" index="6" bw="8" slack="1"/>
<pin id="124" dir="0" index="7" bw="8" slack="1"/>
<pin id="125" dir="0" index="8" bw="8" slack="1"/>
<pin id="126" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/8 "/>
</bind>
</comp>

<comp id="132" class="1005" name="storemerge_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="storemerge_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="1"/>
<pin id="146" dir="0" index="2" bw="8" slack="1"/>
<pin id="147" dir="0" index="3" bw="8" slack="1"/>
<pin id="148" dir="0" index="4" bw="8" slack="1"/>
<pin id="149" dir="0" index="5" bw="8" slack="1"/>
<pin id="150" dir="0" index="6" bw="8" slack="1"/>
<pin id="151" dir="0" index="7" bw="8" slack="1"/>
<pin id="152" dir="0" index="8" bw="8" slack="1"/>
<pin id="153" dir="0" index="9" bw="8" slack="1"/>
<pin id="154" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="call_ret8_shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="72" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="8" slack="0"/>
<pin id="161" dir="0" index="4" bw="8" slack="0"/>
<pin id="162" dir="0" index="5" bw="8" slack="0"/>
<pin id="163" dir="0" index="6" bw="8" slack="0"/>
<pin id="164" dir="0" index="7" bw="8" slack="0"/>
<pin id="165" dir="0" index="8" bw="8" slack="0"/>
<pin id="166" dir="0" index="9" bw="8" slack="0"/>
<pin id="167" dir="1" index="10" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kernel_data_V_1632_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1632_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="kernel_data_V_2633_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2633_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kernel_data_V_4635_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4635_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="kernel_data_V_5636_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5636_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="kernel_data_V_7638_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7638_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="kernel_data_V_8_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_data_V_6637_ret_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="72" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_6637_ret/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="kernel_data_V_3634_ret_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="72" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_3634_ret/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="kernel_data_V_0_ret_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="72" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_0_ret/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="kernel_data_V_1632_ret_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="72" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1632_ret/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln286_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="kernel_data_V_2633_ret_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="72" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2633_ret/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln286_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="kernel_data_V_4635_ret_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="72" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4635_ret/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln286_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="kernel_data_V_5636_ret_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="72" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_5636_ret/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln286_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="kernel_data_V_7638_ret_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="72" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_7638_ret/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln286_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="kernel_data_V_8_ret_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="72" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_8_ret/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln286_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sX_2_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln289_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sY_2_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln289_7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_7/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="pY_2_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln289_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="0"/>
<pin id="310" dir="0" index="1" bw="31" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_8/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pX_2_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4822_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4822/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln289_9_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_9/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln289_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln289_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_5/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln289_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_6/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln313_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln326_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln326_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln328_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln328_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln328_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln315_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln316_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln317_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln321_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln321_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln323_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln323_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln318_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln319_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="res_out_0_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_0_V/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="res_out_1_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1_V/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="res_out_2_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2_V/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="res_out_3_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3_V/7 "/>
</bind>
</comp>

<comp id="462" class="1005" name="kernel_data_V_6637_ret_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_6637_ret "/>
</bind>
</comp>

<comp id="467" class="1005" name="kernel_data_V_3634_ret_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_3634_ret "/>
</bind>
</comp>

<comp id="472" class="1005" name="kernel_data_V_0_ret_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_0_ret "/>
</bind>
</comp>

<comp id="477" class="1005" name="kernel_data_V_1632_ret_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1632_ret "/>
</bind>
</comp>

<comp id="482" class="1005" name="kernel_data_V_2633_ret_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2633_ret "/>
</bind>
</comp>

<comp id="487" class="1005" name="kernel_data_V_4635_ret_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4635_ret "/>
</bind>
</comp>

<comp id="492" class="1005" name="kernel_data_V_5636_ret_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_5636_ret "/>
</bind>
</comp>

<comp id="497" class="1005" name="kernel_data_V_7638_ret_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_7638_ret "/>
</bind>
</comp>

<comp id="502" class="1005" name="kernel_data_V_8_ret_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_8_ret "/>
</bind>
</comp>

<comp id="507" class="1005" name="and_ln289_6_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_6 "/>
</bind>
</comp>

<comp id="511" class="1005" name="icmp_ln313_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="518" class="1005" name="select_ln323_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="523" class="1005" name="res_out_0_V_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_0_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="res_out_1_V_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_1_V "/>
</bind>
</comp>

<comp id="533" class="1005" name="res_out_2_V_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_2_V "/>
</bind>
</comp>

<comp id="538" class="1005" name="res_out_3_V_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_out_3_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="127"><net_src comp="108" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="110" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="156" pin=8"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="156" pin=9"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="156" pin=7"/></net>

<net id="205"><net_src comp="156" pin="10"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="156" pin="10"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="156" pin="10"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="156" pin="10"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="156" pin="10"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="156" pin="10"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="156" pin="10"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="156" pin="10"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="156" pin="10"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="278" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="288" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="308" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="328" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="334" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="314" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="314" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="274" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="278" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="370" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="294" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="294" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="284" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="288" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="38" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="136" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="143" pin="10"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="143" pin="10"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="143" pin="10"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="143" pin="10"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="202" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="143" pin=7"/></net>

<net id="470"><net_src comp="206" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="475"><net_src comp="210" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="480"><net_src comp="214" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="485"><net_src comp="224" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="490"><net_src comp="234" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="143" pin=5"/></net>

<net id="495"><net_src comp="244" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="500"><net_src comp="254" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="505"><net_src comp="264" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="143" pin=9"/></net>

<net id="510"><net_src comp="346" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="352" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="426" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="526"><net_src comp="446" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="531"><net_src comp="450" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="536"><net_src comp="454" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="541"><net_src comp="458" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="116" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_data_V_read | {}
	Port: res_stream_V_data_0_V | {8 }
	Port: res_stream_V_data_1_V | {8 }
	Port: res_stream_V_data_2_V | {8 }
	Port: res_stream_V_data_3_V | {8 }
	Port: kernel_data_V_1632 | {1 }
	Port: kernel_data_V_2633 | {1 }
	Port: kernel_data_V_4635 | {1 }
	Port: kernel_data_V_5636 | {1 }
	Port: kernel_data_V_7638 | {1 }
	Port: kernel_data_V_8 | {1 }
	Port: line_buffer_Array_V_0_0 | {}
	Port: line_buffer_Array_V_1631_0 | {}
	Port: sX_2 | {2 }
	Port: sY_2 | {3 }
	Port: pY_2 | {2 }
	Port: pX_2 | {2 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : in_elem_data_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : kernel_data_V_1632 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : kernel_data_V_2633 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : kernel_data_V_4635 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : kernel_data_V_5636 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : kernel_data_V_7638 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : kernel_data_V_8 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : line_buffer_Array_V_0_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : line_buffer_Array_V_1631_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : sX_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : sY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : pY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config6> : pX_2 | {2 }
  - Chain level:
	State 1
		call_ret8 : 1
		kernel_data_V_6637_ret : 2
		kernel_data_V_3634_ret : 2
		kernel_data_V_0_ret : 2
		kernel_data_V_1632_ret : 2
		store_ln286 : 3
		kernel_data_V_2633_ret : 2
		store_ln286 : 3
		kernel_data_V_4635_ret : 2
		store_ln286 : 3
		kernel_data_V_5636_ret : 2
		store_ln286 : 3
		kernel_data_V_7638_ret : 2
		store_ln286 : 3
		kernel_data_V_8_ret : 2
		store_ln286 : 3
	State 2
		icmp_ln289 : 1
		icmp_ln289_7 : 1
		tmp : 1
		icmp_ln289_8 : 2
		tmp_4822 : 1
		icmp_ln289_9 : 2
		and_ln289 : 2
		and_ln289_5 : 3
		and_ln289_6 : 3
		br_ln289 : 3
		icmp_ln313 : 1
		br_ln313 : 2
		add_ln326 : 1
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		icmp_ln317 : 1
		br_ln317 : 2
		add_ln321 : 1
		store_ln321 : 2
		add_ln323 : 1
		select_ln323 : 2
	State 3
		store_ln319 : 1
	State 4
	State 5
	State 6
	State 7
		res_out_0_V : 1
		res_out_1_V : 1
		res_out_2_V : 1
		res_out_3_V : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
| Operation|                               Functional Unit                               |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0_fu_143 |    0    |   416   |   2942  |
|          |   call_ret8_shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_fu_156  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|          |                               add_ln326_fu_358                              |    0    |    0    |    32   |
|    add   |                               add_ln328_fu_370                              |    0    |    0    |    32   |
|          |                               add_ln321_fu_408                              |    0    |    0    |    32   |
|          |                               add_ln323_fu_420                              |    0    |    0    |    32   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|          |                              icmp_ln289_fu_278                              |    0    |    0    |    20   |
|          |                             icmp_ln289_7_fu_288                             |    0    |    0    |    20   |
|   icmp   |                             icmp_ln289_8_fu_308                             |    0    |    0    |    20   |
|          |                             icmp_ln289_9_fu_328                             |    0    |    0    |    20   |
|          |                              icmp_ln313_fu_352                              |    0    |    0    |    20   |
|          |                              icmp_ln317_fu_402                              |    0    |    0    |    20   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|  select  |                             select_ln328_fu_376                             |    0    |    0    |    32   |
|          |                             select_ln323_fu_426                             |    0    |    0    |    32   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|          |                               and_ln289_fu_334                              |    0    |    0    |    2    |
|    and   |                              and_ln289_5_fu_340                             |    0    |    0    |    2    |
|          |                              and_ln289_6_fu_346                             |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   read   |                      in_elem_data_V_read_2_read_fu_110                      |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   write  |                           write_ln309_write_fu_116                          |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|          |                        kernel_data_V_6637_ret_fu_202                        |    0    |    0    |    0    |
|          |                        kernel_data_V_3634_ret_fu_206                        |    0    |    0    |    0    |
|          |                          kernel_data_V_0_ret_fu_210                         |    0    |    0    |    0    |
|          |                        kernel_data_V_1632_ret_fu_214                        |    0    |    0    |    0    |
|          |                        kernel_data_V_2633_ret_fu_224                        |    0    |    0    |    0    |
|          |                        kernel_data_V_4635_ret_fu_234                        |    0    |    0    |    0    |
|extractvalue|                        kernel_data_V_5636_ret_fu_244                        |    0    |    0    |    0    |
|          |                        kernel_data_V_7638_ret_fu_254                        |    0    |    0    |    0    |
|          |                          kernel_data_V_8_ret_fu_264                         |    0    |    0    |    0    |
|          |                              res_out_0_V_fu_446                             |    0    |    0    |    0    |
|          |                              res_out_1_V_fu_450                             |    0    |    0    |    0    |
|          |                              res_out_2_V_fu_454                             |    0    |    0    |    0    |
|          |                              res_out_3_V_fu_458                             |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                  tmp_fu_298                                 |    0    |    0    |    0    |
|          |                               tmp_4822_fu_318                               |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                             |    0    |   416   |   3260  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      and_ln289_6_reg_507     |    1   |
|      icmp_ln313_reg_511      |    1   |
|  kernel_data_V_0_ret_reg_472 |    8   |
|kernel_data_V_1632_ret_reg_477|    8   |
|kernel_data_V_2633_ret_reg_482|    8   |
|kernel_data_V_3634_ret_reg_467|    8   |
|kernel_data_V_4635_ret_reg_487|    8   |
|kernel_data_V_5636_ret_reg_492|    8   |
|kernel_data_V_6637_ret_reg_462|    8   |
|kernel_data_V_7638_ret_reg_497|    8   |
|  kernel_data_V_8_ret_reg_502 |    8   |
|      res_out_0_V_reg_523     |    8   |
|      res_out_1_V_reg_528     |    8   |
|      res_out_2_V_reg_533     |    8   |
|      res_out_3_V_reg_538     |    8   |
|     select_ln323_reg_518     |   32   |
|      storemerge_reg_132      |   32   |
+------------------------------+--------+
|             Total            |   170  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   416  |  3260  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   170  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   586  |  3260  |
+-----------+--------+--------+--------+
