(edif latchtop
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 3 30 15 39 28)
      (program "Xilinx ngc2edif" (version "O.87xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure latchtop.ngc latchtop.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library latchtop_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell latchtop
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port ltch
              (direction INPUT)
            )
            (port overin
              (direction INPUT)
            )
            (port overout
              (direction OUTPUT)
            )
            (designator "xc3s250e-5-tq144")
            (property TYPE (string "latchtop") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "latchtop_latchtop") (owner "Xilinx"))
          )
          (contents
            (instance (rename XLXI_1_overout_renamed_0 "XLXI_1/overout")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename overin_IBUF_renamed_1 "overin_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance overout_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ltch_BUFGP_renamed_2 "ltch_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename XLXI_1_overout "XLXI_1/overout")
              (joined
                (portRef Q (instanceRef XLXI_1_overout_renamed_0))
                (portRef I (instanceRef overout_OBUF))
              )
            )
            (net ltch
              (joined
                (portRef ltch)
                (portRef I (instanceRef ltch_BUFGP_renamed_2))
              )
            )
            (net ltch_BUFGP
              (joined
                (portRef C (instanceRef XLXI_1_overout_renamed_0))
                (portRef O (instanceRef ltch_BUFGP_renamed_2))
              )
            )
            (net overin
              (joined
                (portRef overin)
                (portRef I (instanceRef overin_IBUF_renamed_1))
              )
            )
            (net overin_IBUF
              (joined
                (portRef D (instanceRef XLXI_1_overout_renamed_0))
                (portRef O (instanceRef overin_IBUF_renamed_1))
              )
            )
            (net overout
              (joined
                (portRef overout)
                (portRef O (instanceRef overout_OBUF))
              )
            )
          )
      )
    )
  )

  (design latchtop
    (cellRef latchtop
      (libraryRef latchtop_lib)
    )
    (property PART (string "xc3s250e-5-tq144") (owner "Xilinx"))
  )
)

