Timeout: 3600, Memory_limit: 64000
	10000.000000 (abstract query)
	10000.000000 (concrete query)

Config:
	(concrete bit-width limit: 0)
	(fineness: 2)
	(interpret-ex-cc-level: 2)
	(forward-check:	0)
	(full projection)
	(prioritization:	single)

#STAT# num_bits= 46 num_regs= 13 num_total_bits= 75
1  46
2  10
3  3

System
  int : 4133
  bool : 12168
  sum : 16301
  bool_op : 8026
  int_op : 14
    !  34
    !=_int  4
    &&  100
    ==  47
    ==_int  171
    ?:  5518
    ?:_int  1967
    {}  7
    |_2  6
    |_7  1
    ||  185


Property
  int : 0
  bool : 26
  sum : 26
  bool_op : 11
  int_op : 0
    !  6
    &&  4
    ==  1

Partial interpretation info:
  depth: 0
  count: 0
  count (d=0): 0

  depth (prop): 0
  count (prop): 0
  count (d=0) (prop): 0

	# of Inst.                  : 16401	(864 bytes each)
	  ExInst::hm_ExInst.size()  : 0	(984 bytes each)
	  SigInst::hm_SigInst.size(): 130	(904 bytes each)
	  NumInst::hm_NumInst.size(): 137	(888 bytes each)
	  OpInst::hm_OpInst.size()  : 497	(944 bytes each)
	  OpInst::hm_ITEInst.size() : 7485	(944 bytes each)
	  OpInst::hm_ETCInst.size() : 82	(944 bytes each)
	Total                       : 8331

	Memory (est.)               : 13.514008 MB
	  ExInst                    : 0.000000 MB
	  SigInst                   : 0.112076 MB
	  NumInst                   : 0.116020 MB
	  OpInst::OP                : 0.447433 MB
	  OpInst::ITE               : 6.738510 MB
	  OpInst::ETC               : 0.073822 MB

	(maximum function composition in T: 1)

---------------------------------------------------------------------------------------------
 Reachability Analysis Begins
---------------------------------------------------------------------------------------------
Loop_FrameNumber_#ReachabilityIterations_#RefinementIterations
---------------------------------------------------------------------------------------------
Loop_0_0_0
---------------------------------------------------------------------------------------------
[Basis Step]:
	F[0] = I
	SAT_a ? [ F[0] && !P ]: UNSAT

[First Step]:
	SAT_a ? [ F[0] & T & !P ]: UNSAT

[RES_1]       0	: 0	: 0 s: 0
[RES_0]    L  0 : 0 s: 0, mem: 31, time: 0.039429
[RES_1]       0	: 1	: 0 0 s: 0
[RES_0]    L  1 : 0 0 s: 0, mem: 31, time: 0.039551
---------------------------------------------------------------------------------------------
Loop_1_0_0
---------------------------------------------------------------------------------------------
	F[1] = P
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 32, time: 0.041235
---------------------------------------------------------------------------------------------
Loop_1_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(13 + 4 -> 13 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       0	: 1	: 0 2 s: 2
[RES_0]    L  1 : 0 4 s: 4, mem: 32, time: 0.043649
---------------------------------------------------------------------------------------------
Loop_1_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(13 + 4 -> 13 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s26_Sta_reg_MemData
		[1] w1	(_s26_Sta_reg_MemData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       0	: 1	: 0 3 s: 3
[RES_0]    L  1 : 0 6 s: 6, mem: 33, time: 0.04445
---------------------------------------------------------------------------------------------
Loop_1_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: UNSAT
[RES_1]       0	: 1	: 0 3 s: 3
[RES_0]    L  1 : 0 6 s: 6, mem: 33, time: 0.044476
	[Forward propagation]:
[RES_1]       0	: 2	: 0 3 0 s: 3
[RES_0]    L  2 : 0 6 0 s: 6, mem: 33, time: 0.046477
---------------------------------------------------------------------------------------------
Loop_2_0_0
---------------------------------------------------------------------------------------------
	F[2] = P
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(15 + 5 -> 15 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(16 + 5 -> 16 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(13 + 3 -> 13 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       0	: 2	: 0 4 1 s: 5
[RES_0]    L  2 : 0 8 2 s: 10, mem: 33, time: 0.055248
---------------------------------------------------------------------------------------------
Loop_2_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(16 + 5 -> 16 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(17 + 5 -> 17 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s16_Sta_reg_HomeProc_CacheState == 2'd2)
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(19 + 4 -> 19 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       0	: 2	: 0 5 2 s: 7
[RES_0]    L  2 : 0 10 4 s: 14, mem: 34, time: 0.063851
---------------------------------------------------------------------------------------------
Loop_2_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(19 + 5 -> 19 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(21 + 5 -> 21 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(23 + 5 -> 23 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(23 + 4 -> 23 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s26_Sta_reg_MemData
		[1] w1	(_s26_Sta_reg_MemData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       0	: 2	: 0 7 3 s: 10
[RES_0]    L  2 : 0 14 6 s: 20, mem: 35, time: 0.088443
---------------------------------------------------------------------------------------------
Loop_2_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: UNSAT
[RES_1]       0	: 2	: 0 7 3 s: 10
[RES_0]    L  2 : 0 14 6 s: 20, mem: 35, time: 0.088471
	[Forward propagation]:
[RES_1]       0	: 3	: 0 4 6 0 s: 10
[RES_0]    L  3 : 0 8 12 0 s: 20, mem: 35, time: 0.102437
---------------------------------------------------------------------------------------------
Loop_3_0_0
---------------------------------------------------------------------------------------------
	F[3] = P
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(29 + 5 -> 29 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(31 + 5 -> 31 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(16 + 3 -> 16 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       0	: 3	: 0 4 8 1 s: 13
[RES_0]    L  3 : 0 8 18 3 s: 29, mem: 35, time: 0.127866
---------------------------------------------------------------------------------------------
Loop_3_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(25 + 6 -> 25 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(26 + 6 -> 26 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(35 + 5 -> 35 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #119
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #119
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s10_Sta_reg_Dir_Pending$next == _s10_Sta_reg_Dir_Pending$next_rhs) && (_s16_Sta_reg_HomeProc_CacheState$next == w$146) && (_s17_Sta_reg_HomeProc_InvMarked$next == _s17_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s18_Sta_reg_HomeProc_ProcCmd$next == _s18_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s26_Sta_reg_MemData$next == _s26_Sta_reg_MemData$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 4)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 19)
		(cc core: 19 -> 6)
UNSAT

		[MUS(s)]:
		[1] ((_s16_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 7'd9) && !(ReductionOr_1_2(_s16_Sta_reg_HomeProc_CacheState)) && (_s16_Sta_reg_HomeProc_CacheState$next == w$146))

	[Lemmas]: 
		[1] !(((_s16_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 7'd9) && !(ReductionOr_1_2(_s16_Sta_reg_HomeProc_CacheState)) && (_s16_Sta_reg_HomeProc_CacheState$next == w$146)))
#16905
#Lemmas = 3
[RES_1]       1	: 3	: 0 5 7 1 s: 13
[RES_0]    L  3 : 0 10 14 3 s: 27, mem: 40, time: 0.177167
---------------------------------------------------------------------------------------------
Loop_3_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(30 + 5 -> 30 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(39 + 5 -> 39 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 2)
	(23 + 4 -> 23 + 2)
	(4 -> 2 -> 2)
	(4 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       1	: 3	: 0 6 8 2 s: 16
[RES_0]    L  3 : 0 12 17 6 s: 35, mem: 40, time: 0.198078
---------------------------------------------------------------------------------------------
Loop_3_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(43 + 7 -> 43 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s15_Sta_reg_HomeProc_CacheData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s15_Sta_reg_HomeProc_CacheData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(25 + 4 -> 25 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s26_Sta_reg_MemData
		[1] w1	(_s26_Sta_reg_MemData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       1	: 3	: 0 6 8 3 s: 17
[RES_0]    L  3 : 0 12 18 8 s: 38, mem: 40, time: 0.234632
---------------------------------------------------------------------------------------------
Loop_3_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: UNSAT
[RES_1]       1	: 3	: 0 6 8 3 s: 17
[RES_0]    L  3 : 0 12 18 8 s: 38, mem: 40, time: 0.234672
	[Forward propagation]:
[RES_1]       1	: 4	: 0 5 4 7 1 s: 17
[RES_0]    L  4 : 0 10 9 16 3 s: 38, mem: 40, time: 0.292622
---------------------------------------------------------------------------------------------
Loop_4_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(54 + 6 -> 54 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(55 + 6 -> 55 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(37 + 5 -> 37 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(58 + 6 -> 58 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(41 + 5 -> 41 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(60 + 6 -> 60 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(44 + 5 -> 44 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(46 + 5 -> 46 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(22 + 3 -> 22 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       1	: 4	: 0 5 8 10 2 s: 25
[RES_0]    L  4 : 0 10 21 25 6 s: 62, mem: 41, time: 0.49116
---------------------------------------------------------------------------------------------
Loop_4_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(33 + 10 -> 33 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(65 + 6 -> 65 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(66 + 6 -> 66 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(50 + 5 -> 50 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(54 + 7 -> 54 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(35 + 10 -> 35 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(70 + 6 -> 70 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(71 + 6 -> 71 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(57 + 5 -> 57 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(29 + 4 -> 29 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       1	: 4	: 0 5 9 13 3 s: 30
[RES_0]    L  4 : 0 10 22 34 10 s: 76, mem: 42, time: 0.654404
---------------------------------------------------------------------------------------------
Loop_4_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(63 + 11 -> 63 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s15_Sta_reg_HomeProc_CacheData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s15_Sta_reg_HomeProc_CacheData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(31 + 4 -> 31 + 3)
	(4 -> 3 -> 2)
	(4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s26_Sta_reg_MemData)
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s26_Sta_reg_MemData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       1	: 4	: 0 5 9 14 4 s: 32
[RES_0]    L  4 : 0 10 22 38 13 s: 83, mem: 42, time: 0.731218
---------------------------------------------------------------------------------------------
Loop_4_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: UNSAT
[RES_1]       1	: 4	: 0 5 9 14 4 s: 32
[RES_0]    L  4 : 0 10 22 38 13 s: 83, mem: 42, time: 0.731268
	[Forward propagation]:
[RES_1]       1	: 5	: 0 5 9 14 4 0 s: 32
[RES_0]    L  5 : 0 10 22 38 13 0 s: 83, mem: 43, time: 0.841252
---------------------------------------------------------------------------------------------
Loop_5_0_1
---------------------------------------------------------------------------------------------
	F[5] = P
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(80 + 12 -> 80 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(66 + 11 -> 66 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(67 + 6 -> 67 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(68 + 6 -> 68 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(37 + 5 -> 37 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #95
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #95
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(87 + 12 -> 87 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(73 + 11 -> 73 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(74 + 6 -> 74 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(42 + 5 -> 42 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(76 + 6 -> 76 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(45 + 5 -> 45 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(47 + 5 -> 47 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(17 + 3 -> 17 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       1	: 5	: 0 5 10 16 7 1 s: 39
[RES_0]    L  5 : 0 10 25 44 22 3 s: 104, mem: 44, time: 1.45164
---------------------------------------------------------------------------------------------
Loop_5_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(35 + 11 -> 35 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState != _s35_Sta_reg_Proc_1_ProcCmd)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState != _s35_Sta_reg_Proc_1_ProcCmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(35 + 11 -> 35 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s3_Sta_reg_Dir_HeadVld
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(98 + 10 -> 98 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s10_Sta_reg_Dir_Pending$next == _s10_Sta_reg_Dir_Pending$next_rhs) && (_s26_Sta_reg_MemData$next == _s26_Sta_reg_MemData$next_rhs) && (_s33_Sta_reg_Proc_1_CacheState$next == w$528) && (_s34_Sta_reg_Proc_1_InvMarked$next == _s34_Sta_reg_Proc_1_InvMarked$next_rhs) && (_s35_Sta_reg_Proc_1_ProcCmd$next == _s35_Sta_reg_Proc_1_ProcCmd$next_rhs) && (_s37_Sta_reg_RpMsg_1_Cmd$next == _s37_Sta_reg_RpMsg_1_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s33_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 7'd103) && (_s33_Sta_reg_Proc_1_CacheState$next == w$528))

	[Lemmas]: 
		[1] !(((_s33_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 7'd103) && (_s33_Sta_reg_Proc_1_CacheState$next == w$528)))
#17302
#Lemmas = 4
[RES_1]       2	: 5	: 0 7 11 16 7 1 s: 42
[RES_0]    L  5 : 0 14 28 44 22 3 s: 111, mem: 46, time: 1.52819
---------------------------------------------------------------------------------------------
Loop_5_0_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(82 + 6 -> 82 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(51 + 5 -> 51 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(55 + 7 -> 55 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #113
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #113
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(86 + 7 -> 86 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #112
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #112
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(88 + 7 -> 88 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(60 + 5 -> 60 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(63 + 5 -> 63 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(66 + 5 -> 66 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(36 + 11 -> 36 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState != _s31_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s10_Sta_reg_Dir_Pending$next == _s10_Sta_reg_Dir_Pending$next_rhs) && (_s26_Sta_reg_MemData$next == _s26_Sta_reg_MemData$next_rhs) && (_s29_Sta_reg_Proc_0_CacheState$next == w$496) && (_s30_Sta_reg_Proc_0_InvMarked$next == _s30_Sta_reg_Proc_0_InvMarked$next_rhs) && (_s31_Sta_reg_Proc_0_ProcCmd$next == _s31_Sta_reg_Proc_0_ProcCmd$next_rhs) && (_s36_Sta_reg_RpMsg_0_Cmd$next == _s36_Sta_reg_RpMsg_0_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s29_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 7'd102) && (_s29_Sta_reg_Proc_0_CacheState$next == w$496))

	[Lemmas]: 
		[1] !(((_s29_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 7'd102) && (_s29_Sta_reg_Proc_0_CacheState$next == w$496)))
#17428
#Lemmas = 5
[RES_1]       3	: 5	: 0 8 10 18 12 1 s: 49
[RES_0]    L  5 : 0 16 25 50 38 3 s: 132, mem: 47, time: 1.76977
---------------------------------------------------------------------------------------------
Loop_5_0_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(93 + 6 -> 93 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(69 + 5 -> 69 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(29 + 4 -> 29 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 5	: 0 8 9 18 12 2 s: 49
[RES_0]    L  5 : 0 16 22 50 37 7 s: 132, mem: 47, time: 1.92105
---------------------------------------------------------------------------------------------
Loop_5_1_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #112
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #112
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(114 + 6 -> 114 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(97 + 7 -> 97 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #113
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #113
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(117 + 6 -> 117 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(99 + 7 -> 99 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(73 + 5 -> 73 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(74 + 5 -> 74 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(79 + 11 -> 79 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s15_Sta_reg_HomeProc_CacheData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s15_Sta_reg_HomeProc_CacheData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(80 + 5 -> 80 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(34 + 4 -> 34 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s26_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s26_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 5	: 0 8 9 12 13 3 s: 45
[RES_0]    L  5 : 0 16 24 32 38 11 s: 121, mem: 47, time: 2.11149
---------------------------------------------------------------------------------------------
Loop_5_2_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: UNSAT
[RES_1]       3	: 5	: 0 8 9 12 13 3 s: 45
[RES_0]    L  5 : 0 16 24 32 38 11 s: 121, mem: 47, time: 2.11155
	[Forward propagation]:
[RES_1]       3	: 6	: 0 8 7 7 16 6 0 s: 44
[RES_0]    L  6 : 0 16 18 18 45 20 0 s: 117, mem: 47, time: 2.50472
---------------------------------------------------------------------------------------------
Loop_6_0_3
---------------------------------------------------------------------------------------------
	F[6] = P
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(62 + 10 -> 62 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(39 + 5 -> 39 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(65 + 10 -> 65 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(43 + 5 -> 43 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(19 + 3 -> 19 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 6	: 0 8 7 7 16 7 1 s: 46
[RES_0]    L  6 : 0 16 18 18 45 23 3 s: 123, mem: 47, time: 2.70238
---------------------------------------------------------------------------------------------
Loop_6_1_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(45 + 5 -> 45 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #95
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #95
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(52 + 11 -> 52 + 4)
	(11 -> 4 -> 3)
	(11 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #86
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #86
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(76 + 9 -> 76 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(73 + 8 -> 73 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #85
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #85
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(80 + 9 -> 80 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(77 + 8 -> 77 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(57 + 5 -> 57 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(60 + 5 -> 60 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(63 + 5 -> 63 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(64 + 5 -> 64 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(29 + 4 -> 29 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s26_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s26_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 6	: 0 8 7 9 16 12 2 s: 54
[RES_0]    L  6 : 0 16 18 24 45 38 7 s: 148, mem: 49, time: 2.96215
---------------------------------------------------------------------------------------------
Loop_6_2_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #86
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #86
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(87 + 9 -> 87 + 5)
	(9 -> 5 -> 3)
	(9 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_UniMsg_1_Data && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s47_Sta_reg_UniMsg_1_Data && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(84 + 8 -> 84 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_Proc_1_CacheData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s32_Sta_reg_Proc_1_CacheData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #85
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #85
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(89 + 9 -> 89 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s43_Sta_reg_UniMsg_0_Data && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s43_Sta_reg_UniMsg_0_Data && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(86 + 8 -> 86 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s28_Sta_reg_Proc_0_CacheData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s28_Sta_reg_Proc_0_CacheData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(68 + 5 -> 68 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_ShWbMsg_Data && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s39_Sta_reg_ShWbMsg_Data && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(69 + 5 -> 69 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(70 + 5 -> 70 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(73 + 11 -> 73 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(34 + 4 -> 34 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s26_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s26_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 6	: 0 8 7 11 17 15 3 s: 61
[RES_0]    L  6 : 0 16 18 32 47 47 11 s: 171, mem: 49, time: 3.33154
---------------------------------------------------------------------------------------------
Loop_6_3_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: UNSAT
[RES_1]       3	: 6	: 0 8 7 11 17 15 3 s: 61
[RES_0]    L  6 : 0 16 18 32 47 47 11 s: 171, mem: 49, time: 3.3316
	[Forward propagation]:
[RES_1]       3	: 7	: 0 8 7 11 13 19 3 0 s: 61
[RES_0]    L  7 : 0 16 18 32 35 59 11 0 s: 171, mem: 50, time: 3.68976
---------------------------------------------------------------------------------------------
Loop_7_0_3
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #32
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #32
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(96 + 9 -> 96 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #31
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #31
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(97 + 9 -> 97 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(81 + 6 -> 81 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(42 + 5 -> 42 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(45 + 5 -> 45 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(16 + 3 -> 16 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 7	: 0 8 7 11 14 18 4 1 s: 63
[RES_0]    L  7 : 0 16 18 32 38 56 14 3 s: 177, mem: 50, time: 4.05716
---------------------------------------------------------------------------------------------
Loop_7_1_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(85 + 5 -> 85 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(51 + 7 -> 51 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s15_Sta_reg_HomeProc_CacheData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #112
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #112
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(105 + 6 -> 105 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s47_Sta_reg_UniMsg_1_Data) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s47_Sta_reg_UniMsg_1_Data) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(89 + 7 -> 89 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s32_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s32_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #113
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #113
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(108 + 6 -> 108 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s43_Sta_reg_UniMsg_0_Data) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s43_Sta_reg_UniMsg_0_Data) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(92 + 7 -> 92 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s28_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s28_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(93 + 5 -> 93 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(94 + 5 -> 94 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(95 + 5 -> 95 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(59 + 5 -> 59 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(97 + 5 -> 97 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(98 + 5 -> 98 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(99 + 5 -> 99 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(65 + 5 -> 65 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(101 + 5 -> 101 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(102 + 5 -> 102 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(103 + 5 -> 103 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(71 + 5 -> 71 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(72 + 5 -> 72 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(106 + 5 -> 106 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #83
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #83
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 19 -> 1)
	(40 + 19 -> 40 + 1)
	(19 -> 1 -> 1)
	(19 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s18_Sta_reg_HomeProc_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 17 -> 1)
	(40 + 17 -> 40 + 1)
	(17 -> 1 -> 1)
	(17 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(137 + 16 -> 137 + 3)
	(16 -> 3 -> 2)
	(16 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(138 + 14 -> 138 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(132 + 9 -> 132 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(128 + 8 -> 128 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #82
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #82
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(134 + 9 -> 134 + 5)
	(9 -> 5 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(130 + 8 -> 130 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(110 + 5 -> 110 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(75 + 5 -> 75 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(76 + 5 -> 76 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(27 + 4 -> 27 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s26_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s26_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 7	: 0 10 9 13 17 23 10 2 s: 84
[RES_0]    L  7 : 0 20 24 40 50 71 35 7 s: 247, mem: 54, time: 5.27423
---------------------------------------------------------------------------------------------
Loop_7_2_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #82
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #82
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 7)
	(135 + 9 -> 135 + 7)
	(9 -> 7 -> 4)
	(9 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_UniMsg_1_Data && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s47_Sta_reg_UniMsg_1_Data && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(117 + 8 -> 117 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s32_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #83
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #83
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(137 + 9 -> 137 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s43_Sta_reg_UniMsg_0_Data && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s43_Sta_reg_UniMsg_0_Data && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(119 + 8 -> 119 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s28_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s28_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(80 + 5 -> 80 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(121 + 5 -> 121 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(82 + 7 -> 82 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(83 + 5 -> 83 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData))
		[1] w1	(_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(84 + 5 -> 84 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_ShWbMsg_Data && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s0_Sta_reg_CurrData))
		[1] w2	(_s39_Sta_reg_ShWbMsg_Data && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s0_Sta_reg_CurrData) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(32 + 4 -> 32 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 7	: 0 10 9 13 19 25 13 3 s: 92
[RES_0]    L  7 : 0 20 24 40 60 78 47 11 s: 280, mem: 54, time: 5.87388
---------------------------------------------------------------------------------------------
Loop_7_3_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: UNSAT
[RES_1]       3	: 7	: 0 10 9 13 19 25 13 3 s: 92
[RES_0]    L  7 : 0 20 24 40 60 78 47 11 s: 280, mem: 54, time: 5.87393
	[Forward propagation]:
[RES_1]       3	: 8	: 0 10 8 14 13 20 24 3 0 s: 92
[RES_0]    L  8 : 0 20 21 43 36 59 90 11 0 s: 280, mem: 55, time: 6.61093
---------------------------------------------------------------------------------------------
Loop_8_0_3
---------------------------------------------------------------------------------------------
	F[8] = P
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(143 + 8 -> 143 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(107 + 10 -> 107 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(47 + 5 -> 47 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(146 + 8 -> 146 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(111 + 10 -> 111 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(51 + 5 -> 51 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(16 + 3 -> 16 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       3	: 8	: 0 10 8 14 13 20 24 4 1 s: 94
[RES_0]    L  8 : 0 20 21 43 36 59 90 14 3 s: 286, mem: 55, time: 7.08635
---------------------------------------------------------------------------------------------
Loop_8_1_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #82
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #82
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(150 + 9 -> 150 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s15_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(116 + 6 -> 116 + 4)
	(6 -> 4 -> 3)
	(6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s15_Sta_reg_HomeProc_CacheData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(152 + 5 -> 152 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(118 + 5 -> 118 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(58 + 7 -> 58 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s15_Sta_reg_HomeProc_CacheData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(155 + 6 -> 155 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(121 + 5 -> 121 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(157 + 6 -> 157 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(123 + 5 -> 123 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #114
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #114
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(161 + 11 -> 161 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(162 + 5 -> 162 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s50_Sta_reg_WbMsg_Cmd)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(126 + 5 -> 126 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(64 + 5 -> 64 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(165 + 6 -> 165 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(129 + 5 -> 129 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #114
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #114
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(167 + 14 -> 167 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(168 + 5 -> 168 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(132 + 5 -> 132 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(170 + 6 -> 170 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(134 + 5 -> 134 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(70 + 5 -> 70 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(136 + 5 -> 136 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(137 + 5 -> 137 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(138 + 5 -> 138 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(76 + 5 -> 76 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(140 + 6 -> 140 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(78 + 5 -> 78 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #83
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #83
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #120
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #120
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 12 -> 1)
	(40 + 12 -> 40 + 1)
	(12 -> 1 -> 1)
	(12 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s18_Sta_reg_HomeProc_ProcCmd == 2'd1)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(210 + 11 -> 210 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 15 -> 1)
	(40 + 15 -> 40 + 1)
	(15 -> 1 -> 1)
	(15 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s18_Sta_reg_HomeProc_ProcCmd != 2'd0)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd != 2'd0) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(212 + 14 -> 212 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd != 2'd0) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd != 2'd0) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(213 + 13 -> 213 + 2)
	(13 -> 2 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next == _s31_Sta_reg_Proc_0_ProcCmd$next)
	(13 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s31_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s31_Sta_reg_Proc_0_ProcCmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(207 + 13 -> 207 + 7)
	(13 -> 7 -> 3)
	(13 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd != _s16_Sta_reg_HomeProc_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd != _s16_Sta_reg_HomeProc_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(200 + 14 -> 200 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd != _s16_Sta_reg_HomeProc_CacheState) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd != _s16_Sta_reg_HomeProc_CacheState) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #120
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #120
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(40 + 13 -> 40 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s9_Sta_reg_Dir_Local
		[1] w1	(_s9_Sta_reg_Dir_Local && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(217 + 12 -> 217 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(40 + 13 -> 40 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s17_Sta_reg_HomeProc_InvMarked
		[1] w1	(_s17_Sta_reg_HomeProc_InvMarked && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(219 + 12 -> 219 + 2)
	(12 -> 2 -> 1)
	(12 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s17_Sta_reg_HomeProc_InvMarked
		[1] w1	(_s17_Sta_reg_HomeProc_InvMarked && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(211 + 12 -> 211 + 4)
	(12 -> 4 -> 1)
	(12 -> 4 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s17_Sta_reg_HomeProc_InvMarked
		[1] w1	(_s17_Sta_reg_HomeProc_InvMarked && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(202 + 13 -> 202 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_InvMarked && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s17_Sta_reg_HomeProc_InvMarked && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(203 + 9 -> 203 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1))
		[1] w3	(_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(182 + 8 -> 182 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #82
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #82
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #120
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #120
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(205 + 13 -> 205 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_InvMarked && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s17_Sta_reg_HomeProc_InvMarked && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(184 + 8 -> 184 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(144 + 5 -> 144 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s17_Sta_reg_HomeProc_InvMarked && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #82
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #82
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #120
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #120
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(227 + 13 -> 227 + 4)
	(13 -> 4 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next == _s35_Sta_reg_Proc_1_ProcCmd$next)
	(13 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s35_Sta_reg_Proc_1_ProcCmd))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 15 -> 8)
	(219 + 15 -> 219 + 8)
	(15 -> 8 -> 3)
	(15 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd != _s16_Sta_reg_HomeProc_CacheState) && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd != _s16_Sta_reg_HomeProc_CacheState) && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #120
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #120
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(229 + 12 -> 229 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(40 + 14 -> 40 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_1_ProcCmd != 2'd0)
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != 2'd0) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s9_Sta_reg_Dir_Local$next == _s9_Sta_reg_Dir_Local$next_rhs) && (_s10_Sta_reg_Dir_Pending$next == _s10_Sta_reg_Dir_Pending$next_rhs) && (_s17_Sta_reg_HomeProc_InvMarked$next == _s17_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s18_Sta_reg_HomeProc_ProcCmd$next == _s18_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s26_Sta_reg_MemData$next == _s26_Sta_reg_MemData$next_rhs) && (_s33_Sta_reg_Proc_1_CacheState$next == w$528) && (_s35_Sta_reg_Proc_1_ProcCmd$next == _s35_Sta_reg_Proc_1_ProcCmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 9)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 14)
		(cc core: 14 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s16_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 7'd101) && (_s16_Sta_reg_HomeProc_CacheState$next == w$146))

	[Lemmas]: 
		[1] !(((_s16_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 7'd101) && (_s16_Sta_reg_HomeProc_CacheState$next == w$146)))
#18618
#Lemmas = 6
[RES_1]       4	: 8	: 0 14 14 17 17 25 32 9 1 s: 129
[RES_0]    L  8 : 0 28 39 53 48 77 112 33 3 s: 393, mem: 59, time: 9.0419
---------------------------------------------------------------------------------------------
Loop_8_0_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(146 + 5 -> 146 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(82 + 5 -> 82 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(148 + 6 -> 148 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(84 + 5 -> 84 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(28 + 4 -> 28 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s26_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s26_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       4	: 8	: 0 14 14 17 17 23 32 10 2 s: 129
[RES_0]    L  8 : 0 28 39 53 48 71 112 35 7 s: 393, mem: 59, time: 9.27603
---------------------------------------------------------------------------------------------
Loop_8_1_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(86 + 5 -> 86 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(152 + 5 -> 152 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(88 + 7 -> 88 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(89 + 5 -> 89 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s51_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s50_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s51_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(90 + 5 -> 90 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s39_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(33 + 4 -> 33 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       4	: 8	: 0 14 14 17 17 23 29 13 3 s: 130
[RES_0]    L  8 : 0 28 39 53 48 71 100 47 11 s: 397, mem: 59, time: 9.47648
---------------------------------------------------------------------------------------------
Loop_8_2_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: UNSAT
[RES_1]       4	: 8	: 0 14 14 17 17 23 29 13 3 s: 130
[RES_0]    L  8 : 0 28 39 53 48 71 100 47 11 s: 397, mem: 59, time: 9.47653
	[Forward propagation]:
[RES_1]       4	: 9	: 0 14 14 17 17 16 24 25 3 0 s: 130
[RES_0]    L  9 : 0 28 39 53 48 50 81 87 11 0 s: 397, mem: 59, time: 10.3528
---------------------------------------------------------------------------------------------
Loop_9_0_4
---------------------------------------------------------------------------------------------
	F[9] = P
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(217 + 9 -> 217 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(177 + 11 -> 177 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(178 + 8 -> 178 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(116 + 10 -> 116 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(221 + 9 -> 221 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(181 + 11 -> 181 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(118 + 6 -> 118 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(50 + 5 -> 50 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(184 + 8 -> 184 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(122 + 10 -> 122 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(54 + 5 -> 54 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(17 + 3 -> 17 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       4	: 9	: 0 14 14 17 17 14 25 26 4 1 s: 132
[RES_0]    L  9 : 0 28 39 53 48 44 84 90 14 3 s: 403, mem: 60, time: 11.4911
---------------------------------------------------------------------------------------------
Loop_9_1_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(125 + 5 -> 125 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(60 + 7 -> 60 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s15_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #115
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #115
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(231 + 9 -> 231 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(192 + 12 -> 192 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(128 + 5 -> 128 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(64 + 5 -> 64 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #115
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #115
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(195 + 14 -> 195 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(131 + 5 -> 131 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(68 + 5 -> 68 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #115
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #115
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(198 + 12 -> 198 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(134 + 5 -> 134 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(200 + 6 -> 200 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(136 + 5 -> 136 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(202 + 6 -> 202 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(138 + 5 -> 138 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(74 + 5 -> 74 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(140 + 6 -> 140 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(76 + 5 -> 76 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(77 + 5 -> 77 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(143 + 6 -> 143 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(79 + 5 -> 79 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(28 + 4 -> 28 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       4	: 9	: 0 14 14 17 17 13 22 27 10 2 s: 136
[RES_0]    L  9 : 0 28 39 53 48 41 74 90 35 7 s: 415, mem: 61, time: 12.5745
---------------------------------------------------------------------------------------------
Loop_9_2_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(81 + 5 -> 81 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(147 + 5 -> 147 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(83 + 7 -> 83 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s15_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(84 + 5 -> 84 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData))
		[1] w1	(_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(85 + 5 -> 85 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s39_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(33 + 4 -> 33 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       4	: 9	: 0 14 14 17 17 13 21 24 13 3 s: 136
[RES_0]    L  9 : 0 28 39 53 48 41 70 78 47 11 s: 415, mem: 61, time: 12.7702
---------------------------------------------------------------------------------------------
Loop_9_3_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: UNSAT
[RES_1]       4	: 9	: 0 14 14 17 17 13 21 24 13 3 s: 136
[RES_0]    L  9 : 0 28 39 53 48 41 70 78 47 11 s: 415, mem: 61, time: 12.7702
	[Forward propagation]:
[RES_1]       4	: 10	: 0 14 14 17 17 10 5 9 15 10 25 s: 136
[RES_0]    L  10 : 0 28 39 53 48 32 16 27 51 32 89 s: 415, mem: 61, time: 14.6468
---------------------------------------------------------------------------------------------
Loop_10_0_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #115
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #115
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(266 + 11 -> 266 + 4)
	(11 -> 4 -> 3)
		(added cond. from num.)	(_s38_Sta_reg_ShWbMsg_Cmd$next == _s18_Sta_reg_HomeProc_ProcCmd$next)
	(11 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_ShWbMsg_Cmd == _s18_Sta_reg_HomeProc_ProcCmd))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_ShWbMsg_Cmd == _s18_Sta_reg_HomeProc_ProcCmd) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #115
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #115
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(331 + 7 -> 331 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(268 + 12 -> 268 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(199 + 5 -> 199 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #115
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #115
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(334 + 7 -> 334 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(271 + 11 -> 271 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(201 + 5 -> 201 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(128 + 5 -> 128 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #123
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #123
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #114
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #114
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(274 + 12 -> 274 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(204 + 5 -> 204 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(132 + 5 -> 132 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeUniMsg_Data) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(135 + 5 -> 135 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s51_Sta_reg_WbMsg_Data) && _s50_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(138 + 5 -> 138 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s39_Sta_reg_ShWbMsg_Data) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(77 + 4 -> 77 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s26_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       4	: 10	: 0 14 14 17 17 10 4 9 14 13 26 s: 138
[RES_0]    L  10 : 0 28 39 53 48 32 13 27 45 43 93 s: 421, mem: 62, time: 15.2034
---------------------------------------------------------------------------------------------
Loop_10_1_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(140 + 5 -> 140 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s21_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(141 + 5 -> 141 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s39_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(142 + 5 -> 142 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData))
		[1] w1	(_s51_Sta_reg_WbMsg_Data && _s50_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(81 + 4 -> 81 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s26_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$./flash.sv:66130$11056_EN) && _s58_id132)))
[RES_1]       4	: 10	: 0 14 14 17 17 10 4 9 11 15 27 s: 138
[RES_0]    L  10 : 0 28 39 53 48 32 13 27 33 51 97 s: 421, mem: 62, time: 15.2576
---------------------------------------------------------------------------------------------
Loop_10_2_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: UNSAT
[RES_1]       4	: 10	: 0 14 14 17 17 10 4 9 11 15 27 s: 138
[RES_0]    L  10 : 0 28 39 53 48 32 13 27 33 51 97 s: 421, mem: 62, time: 15.2576
	[Forward propagation]:
		Property holds
[RES_1]       4	: 10	: 0 14 14 17 17 10 2 0 22 15 27 s: 138
[RES_0]    L  10 : 0 28 39 53 48 32 7 0 66 51 97 s: 421, mem: 63, time: 15.7868

-----------
Refinements
-----------
[1]	((_i2_reset || b$135) && (_i2_reset$next || b$135$next))
[2]	!(_s58_id132$next)
[3]	!(((_s16_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 7'd9) && !(ReductionOr_1_2(_s16_Sta_reg_HomeProc_CacheState)) && (_s16_Sta_reg_HomeProc_CacheState$next == w$146)))
[4]	!(((_s33_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 7'd103) && (_s33_Sta_reg_Proc_1_CacheState$next == w$528)))
[5]	!(((_s29_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 7'd102) && (_s29_Sta_reg_Proc_0_CacheState$next == w$496)))
[6]	!(((_s16_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 7'd101) && (_s16_Sta_reg_HomeProc_CacheState$next == w$146)))
-----------
[RES_0]    refinement-lemmas-check successful!
F[0]	c#0
F[1]	c#14
F[2]	c#14
F[3]	c#17
F[4]	c#17
F[5]	c#10
F[6]	c#2
F[7]	c#0
F[8]	c#22
F[9]	c#15
F[10]	c#27
F[11]	c#0


[RES_0]    reachability-lemmas-check successful!
[RES_0]    DP-lemmas-check successful!
[RES_0]    initial-state-check successful!
[RES_0]    property-check successful!
[RES_0]    inductive-invariant-check successful!
 s: 421, mem: 63, time: 16.32
Frames explored (4 datapath refinements) : 
3 5 5 8 
CEXT lengths (4 feasibility checks) : 
4 6 6 9 
DP lemmas (4 feasibility checks) : 
3 1 1 1 
Block= 33 BlockT= 43 BlockS= 33 BlockU= 10 Oblig= 552 ObligT= 552 ObligS= 272 ObligU= 280 FPT= 762 FPS= 573 FPU= 189 CallT= 4476 CallS= 3054 CallU= 1422 MUST= 292 MUSS= 8 MUSU= 284 sMUST= 0 sMUSS= 0 sMUSU= 0 dMUST= 43 dMUSS= 24 dMUSU= 19 rMUST= 1449 rMUSS= 680 rMUSU= 769 All_clauses= 280 All_literals= 873 Clauses= 138 Literals= 421 DPLemmas= 6 DPrefsNoDPL= 0 DPRefs= 4

pme_fail: 0, pme_succ: 0, lit_before: 0, lit_after: 0
coi_before: 0, coi_after: 0
mus_before: 1910 mus_lit: 593 mus_cls: 280 mus_cnt: 280
S+M	Call = 4768 (sat=3062, 64.22%)
SAT	Call = 4476 (sat=3054, 68.23%)
MUS	Call = 292 (sat=8, 2.74%)

Detailed Stats:

  (reachability)
	#Frame Restrictions:	280
	#TB                :	305
	#cubes-subsumed    :	142
	#context reset     :	0
	#Y2 reset          :	0
	#frame solver reset:	8
	avg-sz-frame-restriction:  	3.12

	avg-sz-ab-cube:  	6.80
		%t1-ab-cube:   	100.00%	[sel: 100.00% ]
		%t2-ab-cube:   	0.00%	[sel: 0.00% ]
		%t3-ab-cube:   	0.00%	[sel: 0.00% ]
		%t4-ab-cube:   	0.00%	[sel: 0.00% ]

		ab-cube info:	
			s == s:	0.72%	[sel: 2.98% ]
			s == n:	37.01%	[sel: 34.94% ]
			s == o:	0.00%	[sel: 0.00% ]
			n == o:	0.00%	[sel: 0.00% ]
			o == o:	0.00%	[sel: 0.00% ]
			s != s:	0.53%	[sel: 0.69% ]
			s != n:	3.23%	[sel: 0.34% ]
			s != o:	0.00%	[sel: 0.00% ]
			n != o:	0.00%	[sel: 0.00% ]
			o != o:	0.00%	[sel: 0.00% ]
			s bool:	55.13%	[sel: 28.98% ]
			up    :	3.37%	[sel: 32.07% ]
			oth   :	0.00%	[sel: 0.00% ]

		%coi-ab-cube  :	100.00%	[sel: 100.00% ]
			s (==):	0.72%	[sel: 2.98% ]
			s (!=):	0.53%	[sel: 0.69% ]
			n (==):	37.01%	[sel: 34.94% ]
			n (!=):	3.23%	[sel: 0.34% ]
			other :	58.51%	[sel: 61.05% ]
		%pred-ab-cube :	0.00%	[sel: 0.00% ]
		%fproj-ab-cube:	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%proj-ab-cube :	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%subs-ab-cube :	0.00%	[sel: 0.00% ]
	avg-#sv-ab-cube:  	4.00
	avg-tsb-ab-cube:  	7.00
	relevancy:       	25.96%

	avg-sz-cc-cube:  	6.00
		%coi-cc-cube  :	100.00%
		%pred-cc-cube :	0.00%
		%fproj-cc-cube:	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%
		%proj-cc-cube :	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%

	tb_cube_time:     	0.41 (2.51%)
		cube_eval_time: 	0.20 (1.24%)
		cube_pred_time: 	0.00 (0.00%)
		cube_fproj_time:	0.00 (0.00%)
		cube_proj_time: 	0.00 (0.00%)
		cube _subs_time:	0.00 (0.00%)
		sum:            	0.20 (49.43% of tb_cube_time)

	tb_ct_time:      	0.06 (0.39%)
		ct isblocked_time:  	0.00 (0.00%)
		ct isinitial_time:  	0.05 (0.28%)
		ct containment_time:	0.00 (0.00%)
		ct fastforward_time:	0.00 (0.00%)
		sum:                	0.05 (72.83% of tb_ct_time)

	setcontain_time:	0.00 (0.00%)

	updatesolver_time:	0.02 (0.10%)

	tb_time:	10.72 (65.67%)
		tb_reach_time:    	3.17 (19.45%)
		tb_val_time:    	0.06 (0.34%) [ cti_val_time: 0.00 (0.02%) ]
		tb_cube_time:      	0.41 (2.51%)
		tb_mus_time:      	6.94 (42.55%)
			tb_mus_core_time:      	1.88 (11.53%)
			tb_mus_min_time:      	5.05 (30.96%)
		tb_ct_time:       	0.06 (0.39%)
		tb_extra_time:    	0.00 (0.00%)
		sum:           	10.59 (98.84% of tb_time)


  (refinement)
	sim_time:		0.00 (0.00%) 	 [0.00% of dpr_time]

  pre_time:	0.01 (0.06%)
  cti_time:	0.01 (0.08%)	[cti_i_time:	0.01 (0.04%) ]
  tb_time:	10.72 (65.67%)
  fp_time:	4.94 (30.26%)	[fp_extra_time:	0.00 (0.00%) ]
  refine_time:	0.05 (0.31%)
  sol_set_time:	0.03 (0.17%)
  inv_time:	0.53 (3.27%)	[induct_time:	0.00 (0.00%) ]
  draw_time:	0.00 (0.00%)
  sum:		16.29 (99.81%)

  extra_time:	0.00 (0.00%)

  timeout_time:	0.00 (0.00%)

[simplified] 0 (ex), 0 (cc), 4 (ot)

===     HOLD     ===

Averroes finished.

br-#mus         280           
        hard        soft         out           
           
       97.21        6.82        2.51               (br-core)           
       97.21        2.51        2.12                (br-min)          

         sat       unsat           
                                          #Calls           
           0         280   (br-core)           
           0           0  (br-core2)           
         680         489    (br-min)           
                                      Time (sec)           
        0.00        1.84   (br-core)           
        0.00        0.00  (br-core2)           
        1.04        3.74    (br-min)           
                                    Avg. Time (microsec)           
           0        6571   (br-core)           
           0           0  (br-core2)           
        1534        7638    (br-min)           
                                    Max Time (microsec)           
        1092       35774   (br-core)           
           0           0  (br-core2)           
       23342       32941    (br-min)          

                      ab                      bv           
         sat       unsat         sat       unsat           
                                                      #Calls           
         207         161           0           4   (oneshot)           
        2823         958          16          15       (inc)           
           0         280           8           4    (assume)           
                       0                       0   (timeout)          

                                                  Time (sec)           
        0.01        0.50        0.00        0.00   (oneshot)           
        4.39        7.68        0.01        0.00       (inc)           
        0.00        1.84        0.00        0.00    (assume)           
                    0.00                    0.00   (timeout)          

                                                Avg. Time (microsec)
          37        3078           0          10   (oneshot)           
        1556        8020         431         232       (inc)           
           0        6559         542         526    (assume)           
                       0                       0   (timeout)           
           
      Result        Time        Mem.       #Refs           
                     sec          MB                       
           h       16.32          63           4