{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572968160482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572968160484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 09:36:00 2019 " "Processing started: Tue Nov  5 09:36:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572968160484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968160484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968160484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572968160613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572968160613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica6 " "Found entity 1: Practica6" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169666 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x4-Behavioral " "Found design unit 1: mux2x4-Behavioral" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux2x4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169666 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x4 " "Found entity 1: mux2x4" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux2x4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-Behavioral " "Found design unit 1: register4-Behavioral" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169667 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169667 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-Behavioral " "Found design unit 1: register1-Behavioral" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169667 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/register1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro68HC11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro68HC11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro68HC11-Behavioral " "Found design unit 1: micro68HC11-Behavioral" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169668 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro68HC11 " "Found entity 1: micro68HC11" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169669 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-Behavioral " "Found design unit 1: mux3x1-Behavioral" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169670 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968169670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6 " "Elaborating entity \"Practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572968169711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 mux3x1:inst5 " "Elaborating entity \"mux3x1\" for hierarchy \"mux3x1:inst5\"" {  } { { "Practica6.bdf" "inst5" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 432 1328 1560 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010_out mux3x1.vhd(31) " "VHDL Process Statement warning at mux3x1.vhd(31): signal \"Dir_0010_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0011_out mux3x1.vhd(33) " "VHDL Process Statement warning at mux3x1.vhd(33): signal \"Dir_0011_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0012_out mux3x1.vhd(35) " "VHDL Process Statement warning at mux3x1.vhd(35): signal \"Dir_0012_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e_presente_out mux3x1.vhd(37) " "VHDL Process Statement warning at mux3x1.vhd(37): signal \"e_presente_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_Low_out mux3x1.vhd(39) " "VHDL Process Statement warning at mux3x1.vhd(39): signal \"PC_Low_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_Low_out mux3x1.vhd(41) " "VHDL Process Statement warning at mux3x1.vhd(41): signal \"X_Low_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_out mux3x1.vhd(43) " "VHDL Process Statement warning at mux3x1.vhd(43): signal \"A_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_out mux3x1.vhd(45) " "VHDL Process Statement warning at mux3x1.vhd(45): signal \"B_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010_out mux3x1.vhd(47) " "VHDL Process Statement warning at mux3x1.vhd(47): signal \"Dir_0010_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/mux3x1.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169715 "|Practica6|mux3x1:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro68HC11 micro68HC11:inst " "Elaborating entity \"micro68HC11\" for hierarchy \"micro68HC11:inst\"" {  } { { "Practica6.bdf" "inst" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 24 648 880 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572968169716 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microI micro68HC11.vhd(48) " "VHDL Signal Declaration warning at micro68HC11.vhd(48): used explicit default value for signal \"microI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572968169717 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microX micro68HC11.vhd(49) " "VHDL Signal Declaration warning at micro68HC11.vhd(49): used explicit default value for signal \"microX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572968169717 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRI micro68HC11.vhd(50) " "VHDL Signal Declaration warning at micro68HC11.vhd(50): used explicit default value for signal \"IntRI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572968169717 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRX micro68HC11.vhd(51) " "VHDL Signal Declaration warning at micro68HC11.vhd(51): used explicit default value for signal \"IntRX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572968169718 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indY micro68HC11.vhd(58) " "Verilog HDL or VHDL warning at micro68HC11.vhd(58): object \"indY\" assigned a value but never read" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572968169718 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nIRQ micro68HC11.vhd(776) " "VHDL Process Statement warning at micro68HC11.vhd(776): signal \"nIRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A micro68HC11.vhd(783) " "VHDL Process Statement warning at micro68HC11.vhd(783): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B micro68HC11.vhd(784) " "VHDL Process Statement warning at micro68HC11.vhd(784): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC micro68HC11.vhd(786) " "VHDL Process Statement warning at micro68HC11.vhd(786): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XL micro68HC11.vhd(787) " "VHDL Process Statement warning at micro68HC11.vhd(787): signal \"XL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XH micro68HC11.vhd(788) " "VHDL Process Statement warning at micro68HC11.vhd(788): signal \"XH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AP micro68HC11.vhd(789) " "VHDL Process Statement warning at micro68HC11.vhd(789): signal \"AP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estados micro68HC11.vhd(790) " "VHDL Process Statement warning at micro68HC11.vhd(790): signal \"estados\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169743 "|Practica6|micro68HC11:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst1 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst1\"" {  } { { "Practica6.bdf" "inst1" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 96 232 392 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572968169780 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(18) " "VHDL Process Statement warning at sensa_boton.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169781 "|Practica6|sensa_boton:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst2 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst2\"" {  } { { "Practica6.bdf" "inst2" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 272 1000 1224 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572968169781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0011 memoria.vhd(22) " "Verilog HDL or VHDL warning at memoria.vhd(22): object \"Dir_0011\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0012 memoria.vhd(23) " "Verilog HDL or VHDL warning at memoria.vhd(23): object \"Dir_0012\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0020 memoria.vhd(26) " "Verilog HDL or VHDL warning at memoria.vhd(26): object \"Dir_0020\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0030 memoria.vhd(27) " "Verilog HDL or VHDL warning at memoria.vhd(27): object \"Dir_0030\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010 memoria.vhd(654) " "VHDL Process Statement warning at memoria.vhd(654): signal \"Dir_0010\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_FFFE memoria.vhd(657) " "VHDL Process Statement warning at memoria.vhd(657): signal \"Dir_FFFE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_FFFF memoria.vhd(658) " "VHDL Process Statement warning at memoria.vhd(658): signal \"Dir_FFFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dir_005F memoria.vhd(140) " "VHDL Process Statement warning at memoria.vhd(140): inferring latch(es) for signal or variable \"Dir_005F\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[0\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[0\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[1\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[1\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[2\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[2\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[3\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[3\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[4\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[4\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[5\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[5\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[6\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[6\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dir_005F\[7\] memoria.vhd(140) " "Inferred latch for \"Dir_005F\[7\]\" at memoria.vhd(140)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968169785 "|Practica6|memoria:inst2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "micro68HC11:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"micro68HC11:inst\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572968170783 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572968170783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro68HC11:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"micro68HC11:inst\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572968170812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro68HC11:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"micro68HC11:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572968170813 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/sirivasv/intelFPGA_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572968170813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572968170846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968170846 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 86 -1 0 } } { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/memoria.vhd" 264 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1572968171109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1572968171109 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "micro68HC11:inst\|IRQ micro68HC11:inst\|IRQ~_emulated micro68HC11:inst\|IRQ~1 " "Register \"micro68HC11:inst\|IRQ\" is converted into an equivalent circuit using register \"micro68HC11:inst\|IRQ~_emulated\" and latch \"micro68HC11:inst\|IRQ~1\"" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/micro68HC11.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572968171109 "|Practica6|micro68HC11:inst|IRQ"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1572968171109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572968171855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572968173240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572968173240 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_X " "No output dependent on input pin \"INT_X\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 312 32 200 328 "INT_X" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572968173349 "|Practica6|INT_X"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572968173349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2039 " "Implemented 2039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572968173349 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572968173349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2022 " "Implemented 2022 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572968173349 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1572968173349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572968173349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572968173357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 09:36:13 2019 " "Processing ended: Tue Nov  5 09:36:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572968173357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572968173357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572968173357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572968173357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572968174000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572968174001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 09:36:13 2019 " "Processing started: Tue Nov  5 09:36:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572968174001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572968174001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572968174001 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572968174027 ""}
{ "Info" "0" "" "Project  = Practica6" {  } {  } 0 0 "Project  = Practica6" 0 0 "Fitter" 0 0 1572968174028 ""}
{ "Info" "0" "" "Revision = Practica6" {  } {  } 0 0 "Revision = Practica6" 0 0 "Fitter" 0 0 1572968174028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572968174080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572968174081 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica6 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Practica6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572968174089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572968174134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572968174134 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572968174260 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572968174264 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572968174316 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572968174316 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572968174316 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572968174316 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 0 { 0 ""} 0 2809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572968174322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 0 { 0 ""} 0 2811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572968174322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 0 { 0 ""} 0 2813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572968174322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 0 { 0 ""} 0 2815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572968174322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sirivasv/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 0 { 0 ""} 0 2817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572968174322 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572968174322 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572968174323 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 16 " "No exact pin location assignment(s) for 1 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572968174664 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572968174921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica6.sdc " "Synopsys Design Constraints File file not found: 'Practica6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572968174923 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572968174923 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572968174938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572968174938 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572968174938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node reloj~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572968175074 ""}  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/Practica6.bdf" { { 168 32 200 184 "reloj" "" } } } } { "temporary_test_loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572968175074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensa_boton:inst1\|reloj  " "Automatically promoted node sensa_boton:inst1\|reloj " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572968175074 ""}  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/sensa_boton.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572968175074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572968175317 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572968175319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572968175319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572968175323 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572968175326 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572968175330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572968175397 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier output " "Packed 16 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572968175400 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572968175400 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572968175412 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572968175412 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572968175412 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 8 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 14 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572968175413 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572968175413 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572968175413 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572968175505 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572968175509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572968176126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572968176438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572968176458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572968179421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572968179421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572968179749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572968181078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572968181078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572968183355 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572968183355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572968183356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572968183474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572968183488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572968183746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572968183747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572968183980 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572968184499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sirivasv/Documents/MCC/MCC-AC/Practica6/output_files/Practica6.fit.smsg " "Generated suppressed messages file /home/sirivasv/Documents/MCC/MCC-AC/Practica6/output_files/Practica6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572968184878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1574 " "Peak virtual memory: 1574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572968185181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 09:36:25 2019 " "Processing ended: Tue Nov  5 09:36:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572968185181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572968185181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572968185181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572968185181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572968185827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572968185828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 09:36:25 2019 " "Processing started: Tue Nov  5 09:36:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572968185828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572968185828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572968185828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572968185978 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572968186477 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572968186500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572968186577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 09:36:26 2019 " "Processing ended: Tue Nov  5 09:36:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572968186577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572968186577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572968186577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572968186577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572968186675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572968187171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572968187172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 09:36:27 2019 " "Processing started: Tue Nov  5 09:36:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572968187172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572968187172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica6 -c Practica6 " "Command: quartus_sta Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572968187172 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572968187200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572968187275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572968187275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968187323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968187323 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572968187523 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica6.sdc " "Synopsys Design Constraints File file not found: 'Practica6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572968187558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968187558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensa_boton:inst1\|reloj sensa_boton:inst1\|reloj " "create_clock -period 1.000 -name sensa_boton:inst1\|reloj sensa_boton:inst1\|reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572968187566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj reloj " "create_clock -period 1.000 -name reloj reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572968187566 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572968187566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572968187574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572968187574 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572968187575 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572968187579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572968187631 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572968187631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.342 " "Worst-case setup slack is -6.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.342           -3164.685 sensa_boton:inst1\|reloj  " "   -6.342           -3164.685 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 reloj  " "    0.244               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968187632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 sensa_boton:inst1\|reloj  " "    0.341               0.000 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 reloj  " "    0.373               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968187636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572968187637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572968187638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 reloj  " "   -3.000              -5.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -792.000 sensa_boton:inst1\|reloj  " "   -1.000            -792.000 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968187639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968187639 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572968187676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572968187695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572968188115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572968188193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572968188206 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572968188206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.634 " "Worst-case setup slack is -5.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.634           -2787.223 sensa_boton:inst1\|reloj  " "   -5.634           -2787.223 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 reloj  " "    0.330               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968188207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 sensa_boton:inst1\|reloj  " "    0.298               0.000 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 reloj  " "    0.340               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968188212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572968188213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572968188214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 reloj  " "   -3.000              -5.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -792.000 sensa_boton:inst1\|reloj  " "   -1.000            -792.000 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968188215 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572968188251 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572968188330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572968188335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572968188335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.171 " "Worst-case setup slack is -3.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.171           -1472.782 sensa_boton:inst1\|reloj  " "   -3.171           -1472.782 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 reloj  " "    0.577               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968188336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 sensa_boton:inst1\|reloj  " "    0.178               0.000 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 reloj  " "    0.193               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968188341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572968188343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572968188344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.108 reloj  " "   -3.000              -5.108 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -792.000 sensa_boton:inst1\|reloj  " "   -1.000            -792.000 sensa_boton:inst1\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572968188345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572968188345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572968188634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572968188635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572968188663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 09:36:28 2019 " "Processing ended: Tue Nov  5 09:36:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572968188663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572968188663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572968188663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572968188663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572968189299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572968189300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 09:36:29 2019 " "Processing started: Tue Nov  5 09:36:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572968189300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572968189300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572968189300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572968189491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6_6_1200mv_85c_slow.vo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6_6_1200mv_85c_slow.vo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968189769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6_6_1200mv_0c_slow.vo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6_6_1200mv_0c_slow.vo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968189932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6_min_1200mv_0c_fast.vo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6_min_1200mv_0c_fast.vo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968190093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6.vo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6.vo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968190255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6_6_1200mv_85c_v_slow.sdo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6_6_1200mv_85c_v_slow.sdo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968190375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6_6_1200mv_0c_v_slow.sdo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6_6_1200mv_0c_v_slow.sdo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968190495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6_min_1200mv_0c_v_fast.sdo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6_min_1200mv_0c_v_fast.sdo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968190614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica6_v.sdo /home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/ simulation " "Generated file Practica6_v.sdo in folder \"/home/sirivasv/Documents/MCC/MCC-AC/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572968190734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572968190760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 09:36:30 2019 " "Processing ended: Tue Nov  5 09:36:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572968190760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572968190760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572968190760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572968190760 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572968190845 ""}
