Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Mohamed El Barbary\Desktop\SoC FPGA project 1 Files\SoC FPGA\Qsys_led_test_system_builder\hps.qsys" --block-symbol-file --output-directory="C:\Users\Mohamed El Barbary\Desktop\SoC FPGA project 1 Files\SoC FPGA\Qsys_led_test_system_builder\hps" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Qsys_led_test_system_builder/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding ledReg [altera_avalon_pio 18.1]
Progress: Parameterizing module ledReg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Mohamed El Barbary\Desktop\SoC FPGA project 1 Files\SoC FPGA\Qsys_led_test_system_builder\hps.qsys" --synthesis=VERILOG --output-directory="C:\Users\Mohamed El Barbary\Desktop\SoC FPGA project 1 Files\SoC FPGA\Qsys_led_test_system_builder\hps\synthesis" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Qsys_led_test_system_builder/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding ledReg [altera_avalon_pio 18.1]
Progress: Parameterizing module ledReg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps: Generating hps "hps" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave ledReg.s1 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "hps" instantiated altera_hps "hps_0"
Info: ledReg: Starting RTL generation for module 'hps_ledReg'
Info: ledReg:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_ledReg --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9068_7885524462772579570.dir/0018_ledReg_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9068_7885524462772579570.dir/0018_ledReg_gen//hps_ledReg_component_configuration.pl  --do_build_sim=0  ]
Info: ledReg: Done RTL generation for module 'hps_ledReg'
Info: ledReg: "hps" instantiated altera_avalon_pio "ledReg"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: ledReg_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ledReg_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: ledReg_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ledReg_s1_agent"
Info: ledReg_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ledReg_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ledReg_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ledReg_s1_burst_adapter"
Info: Reusing file C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Mohamed El Barbary/Desktop/SoC FPGA project 1 Files/SoC FPGA/Qsys_led_test_system_builder/hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps: Done "hps" with 21 modules, 77 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
