{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.606481",
   "Default View_TopLeft":"63,-20",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "PinnedBlocks":"/Prozessing_System|/Calculation|/data_aquisition|/axis_red_pitaya_dac_0|",
   "PinnedPorts":"",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1430 -y 94 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1430 -y 120 -defaultsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -260 -y 680 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -260 -y 700 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -260 -y 720 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -260 -y 740 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -260 -y 760 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -260 -y 184 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -260 -y 210 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 1430 -y -280 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 1430 -y -300 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 1430 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 1430 -y 350 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 1430 -y 370 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 1430 -y 550 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 1430 -y 610 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -260 -y 820 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -260 -y 840 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 1430 -y 590 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 1430 -y -260 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 1430 -y 530 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 1430 -y -240 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 1430 -y 510 -defaultsOSRD
preplace inst Prozessing_System -pg 1 -lvl 1 -x -80 -y 184 -defaultsOSRD
preplace inst data_aquisition -pg 1 -lvl 3 -x 892 -y 218 -defaultsOSRD
preplace inst Calculation -pg 1 -lvl 2 -x 380 -y 262 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 1240 -y 550 -defaultsOSRD
preplace inst Analog_Input -pg 1 -lvl 2 -x 380 -y 690 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 NJ 184
preplace netloc adc_clk_n_i_1 1 0 1 -240J 204n
preplace netloc rst_0_peripheral_aresetn 1 1 2 80 140 560
preplace netloc pll_0_clk_out1 1 1 3 100 120 620 68 1060
preplace netloc slice_7_dout 1 1 1 70 254n
preplace netloc slice_9_dout 1 1 1 50 272n
preplace netloc feedback_combined_0_trig_out 1 2 3 540 38 1110 40 1380
preplace netloc adc_dat_a_i_1 1 0 2 NJ 820 140
preplace netloc adc_dat_b_i_1 1 0 2 NJ 840 150
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 2 3 590 28 1120 30 1410
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 1360 350n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 1370 370n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 N 590
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 N 550
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 1390 570n
preplace netloc Prozessing_System_locked 1 1 3 60J 20 580 18 1080
preplace netloc Prozessing_System_clk_out2 1 1 3 50J 10 540 8 1100
preplace netloc Vp_Vn_1 1 0 2 NJ 680 50
preplace netloc Vaux0_1 1 0 2 NJ 700 90
preplace netloc ch1_output_dac_mem_split_M00_AXIS 1 2 1 600 158n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 2 120 150 520
preplace netloc ps_0_DDR 1 1 4 N 94 530 58 1070 60 1390
preplace netloc Vaux1_1 1 0 2 NJ 720 110
preplace netloc Calculation_M_AXIS 1 2 2 580 78 1050
preplace netloc Vaux8_1 1 0 2 NJ 740 120
preplace netloc conv_0_M_AXIS 1 0 4 -240 0 N 0 520 -2 1040
preplace netloc Vaux9_1 1 0 2 NJ 760 130
preplace netloc fb_cfg_M_AXIS 1 1 1 90 154n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 570 138n
preplace netloc rate_0_M_AXIS 1 1 2 70 130 550
preplace netloc ps_0_FIXED_IO 1 1 4 40 50 520 48 1090 50 1400
preplace netloc Calculation_M03_AXIS 1 2 1 610 198n
preplace netloc Analog_Input_M00_AXIS 1 2 1 630 218n
preplace netloc Analog_Input_M01_AXIS 1 2 1 640 238n
preplace netloc Analog_Input_M02_AXIS 1 2 1 650 258n
levelinfo -pg 1 -260 -80 380 892 1240 1430
pagesize -pg 1 -db -bbox -sgen -430 -320 1590 3160
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10",
   """""da_clkrst_cnt""""":"3"
}
