{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1690524495802 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_250_2FIFO EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"ADC_250_2FIFO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690524495818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690524495845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690524495845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690524495845 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1690524495883 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1690524495883 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690524495910 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1690524496029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1690524496029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1690524496029 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1690524496029 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3236 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524496032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3238 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524496032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3240 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524496032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524496032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524496032 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1690524496032 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690524496033 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1690524496034 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 42 " "No exact pin location assignment(s) for 19 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysclk_250m " "Pin sysclk_250m not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { sysclk_250m } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 10 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_250m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[0\] " "Pin ADC_DOUT\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[0] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[0\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[1\] " "Pin ADC_DOUT\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[1] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[1\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[2\] " "Pin ADC_DOUT\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[2] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[2\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[3\] " "Pin ADC_DOUT\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[3] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[3\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[4\] " "Pin ADC_DOUT\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[4] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[4\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[5\] " "Pin ADC_DOUT\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[5] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[5\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[6\] " "Pin ADC_DOUT\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[6] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[6\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[7\] " "Pin ADC_DOUT\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[7] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[7\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[0\] " "Pin uart_out\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[0] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[0\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[1\] " "Pin uart_out\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[1] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[1\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[2\] " "Pin uart_out\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[2] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[2\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[3\] " "Pin uart_out\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[3] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[3\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[4\] " "Pin uart_out\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[4] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[4\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[5\] " "Pin uart_out\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[5] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[5\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[6\] " "Pin uart_out\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[6] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[6\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[7\] " "Pin uart_out\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[7] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[7\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_en " "Pin wr_en not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { wr_en } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wr_en" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 17 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_busy " "Pin tx_busy not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { tx_busy } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_busy" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 19 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524496188 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1690524496188 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sysclk_250m pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2.5 V 8mA 0 250 MHz 181 MHz " "Output pin \"sysclk_250m\" (external output clock of PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 36 0 0 } } { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 92 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0} { 0 { 0 ""} 0 75 9224 9983 0}  }  } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 10 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_250m } "NODE_NAME" } } { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { sysclk_250m } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1690524496195 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "ADC_CLK pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2.5 V 8mA 0 250 MHz 181 MHz " "Output pin \"ADC_CLK\" (external output clock of PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 36 0 0 } } { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 92 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0} { 0 { 0 ""} 0 76 9224 9983 0}  }  } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 11 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLK } "NODE_NAME" } } { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1690524496195 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1690524496388 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_29k1 " "Entity dcfifo_29k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jej1 " "Entity dcfifo_jej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524496390 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1690524496390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_250_2FIFO.sdc " "Synopsys Design Constraints File file not found: 'ADC_250_2FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1690524496397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_50m " "Node: sysclk_50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524496399 "|ADC_250_2FIFO|sysclk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524496399 "|ADC_250_2FIFO|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524496399 "|ADC_250_2FIFO|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524496399 "|ADC_250_2FIFO|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496405 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1690524496405 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524496407 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524496407 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1690524496407 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1690524496407 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1690524496407 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1690524496407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496445 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496445 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 92 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524496445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk_50m~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sysclk_50m~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496445 ""}  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 3 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_50m~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524496445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496445 ""}  } { { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524496445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TX:UART_TX_DATA\|state.STATE_IDLE~_wirecell  " "Automatically promoted node UART_TX:UART_TX_DATA\|state.STATE_IDLE~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""}  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 21 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|state.STATE_IDLE~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524496446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TX:UART_TX_DATA\|state.STATE_IDLE  " "Automatically promoted node UART_TX:UART_TX_DATA\|state.STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[5\] " "Destination node UART_TX:UART_TX_DATA\|data\[5\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[6\] " "Destination node UART_TX:UART_TX_DATA\|data\[6\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[4\] " "Destination node UART_TX:UART_TX_DATA\|data\[4\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[7\] " "Destination node UART_TX:UART_TX_DATA\|data\[7\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[2\] " "Destination node UART_TX:UART_TX_DATA\|data\[2\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[1\] " "Destination node UART_TX:UART_TX_DATA\|data\[1\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[0\] " "Destination node UART_TX:UART_TX_DATA\|data\[0\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[3\] " "Destination node UART_TX:UART_TX_DATA\|data\[3\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|Selector7~3 " "Destination node UART_TX:UART_TX_DATA\|Selector7~3" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 25 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|Selector7~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|Selector2~2 " "Destination node UART_TX:UART_TX_DATA\|Selector2~2" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 25 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|Selector2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1690524496446 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1690524496446 ""}  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 21 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|state.STATE_IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524496446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HS_AD9481:HS_AD9481_m\|rdreq_en~0 " "Destination node HS_AD9481:HS_AD9481_m\|rdreq_en~0" {  } { { "HS_AD9481.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/HS_AD9481.v" 33 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HS_AD9481:HS_AD9481_m|rdreq_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_PDWN~output " "Destination node ADC_PDWN~output" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 13 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_PDWN~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496446 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1690524496446 ""}  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 2 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3201 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524496446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524496447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 2448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524496447 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1690524496447 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1996 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524496447 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690524496710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690524496712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690524496712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690524496714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690524496717 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690524496719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690524496719 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690524496720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690524496744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1690524496747 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690524496747 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1690524496751 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1690524496751 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1690524496751 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 12 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524496751 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1690524496751 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1690524496751 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] ADC_CLK~output " "PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ADC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IPcore/pll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v" 103 0 0 } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 36 0 0 } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 11 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690524496766 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524496779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690524497191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524497368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690524497380 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690524497752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524497752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690524498070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1690524498980 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690524498980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524499084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1690524499086 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1690524499086 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690524499086 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1690524499110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690524499152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690524499309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690524499348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690524499555 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524499911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/output_files/ADC_250_2FIFO.fit.smsg " "Generated suppressed messages file E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/output_files/ADC_250_2FIFO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690524500181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5923 " "Peak virtual memory: 5923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690524500583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 14:08:20 2023 " "Processing ended: Fri Jul 28 14:08:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690524500583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690524500583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690524500583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690524500583 ""}
