// Seed: 1919379529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1 or id_9[-1]) begin : LABEL_0
    id_15 -= -1;
  end
  genvar id_25;
  id_26 :
  assert property (@(posedge id_19) id_26)
  else $clog2(49);
  ;
  wire id_27;
  ;
  wire id_28;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  xnor primCall (
      id_4,
      id_19,
      id_27,
      id_22,
      id_16,
      id_29,
      id_26,
      id_21,
      id_1,
      id_28,
      id_13,
      id_20,
      id_24,
      id_11,
      id_14,
      id_2,
      id_12,
      id_23,
      id_10
  );
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  wor  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  logic [7:0] id_28;
  assign id_17 = id_24 & id_28[-1];
  assign id_24 = -1;
  assign module_1 = -1;
  logic [-1 : 1] id_29;
  module_0 modCall_1 (
      id_8,
      id_20,
      id_27,
      id_21,
      id_15,
      id_20,
      id_24,
      id_18,
      id_28,
      id_21,
      id_13,
      id_14,
      id_5,
      id_15,
      id_15,
      id_4,
      id_11,
      id_21,
      id_21,
      id_27,
      id_23,
      id_22,
      id_24,
      id_15
  );
endmodule
