;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMP 1, 30
	JMN 0, -202
	ADD 219, 60
	ADD 219, 60
	ADD 219, 60
	MOV #-11, <-20
	MOV #-111, <-23
	CMP 100, 8
	SLT 211, 60
	JMN 0, -202
	JMN 0, -202
	ADD 100, 8
	SUB @9, @2
	SUB @9, @2
	SUB <1, 5
	JMP 100, 8
	JMP 20, #10
	SPL <-11, @-28
	SUB -207, <-126
	SUB -207, <-126
	JMP @300, 90
	SLT 102, 28
	JMP 1, 30
	SUB @121, 106
	SUB @121, 106
	SUB @121, @106
	SUB @121, @106
	SUB @121, 103
	MOV <31, 55
	SUB @121, 103
	ADD 30, 9
	SUB @121, 103
	DJN -1, @-20
	MOV -0, @0
	DJN -1, @-20
	MOV <1, 5
	MOV 10, 300
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SUB <31, 55
	SUB @121, @106
	MOV -11, <-20
	ADD <211, 60
	MOV -11, <-20
