force clock 1 0, 0 {1 ns} -r 2 ns
force reset 1 10 ns
force reset 0 15 ns

# Init
force ecktimer 0 20 ns
force rstcktimer 1 20 ns
force rsttime 1 20 ns
force etime 0 20 ns
force eNS 1 20 ns
force cMuxNS 00 20 ns
force cMuxP 1 20 ns
force eP 1 20 ns
force cMuxEW 10 20 ns
force eEW 1 20 ns

# S0
force ecktimer 1 30 ns
force rstcktimer 0 30 ns
force rsttime 0 30 ns
force etime 0 30 ns
force eNS 0 30 ns
force eP 0 30 ns
force eEW 0 30 ns

# S2
force ecktimer 0 76 ns
force rstcktimer 1 76 ns
force rsttime 0 76 ns
force etime 1 76 ns
force eNS 0 76 ns
force eP 0 76 ns
force eEW 0 76 ns

# S3
force ecktimer 0 80 ns
force rstcktimer 0 80 ns
force rsttime 0 80 ns
force etime 0 80 ns
force eNS 1 80 ns
force cMuxNS 01 80 ns
force eP 0 80 ns
force eEW 0 80 ns

# S4
force ecktimer 0 86 ns
force rstcktimer 0 86 ns
force rsttime 0 86 ns
force etime 0 86 ns
force eNS 1 86 ns
force cMuxNS 10 86 ns
force cMuxP 1 86 ns
force eP 1 86 ns
force cMuxEW 10 86 ns
force eEW 1 86  ns

# S5
force ecktimer 0 90 ns
force rstcktimer 0 90 ns
force rsttime 0 90 ns
force etime 0 90 ns
force eNS 0 90 ns
force eP 0 90 ns
force cMuxEW 00 90 ns
force eEW 1 90 ns

# S6
force ecktimer 0 136 ns
force rstcktimer 0 136 ns
force rsttime 0 136 ns
force etime 0 136 ns
force eNS 0 136 ns
force eP 0 136 ns
force cMuxEW 01 136 ns
force eEW 1 136 ns

# S7
force ecktimer 0 141 ns
force rstcktimer 0 141 ns
force rsttime 0 141 ns
force etime 0 141 ns
force eNS 0 141 ns
force cMuxP 0 141 ns
force eP 1 141 ns
force cMuxEW 10 141 ns
force eEW 1 141 ns

# S8
force ecktimer 0 186 ns
force rstcktimer 1 186 ns
force rsttime 1 186 ns
force etime 0 186 ns
force eNS 1 186 ns
force cMuxNS 00 186 ns
force eP 1 186 ns
force cMuxP 1 186 ns
force eEW 0 186 ns

# S0
force ecktimer 1 198 ns
force rstcktimer 0 198 ns
force rsttime 0 198 ns
force etime 0 198 ns
force eNS 0 198 ns
force eP 0 198 ns
force eEW 0 198 ns