{"vcs1":{"timestamp_begin":1741088066.767621129, "rt":4.30, "ut":4.04, "st":0.21}}
{"vcselab":{"timestamp_begin":1741088071.155924360, "rt":0.19, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1741088071.408996844, "rt":0.30, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741088066.447715607}
{"VCS_COMP_START_TIME": 1741088066.447715607}
{"VCS_COMP_END_TIME": 1741088071.785166720}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 352336}}
{"vcselab": {"peak_mem": 158220}}
