// Seed: 2997502456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input tri0 id_2,
    output tri id_3,
    output wand id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri1 id_7
);
  logic [7:0][1] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
