$date
	Mon Jul 15 22:39:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module digital_tb $end
$var wire 1 ! z $end
$var wire 40 " state_string [40:1] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope function state_to_string $end
$var reg 2 & state [1:0] $end
$upscope $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var reg 2 ' current_state [1:0] $end
$var reg 2 ( next_state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
1$
0#
b100000100100000001000000010000000100000 "
0!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
0$
#105000
1#
#110000
0#
#115000
1#
#120000
b1 (
0#
1%
#125000
b10 (
b100001000100000001000000010000000100000 "
b1 &
b1 '
1#
#130000
0#
#135000
1!
b100001100100000001000000010000000100000 "
b10 &
b10 '
1#
#140000
0#
#145000
1#
#150000
b0 (
0!
0#
0%
#155000
b100000100100000001000000010000000100000 "
b0 &
b0 '
1#
#160000
b1 (
0#
1%
#165000
b10 (
b100001000100000001000000010000000100000 "
b1 &
b1 '
1#
#170000
0#
#175000
1!
b100001100100000001000000010000000100000 "
b10 &
b10 '
1#
#180000
0!
b0 (
0#
0%
#185000
b100000100100000001000000010000000100000 "
b0 &
b0 '
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#280000
0#
#285000
1#
#290000
0#
