#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x558cf0b70000 .scope module, "banco_final_logic" "banco_final_logic" 2 4;
 .timescale 0 0;
v0x558cf0bc3a60_0 .net "D0_pop", 0 0, v0x558cf0bc2c40_0;  1 drivers
v0x558cf0bc3b20_0 .net "D1_pop", 0 0, v0x558cf0bc2d30_0;  1 drivers
v0x558cf0bc3be0_0 .net "clk", 0 0, v0x558cf0bc2e40_0;  1 drivers
v0x558cf0bc3c80_0 .net "data_out_D0", 5 0, v0x558cf0bbbff0_0;  1 drivers
v0x558cf0bc3d20_0 .net "data_out_D1", 5 0, v0x558cf0bbdf60_0;  1 drivers
v0x558cf0bc3dc0_0 .net "data_out_VC0", 5 0, v0x558cf0bc3110_0;  1 drivers
v0x558cf0bc3f10_0 .net "data_out_VC1", 5 0, v0x558cf0bc31d0_0;  1 drivers
v0x558cf0bc4060_0 .net "empty_fifo_VC0", 0 0, v0x558cf0bc3290_0;  1 drivers
v0x558cf0bc4100_0 .net "empty_fifo_VC1", 0 0, v0x558cf0bc33c0_0;  1 drivers
v0x558cf0bc4230_0 .net "error_D0", 0 0, L_0x558cf0bd4ba0;  1 drivers
v0x558cf0bc42d0_0 .net "error_D1", 0 0, L_0x558cf0bd5970;  1 drivers
v0x558cf0bc4370_0 .net "pop_VC0_fifo", 0 0, v0x558cf0bc0000_0;  1 drivers
v0x558cf0bc44a0_0 .net "pop_VC1_fifo", 0 0, v0x558cf0bc0190_0;  1 drivers
v0x558cf0bc45d0_0 .net "reset_L", 0 0, v0x558cf0bc3800_0;  1 drivers
S_0x558cf0b70190 .scope module, "final_logic_cond" "final_logic" 2 9, 3 5 0, S_0x558cf0b70000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data_out_VC0";
    .port_info 1 /INPUT 6 "data_out_VC1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "empty_fifo_VC0";
    .port_info 5 /INPUT 1 "empty_fifo_VC1";
    .port_info 6 /INPUT 1 "D0_pop";
    .port_info 7 /INPUT 1 "D1_pop";
    .port_info 8 /OUTPUT 6 "data_out_D0";
    .port_info 9 /OUTPUT 6 "data_out_D1";
    .port_info 10 /OUTPUT 1 "pop_VC0_fifo";
    .port_info 11 /OUTPUT 1 "pop_VC1_fifo";
    .port_info 12 /OUTPUT 1 "error_D1";
    .port_info 13 /OUTPUT 1 "error_D0";
P_0x558cf0b9dcf0 .param/l "address_width" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x558cf0b9dd30 .param/l "data_width" 0 3 6, +C4<00000000000000000000000000000110>;
v0x558cf0bc1450_0 .net "D0_out", 5 0, v0x558cf0bbef20_0;  1 drivers
v0x558cf0bc1530_0 .net "D0_pop", 0 0, v0x558cf0bc2c40_0;  alias, 1 drivers
v0x558cf0bc15f0_0 .net "D0_push", 0 0, v0x558cf0bbf030_0;  1 drivers
v0x558cf0bc1690_0 .net "D1_out", 5 0, v0x558cf0bbf100_0;  1 drivers
v0x558cf0bc1730_0 .net "D1_pop", 0 0, v0x558cf0bc2d30_0;  alias, 1 drivers
v0x558cf0bc1820_0 .net "D1_push", 0 0, v0x558cf0bbf200_0;  1 drivers
v0x558cf0bc18c0_0 .net "almost_empty_fifo_D0", 0 0, L_0x558cf0bd4e90;  1 drivers
v0x558cf0bc1960_0 .net "almost_empty_fifo_D1", 0 0, L_0x558cf0bd5d70;  1 drivers
v0x558cf0bc1a00_0 .net "clk", 0 0, v0x558cf0bc2e40_0;  alias, 1 drivers
v0x558cf0bc1b30_0 .net "data_out_D0", 5 0, v0x558cf0bbbff0_0;  alias, 1 drivers
v0x558cf0bc1bd0_0 .net "data_out_D1", 5 0, v0x558cf0bbdf60_0;  alias, 1 drivers
v0x558cf0bc1c70_0 .net "data_out_VC0", 5 0, v0x558cf0bc3110_0;  alias, 1 drivers
v0x558cf0bc1d10_0 .net "data_out_VC1", 5 0, v0x558cf0bc31d0_0;  alias, 1 drivers
v0x558cf0bc1e00_0 .net "empty_fifo_D0", 0 0, L_0x558cf0bd48d0;  1 drivers
v0x558cf0bc1ea0_0 .net "empty_fifo_D1", 0 0, L_0x558cf0bd56f0;  1 drivers
v0x558cf0bc1f40_0 .net "empty_fifo_VC0", 0 0, v0x558cf0bc3290_0;  alias, 1 drivers
v0x558cf0bc1fe0_0 .net "empty_fifo_VC1", 0 0, v0x558cf0bc33c0_0;  alias, 1 drivers
v0x558cf0bc2190_0 .net "error_D0", 0 0, L_0x558cf0bd4ba0;  alias, 1 drivers
v0x558cf0bc2260_0 .net "error_D1", 0 0, L_0x558cf0bd5970;  alias, 1 drivers
v0x558cf0bc2330_0 .net "full_fifo_D0", 0 0, L_0x558cf0bd4740;  1 drivers
v0x558cf0bc2400_0 .net "full_fifo_D1", 0 0, L_0x558cf0bd5420;  1 drivers
v0x558cf0bc24d0_0 .net "fulloralmostfull_D0", 0 0, L_0x558cf0bd51f0;  1 drivers
v0x558cf0bc2570_0 .net "fulloralmostfull_D1", 0 0, L_0x558cf0bd6040;  1 drivers
v0x558cf0bc2610_0 .net "pop_VC0_fifo", 0 0, v0x558cf0bc0000_0;  alias, 1 drivers
v0x558cf0bc2700_0 .net "pop_VC1_fifo", 0 0, v0x558cf0bc0190_0;  alias, 1 drivers
v0x558cf0bc27f0_0 .net "reset_L", 0 0, v0x558cf0bc3800_0;  alias, 1 drivers
S_0x558cf0b61690 .scope module, "u_D0_fifo" "D0_fifo" 3 36, 4 1 0, S_0x558cf0b70190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "wr_enable";
    .port_info 3 /INPUT 1 "rd_enable";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /OUTPUT 1 "full_fifo_D0";
    .port_info 6 /OUTPUT 1 "empty_fifo_D0";
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D0";
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D0";
    .port_info 9 /OUTPUT 1 "error_D0";
    .port_info 10 /OUTPUT 6 "data_out_D0";
P_0x558cf0b9f0d0 .param/l "address_width" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x558cf0b9f110 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000000110>;
P_0x558cf0b9f150 .param/l "size_fifo" 0 4 16, +C4<00000000000000000000000000000100>;
v0x558cf0b8d040_0 .net *"_ivl_0", 31 0, L_0x558cf0bc4670;  1 drivers
L_0x7f39021750a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0b8c770_0 .net *"_ivl_11", 28 0, L_0x7f39021750a8;  1 drivers
L_0x7f39021750f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0b9b920_0 .net/2u *"_ivl_12", 31 0, L_0x7f39021750f0;  1 drivers
v0x558cf0b9c760_0 .net *"_ivl_16", 31 0, L_0x558cf0bd4a60;  1 drivers
L_0x7f3902175138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0b9d6e0_0 .net *"_ivl_19", 28 0, L_0x7f3902175138;  1 drivers
L_0x7f3902175180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558cf0b93d10_0 .net/2u *"_ivl_20", 31 0, L_0x7f3902175180;  1 drivers
v0x558cf0b94b50_0 .net *"_ivl_24", 31 0, L_0x558cf0bd4d60;  1 drivers
L_0x7f39021751c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbb4f0_0 .net *"_ivl_27", 28 0, L_0x7f39021751c8;  1 drivers
L_0x7f3902175210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbb5d0_0 .net/2u *"_ivl_28", 31 0, L_0x7f3902175210;  1 drivers
L_0x7f3902175018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbb6b0_0 .net *"_ivl_3", 28 0, L_0x7f3902175018;  1 drivers
v0x558cf0bbb790_0 .net *"_ivl_32", 31 0, L_0x558cf0bd5070;  1 drivers
L_0x7f3902175258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbb870_0 .net *"_ivl_35", 28 0, L_0x7f3902175258;  1 drivers
L_0x7f39021752a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbb950_0 .net/2u *"_ivl_36", 31 0, L_0x7f39021752a0;  1 drivers
L_0x7f3902175060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbba30_0 .net/2u *"_ivl_4", 31 0, L_0x7f3902175060;  1 drivers
v0x558cf0bbbb10_0 .net *"_ivl_8", 31 0, L_0x558cf0bd47e0;  1 drivers
v0x558cf0bbbbf0_0 .net "almost_empty_fifo_D0", 0 0, L_0x558cf0bd4e90;  alias, 1 drivers
v0x558cf0bbbcb0_0 .net "almost_full_fifo_D0", 0 0, L_0x558cf0bd51f0;  alias, 1 drivers
v0x558cf0bbbd70_0 .net "clk", 0 0, v0x558cf0bc2e40_0;  alias, 1 drivers
v0x558cf0bbbe30_0 .var "cnt", 2 0;
v0x558cf0bbbf10_0 .net "data_in", 5 0, v0x558cf0bbef20_0;  alias, 1 drivers
v0x558cf0bbbff0_0 .var "data_out_D0", 5 0;
v0x558cf0bbc0d0_0 .net "empty_fifo_D0", 0 0, L_0x558cf0bd48d0;  alias, 1 drivers
v0x558cf0bbc190_0 .net "error_D0", 0 0, L_0x558cf0bd4ba0;  alias, 1 drivers
v0x558cf0bbc250_0 .net "full_fifo_D0", 0 0, L_0x558cf0bd4740;  alias, 1 drivers
v0x558cf0bbc310 .array "mem", 3 0, 5 0;
v0x558cf0bbc3d0_0 .net "rd_enable", 0 0, v0x558cf0bc2c40_0;  alias, 1 drivers
v0x558cf0bbc490_0 .var "rd_ptr", 1 0;
v0x558cf0bbc570_0 .net "reset_L", 0 0, v0x558cf0bc3800_0;  alias, 1 drivers
v0x558cf0bbc630_0 .net "wr_enable", 0 0, v0x558cf0bbf030_0;  alias, 1 drivers
v0x558cf0bbc6f0_0 .var "wr_ptr", 1 0;
E_0x558cf0b66d30 .event posedge, v0x558cf0bbbd70_0;
L_0x558cf0bc4670 .concat [ 3 29 0 0], v0x558cf0bbbe30_0, L_0x7f3902175018;
L_0x558cf0bd4740 .cmp/eq 32, L_0x558cf0bc4670, L_0x7f3902175060;
L_0x558cf0bd47e0 .concat [ 3 29 0 0], v0x558cf0bbbe30_0, L_0x7f39021750a8;
L_0x558cf0bd48d0 .cmp/eq 32, L_0x558cf0bd47e0, L_0x7f39021750f0;
L_0x558cf0bd4a60 .concat [ 3 29 0 0], v0x558cf0bbbe30_0, L_0x7f3902175138;
L_0x558cf0bd4ba0 .cmp/gt 32, L_0x558cf0bd4a60, L_0x7f3902175180;
L_0x558cf0bd4d60 .concat [ 3 29 0 0], v0x558cf0bbbe30_0, L_0x7f39021751c8;
L_0x558cf0bd4e90 .cmp/eq 32, L_0x558cf0bd4d60, L_0x7f3902175210;
L_0x558cf0bd5070 .concat [ 3 29 0 0], v0x558cf0bbbe30_0, L_0x7f3902175258;
L_0x558cf0bd51f0 .cmp/eq 32, L_0x558cf0bd5070, L_0x7f39021752a0;
S_0x558cf0bbc930 .scope module, "u_D1_fifo" "D1_fifo" 3 50, 5 1 0, S_0x558cf0b70190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "wr_enable";
    .port_info 3 /INPUT 1 "rd_enable";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /OUTPUT 1 "full_fifo_D1";
    .port_info 6 /OUTPUT 1 "empty_fifo_D1";
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D1";
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D1";
    .port_info 9 /OUTPUT 1 "error_D1";
    .port_info 10 /OUTPUT 6 "data_out_D1";
P_0x558cf0ba0da0 .param/l "address_width" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x558cf0ba0de0 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000000110>;
P_0x558cf0ba0e20 .param/l "size_fifo" 0 5 16, +C4<00000000000000000000000000000100>;
v0x558cf0bbcd10_0 .net *"_ivl_0", 31 0, L_0x558cf0bd5380;  1 drivers
L_0x7f3902175378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbcdf0_0 .net *"_ivl_11", 28 0, L_0x7f3902175378;  1 drivers
L_0x7f39021753c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbced0_0 .net/2u *"_ivl_12", 31 0, L_0x7f39021753c0;  1 drivers
v0x558cf0bbcfc0_0 .net *"_ivl_16", 31 0, L_0x558cf0bd5880;  1 drivers
L_0x7f3902175408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd0a0_0 .net *"_ivl_19", 28 0, L_0x7f3902175408;  1 drivers
L_0x7f3902175450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd1d0_0 .net/2u *"_ivl_20", 31 0, L_0x7f3902175450;  1 drivers
v0x558cf0bbd2b0_0 .net *"_ivl_24", 31 0, L_0x558cf0bd5b30;  1 drivers
L_0x7f3902175498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd390_0 .net *"_ivl_27", 28 0, L_0x7f3902175498;  1 drivers
L_0x7f39021754e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd470_0 .net/2u *"_ivl_28", 31 0, L_0x7f39021754e0;  1 drivers
L_0x7f39021752e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd550_0 .net *"_ivl_3", 28 0, L_0x7f39021752e8;  1 drivers
v0x558cf0bbd630_0 .net *"_ivl_32", 31 0, L_0x558cf0bd5f50;  1 drivers
L_0x7f3902175528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd710_0 .net *"_ivl_35", 28 0, L_0x7f3902175528;  1 drivers
L_0x7f3902175570 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd7f0_0 .net/2u *"_ivl_36", 31 0, L_0x7f3902175570;  1 drivers
L_0x7f3902175330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558cf0bbd8d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3902175330;  1 drivers
v0x558cf0bbd9b0_0 .net *"_ivl_8", 31 0, L_0x558cf0bd55b0;  1 drivers
v0x558cf0bbda90_0 .net "almost_empty_fifo_D1", 0 0, L_0x558cf0bd5d70;  alias, 1 drivers
v0x558cf0bbdb50_0 .net "almost_full_fifo_D1", 0 0, L_0x558cf0bd6040;  alias, 1 drivers
v0x558cf0bbdd20_0 .net "clk", 0 0, v0x558cf0bc2e40_0;  alias, 1 drivers
v0x558cf0bbddc0_0 .var "cnt", 2 0;
v0x558cf0bbde80_0 .net "data_in", 5 0, v0x558cf0bbf100_0;  alias, 1 drivers
v0x558cf0bbdf60_0 .var "data_out_D1", 5 0;
v0x558cf0bbe040_0 .net "empty_fifo_D1", 0 0, L_0x558cf0bd56f0;  alias, 1 drivers
v0x558cf0bbe100_0 .net "error_D1", 0 0, L_0x558cf0bd5970;  alias, 1 drivers
v0x558cf0bbe1c0_0 .net "full_fifo_D1", 0 0, L_0x558cf0bd5420;  alias, 1 drivers
v0x558cf0bbe280 .array "mem", 3 0, 5 0;
v0x558cf0bbe340_0 .net "rd_enable", 0 0, v0x558cf0bc2d30_0;  alias, 1 drivers
v0x558cf0bbe400_0 .var "rd_ptr", 1 0;
v0x558cf0bbe4e0_0 .net "reset_L", 0 0, v0x558cf0bc3800_0;  alias, 1 drivers
v0x558cf0bbe5b0_0 .net "wr_enable", 0 0, v0x558cf0bbf200_0;  alias, 1 drivers
v0x558cf0bbe650_0 .var "wr_ptr", 1 0;
L_0x558cf0bd5380 .concat [ 3 29 0 0], v0x558cf0bbddc0_0, L_0x7f39021752e8;
L_0x558cf0bd5420 .cmp/eq 32, L_0x558cf0bd5380, L_0x7f3902175330;
L_0x558cf0bd55b0 .concat [ 3 29 0 0], v0x558cf0bbddc0_0, L_0x7f3902175378;
L_0x558cf0bd56f0 .cmp/eq 32, L_0x558cf0bd55b0, L_0x7f39021753c0;
L_0x558cf0bd5880 .concat [ 3 29 0 0], v0x558cf0bbddc0_0, L_0x7f3902175408;
L_0x558cf0bd5970 .cmp/gt 32, L_0x558cf0bd5880, L_0x7f3902175450;
L_0x558cf0bd5b30 .concat [ 3 29 0 0], v0x558cf0bbddc0_0, L_0x7f3902175498;
L_0x558cf0bd5d70 .cmp/eq 32, L_0x558cf0bd5b30, L_0x7f39021754e0;
L_0x558cf0bd5f50 .concat [ 3 29 0 0], v0x558cf0bbddc0_0, L_0x7f3902175528;
L_0x558cf0bd6040 .cmp/eq 32, L_0x558cf0bd5f50, L_0x7f3902175570;
S_0x558cf0bbe8f0 .scope module, "u_arbitro_enrutamiento" "arbitro_enrutamiento" 3 19, 6 5 0, S_0x558cf0b70190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "VC0";
    .port_info 1 /INPUT 6 "VC1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "VC0_empty";
    .port_info 5 /INPUT 1 "VC1_empty";
    .port_info 6 /INPUT 1 "D1_pause";
    .port_info 7 /INPUT 1 "D0_pause";
    .port_info 8 /OUTPUT 1 "VC1_pop";
    .port_info 9 /OUTPUT 1 "VC0_pop";
    .port_info 10 /OUTPUT 1 "D0_push";
    .port_info 11 /OUTPUT 1 "D1_push";
    .port_info 12 /OUTPUT 6 "D0_out";
    .port_info 13 /OUTPUT 6 "D1_out";
v0x558cf0bc04f0_0 .net "D0_out", 5 0, v0x558cf0bbef20_0;  alias, 1 drivers
v0x558cf0bc05d0_0 .net "D0_pause", 0 0, L_0x558cf0bd51f0;  alias, 1 drivers
v0x558cf0bc06e0_0 .net "D0_push", 0 0, v0x558cf0bbf030_0;  alias, 1 drivers
v0x558cf0bc07d0_0 .net "D1_out", 5 0, v0x558cf0bbf100_0;  alias, 1 drivers
v0x558cf0bc08c0_0 .net "D1_pause", 0 0, L_0x558cf0bd6040;  alias, 1 drivers
v0x558cf0bc0a00_0 .net "D1_push", 0 0, v0x558cf0bbf200_0;  alias, 1 drivers
v0x558cf0bc0af0_0 .net "VC0", 5 0, v0x558cf0bc3110_0;  alias, 1 drivers
v0x558cf0bc0b90_0 .net "VC0_empty", 0 0, v0x558cf0bc3290_0;  alias, 1 drivers
v0x558cf0bc0c80_0 .net "VC0_pop", 0 0, v0x558cf0bc0000_0;  alias, 1 drivers
v0x558cf0bc0db0_0 .net "VC1", 5 0, v0x558cf0bc31d0_0;  alias, 1 drivers
v0x558cf0bc0e50_0 .net "VC1_empty", 0 0, v0x558cf0bc33c0_0;  alias, 1 drivers
v0x558cf0bc0ef0_0 .net "VC1_pop", 0 0, v0x558cf0bc0190_0;  alias, 1 drivers
v0x558cf0bc0f90_0 .net "clk", 0 0, v0x558cf0bc2e40_0;  alias, 1 drivers
v0x558cf0bc10c0_0 .net "pop_delay_VC0", 0 0, v0x558cf0bc02d0_0;  1 drivers
v0x558cf0bc1160_0 .net "pop_delay_VC1", 0 0, v0x558cf0bc03a0_0;  1 drivers
v0x558cf0bc1250_0 .net "reset_L", 0 0, v0x558cf0bc3800_0;  alias, 1 drivers
S_0x558cf0bbec10 .scope module, "u_arbitro_muxes" "arbitro_mux" 6 13, 7 1 0, S_0x558cf0bbe8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_L";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 6 "VC0";
    .port_info 3 /INPUT 6 "VC1";
    .port_info 4 /INPUT 1 "pop_delay_VC0";
    .port_info 5 /INPUT 1 "pop_delay_VC1";
    .port_info 6 /INPUT 1 "VC0_empty";
    .port_info 7 /INPUT 1 "VC1_empty";
    .port_info 8 /OUTPUT 6 "D0_out";
    .port_info 9 /OUTPUT 6 "D1_out";
    .port_info 10 /OUTPUT 1 "D0_push";
    .port_info 11 /OUTPUT 1 "D1_push";
v0x558cf0bbef20_0 .var "D0_out", 5 0;
v0x558cf0bbf030_0 .var "D0_push", 0 0;
v0x558cf0bbf100_0 .var "D1_out", 5 0;
v0x558cf0bbf200_0 .var "D1_push", 0 0;
v0x558cf0bbf2d0_0 .net "VC0", 5 0, v0x558cf0bc3110_0;  alias, 1 drivers
v0x558cf0bbf3c0_0 .net "VC0_empty", 0 0, v0x558cf0bc3290_0;  alias, 1 drivers
v0x558cf0bbf460_0 .net "VC1", 5 0, v0x558cf0bc31d0_0;  alias, 1 drivers
v0x558cf0bbf520_0 .net "VC1_empty", 0 0, v0x558cf0bc33c0_0;  alias, 1 drivers
v0x558cf0bbf5e0_0 .net "clk", 0 0, v0x558cf0bc2e40_0;  alias, 1 drivers
v0x558cf0bbf680_0 .net "pop_delay_VC0", 0 0, v0x558cf0bc02d0_0;  alias, 1 drivers
v0x558cf0bbf740_0 .net "pop_delay_VC1", 0 0, v0x558cf0bc03a0_0;  alias, 1 drivers
v0x558cf0bbf800_0 .net "reset_L", 0 0, v0x558cf0bc3800_0;  alias, 1 drivers
S_0x558cf0bbfa70 .scope module, "u_logica_pops" "logica_pops" 6 39, 8 1 0, S_0x558cf0bbe8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VC0_empty";
    .port_info 1 /INPUT 1 "VC1_empty";
    .port_info 2 /INPUT 1 "D0_pause";
    .port_info 3 /INPUT 1 "D1_pause";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "VC0_pop";
    .port_info 6 /OUTPUT 1 "VC1_pop";
    .port_info 7 /OUTPUT 1 "pop_delay_VC0";
    .port_info 8 /OUTPUT 1 "pop_delay_VC1";
v0x558cf0bbfdd0_0 .net "D0_pause", 0 0, L_0x558cf0bd51f0;  alias, 1 drivers
v0x558cf0bbfe90_0 .net "D1_pause", 0 0, L_0x558cf0bd6040;  alias, 1 drivers
v0x558cf0bbff30_0 .net "VC0_empty", 0 0, v0x558cf0bc3290_0;  alias, 1 drivers
v0x558cf0bc0000_0 .var "VC0_pop", 0 0;
v0x558cf0bc00a0_0 .net "VC1_empty", 0 0, v0x558cf0bc33c0_0;  alias, 1 drivers
v0x558cf0bc0190_0 .var "VC1_pop", 0 0;
v0x558cf0bc0230_0 .net "clk", 0 0, v0x558cf0bc2e40_0;  alias, 1 drivers
v0x558cf0bc02d0_0 .var "pop_delay_VC0", 0 0;
v0x558cf0bc03a0_0 .var "pop_delay_VC1", 0 0;
E_0x558cf0b69260 .event edge, v0x558cf0bbbcb0_0, v0x558cf0bbdb50_0, v0x558cf0bbf520_0, v0x558cf0bbf3c0_0;
S_0x558cf0bc2930 .scope module, "probador_final_logic" "probador_final_logic" 2 27, 9 1 0, S_0x558cf0b70000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "data_out_VC0";
    .port_info 1 /OUTPUT 6 "data_out_VC1";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "reset_L";
    .port_info 4 /OUTPUT 1 "empty_fifo_VC0";
    .port_info 5 /OUTPUT 1 "empty_fifo_VC1";
    .port_info 6 /OUTPUT 1 "D0_pop";
    .port_info 7 /OUTPUT 1 "D1_pop";
    .port_info 8 /INPUT 6 "data_out_D0";
    .port_info 9 /INPUT 6 "data_out_D1";
    .port_info 10 /INPUT 1 "pop_VC0_fifo";
    .port_info 11 /INPUT 1 "pop_VC1_fifo";
    .port_info 12 /INPUT 1 "error_D0";
    .port_info 13 /INPUT 1 "error_D1";
v0x558cf0bc2c40_0 .var "D0_pop", 0 0;
v0x558cf0bc2d30_0 .var "D1_pop", 0 0;
v0x558cf0bc2e40_0 .var "clk", 0 0;
v0x558cf0bc2ee0_0 .net "data_out_D0", 5 0, v0x558cf0bbbff0_0;  alias, 1 drivers
v0x558cf0bc2fd0_0 .net "data_out_D1", 5 0, v0x558cf0bbdf60_0;  alias, 1 drivers
v0x558cf0bc3110_0 .var "data_out_VC0", 5 0;
v0x558cf0bc31d0_0 .var "data_out_VC1", 5 0;
v0x558cf0bc3290_0 .var "empty_fifo_VC0", 0 0;
v0x558cf0bc33c0_0 .var "empty_fifo_VC1", 0 0;
v0x558cf0bc3580_0 .net "error_D0", 0 0, L_0x558cf0bd4ba0;  alias, 1 drivers
v0x558cf0bc3620_0 .net "error_D1", 0 0, L_0x558cf0bd5970;  alias, 1 drivers
v0x558cf0bc36c0_0 .net "pop_VC0_fifo", 0 0, v0x558cf0bc0000_0;  alias, 1 drivers
v0x558cf0bc3760_0 .net "pop_VC1_fifo", 0 0, v0x558cf0bc0190_0;  alias, 1 drivers
v0x558cf0bc3800_0 .var "reset_L", 0 0;
    .scope S_0x558cf0bbec10;
T_0 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bbf800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558cf0bbf3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x558cf0bbf680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x558cf0bbf2d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x558cf0bbf2d0_0;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x558cf0bbf2d0_0;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x558cf0bbf520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x558cf0bbf740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x558cf0bbf460_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x558cf0bbf460_0;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x558cf0bbf460_0;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbef20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bbf200_0, 0;
T_0.9 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558cf0bbfa70;
T_1 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bc0000_0;
    %assign/vec4 v0x558cf0bc02d0_0, 0;
    %load/vec4 v0x558cf0bc0190_0;
    %assign/vec4 v0x558cf0bc03a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558cf0bbfa70;
T_2 ;
    %wait E_0x558cf0b69260;
    %load/vec4 v0x558cf0bbfdd0_0;
    %load/vec4 v0x558cf0bbfe90_0;
    %or;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x558cf0bc00a0_0;
    %inv;
    %load/vec4 v0x558cf0bbff30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558cf0bc0190_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558cf0bc0190_0, 0, 1;
T_2.3 ;
    %load/vec4 v0x558cf0bbff30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558cf0bc0000_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558cf0bc0000_0, 0, 1;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558cf0bc0000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558cf0bc0190_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558cf0b61690;
T_3 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bbc570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558cf0bbc6f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558cf0bbc630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x558cf0bbbf10_0;
    %load/vec4 v0x558cf0bbc6f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558cf0bbc310, 0, 4;
    %load/vec4 v0x558cf0bbc6f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x558cf0bbc6f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558cf0b61690;
T_4 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bbc570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558cf0bbc490_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbbff0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558cf0bbc3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x558cf0bbc490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x558cf0bbc310, 4;
    %assign/vec4 v0x558cf0bbbff0_0, 0;
    %load/vec4 v0x558cf0bbc490_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x558cf0bbc490_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbbff0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558cf0b61690;
T_5 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bbc570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558cf0bbbe30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558cf0bbc630_0;
    %load/vec4 v0x558cf0bbc3d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %load/vec4 v0x558cf0bbbe30_0;
    %assign/vec4 v0x558cf0bbbe30_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x558cf0bbbe30_0;
    %assign/vec4 v0x558cf0bbbe30_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x558cf0bbbe30_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x558cf0bbbe30_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x558cf0bbbe30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558cf0bbbe30_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x558cf0bbbe30_0;
    %assign/vec4 v0x558cf0bbbe30_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558cf0bbc930;
T_6 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bbe4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558cf0bbe650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558cf0bbe5b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x558cf0bbde80_0;
    %load/vec4 v0x558cf0bbe650_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558cf0bbe280, 0, 4;
    %load/vec4 v0x558cf0bbe650_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x558cf0bbe650_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558cf0bbc930;
T_7 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bbe4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558cf0bbe400_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbdf60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558cf0bbe340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x558cf0bbe400_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x558cf0bbe280, 4;
    %assign/vec4 v0x558cf0bbdf60_0, 0;
    %load/vec4 v0x558cf0bbe400_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x558cf0bbe400_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x558cf0bbdf60_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558cf0bbc930;
T_8 ;
    %wait E_0x558cf0b66d30;
    %load/vec4 v0x558cf0bbe4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558cf0bbddc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558cf0bbe5b0_0;
    %load/vec4 v0x558cf0bbe340_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x558cf0bbddc0_0;
    %assign/vec4 v0x558cf0bbddc0_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x558cf0bbddc0_0;
    %assign/vec4 v0x558cf0bbddc0_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x558cf0bbddc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x558cf0bbddc0_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x558cf0bbddc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558cf0bbddc0_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x558cf0bbddc0_0;
    %assign/vec4 v0x558cf0bbddc0_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558cf0bc2930;
T_9 ;
    %vpi_call 9 9 "$dumpfile", "final_logic.vcd" {0 0 0};
    %vpi_call 9 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc3290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc2c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc2d30_0, 0;
    %wait E_0x558cf0b66d30;
    %wait E_0x558cf0b66d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bc3800_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x558cf0bc3110_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x558cf0bc31d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558cf0bc2d30_0, 0, 1;
    %wait E_0x558cf0b66d30;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v0x558cf0bc3110_0, 0;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v0x558cf0bc31d0_0, 0;
    %wait E_0x558cf0b66d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bc3290_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x558cf0bc3110_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x558cf0bc31d0_0, 0;
    %wait E_0x558cf0b66d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bc2c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc2d30_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x558cf0bc3110_0, 0;
    %pushi/vec4 53, 0, 6;
    %assign/vec4 v0x558cf0bc31d0_0, 0;
    %wait E_0x558cf0b66d30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc2c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558cf0bc2d30_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x558cf0bc3110_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x558cf0bc31d0_0, 0;
    %wait E_0x558cf0b66d30;
    %pushi/vec4 61, 0, 6;
    %assign/vec4 v0x558cf0bc3110_0, 0;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x558cf0bc31d0_0, 0;
    %wait E_0x558cf0b66d30;
    %wait E_0x558cf0b66d30;
    %vpi_call 9 54 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x558cf0bc2930;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558cf0bc2e40_0, 0;
    %end;
    .thread T_10;
    .scope S_0x558cf0bc2930;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0x558cf0bc2e40_0;
    %inv;
    %assign/vec4 v0x558cf0bc2e40_0, 0;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./final_logic/banco_final_logic.v";
    "././final_logic/final_logic.v";
    "././final_logic/D0_fifo.v";
    "././final_logic/D1_fifo.v";
    "././arbitro_muxes/arbitro_enrutamiento.v";
    "././arbitro_muxes/arbitro_mux.v";
    "././arbitro_muxes/logica_pops.v";
    "././final_logic/probador_final_logic.v";
