{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667528754720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667528754720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 22:25:54 2022 " "Processing started: Thu Nov 03 22:25:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667528754720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528754720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528754720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667528755329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667528755329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_four_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file two_to_four_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_four_decoder " "Found entity 1: two_to_four_decoder" {  } { { "two_to_four_decoder.v" "" { Text "C:/Users/vcm/Desktop/test/two_to_four_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_to_eight_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file three_to_eight_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_eight_decoder " "Found entity 1: three_to_eight_decoder" {  } { { "three_to_eight_decoder.v" "" { Text "C:/Users/vcm/Desktop/test/three_to_eight_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx.v 1 1 " "Found 1 design units, including 1 entities, in source file sx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sx " "Found entity 1: sx" {  } { { "sx.v" "" { Text "C:/Users/vcm/Desktop/test/sx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/vcm/Desktop/test/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/test/sixteen_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/test/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/test/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/vcm/Desktop/test/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/vcm/Desktop/test/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file m21_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21_32_bit " "Found entity 1: m21_32_bit" {  } { { "m21_32_bit.v" "" { Text "C:/Users/vcm/Desktop/test/m21_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21.v 1 1 " "Found 1 design units, including 1 entities, in source file m21.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21 " "Found entity 1: m21" {  } { { "m21.v" "" { Text "C:/Users/vcm/Desktop/test/m21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/vcm/Desktop/test/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getsig.v 1 1 " "Found 1 design units, including 1 entities, in source file getsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 getSig " "Found entity 1: getSig" {  } { { "getSig.v" "" { Text "C:/Users/vcm/Desktop/test/getSig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/vcm/Desktop/test/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "four_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/test/four_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_to_thirtytwo_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file five_to_thirtytwo_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_to_thirtytwo_decoder " "Found entity 1: five_to_thirtytwo_decoder" {  } { { "five_to_thirtytwo_decoder.v" "" { Text "C:/Users/vcm/Desktop/test/five_to_thirtytwo_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/test/eight_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/vcm/Desktop/test/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/Users/vcm/Desktop/test/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528769986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528769986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_sig " "Found entity 1: ctrl_sig" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528770001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "csa.v" "" { Text "C:/Users/vcm/Desktop/test/csa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528770001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.v" "" { Text "C:/Users/vcm/Desktop/test/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528770001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div4.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div4 " "Found entity 1: clk_div4" {  } { { "clock_div4.v" "" { Text "C:/Users/vcm/Desktop/test/clock_div4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528770001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div2 " "Found entity 1: clock_div2" {  } { { "clock_div2.v" "" { Text "C:/Users/vcm/Desktop/test/clock_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528770001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/vcm/Desktop/test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667528770001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isNotEqual processor.v(105) " "Verilog HDL Implicit Net warning at processor.v(105): created implicit net for \"isNotEqual\"" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isLessThan processor.v(105) " "Verilog HDL Implicit Net warning at processor.v(105): created implicit net for \"isLessThan\"" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_dta processor.v(136) " "Verilog HDL Implicit Net warning at processor.v(136): created implicit net for \"overflow_dta\"" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 four_bit_adder.v(8) " "Verilog HDL Implicit Net warning at four_bit_adder.v(8): created implicit net for \"w1\"" {  } { { "four_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/test/four_bit_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 eight_bit_adder.v(8) " "Verilog HDL Implicit Net warning at eight_bit_adder.v(8): created implicit net for \"w1\"" {  } { { "eight_bit_adder.v" "" { Text "C:/Users/vcm/Desktop/test/eight_bit_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_add ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_add\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_sub ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_sub\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_and ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_and\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_or ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_or\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_sll ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_sll\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_sra ctrl_sig.v(6) " "Verilog HDL Implicit Net warning at ctrl_sig.v(6): created implicit net for \"R_sra\"" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(105) " "Verilog HDL Instantiation warning at processor.v(105): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ctrl_sig.v(6) " "Verilog HDL Instantiation warning at ctrl_sig.v(6): instance has no name" {  } { { "ctrl_sig.v" "" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(111) " "Verilog HDL Instantiation warning at processor.v(111): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1667528770001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zeroes processor.v(101) " "Verilog HDL or VHDL warning at processor.v(101): object \"Zeroes\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R processor.v(103) " "Verilog HDL warning at processor.v(103): object R used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "addi processor.v(103) " "Verilog HDL warning at processor.v(103): object addi used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lw processor.v(103) " "Verilog HDL warning at processor.v(103): object lw used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_add processor.v(103) " "Verilog HDL warning at processor.v(103): object R_add used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_sub processor.v(103) " "Verilog HDL warning at processor.v(103): object R_sub used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(136) " "Verilog HDL assignment warning at processor.v(136): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R 0 processor.v(103) " "Net \"R\" at processor.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lw 0 processor.v(103) " "Net \"lw\" at processor.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_add 0 processor.v(103) " "Net \"R_add\" at processor.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_sub 0 processor.v(103) " "Net \"R_sub\" at processor.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "C:/Users/vcm/Desktop/test/processor.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "processor.v" "pc1" { Text "C:/Users/vcm/Desktop/test/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref pc:pc1\|dffe_ref:pc\[0\].pc_dffe " "Elaborating entity \"dffe_ref\" for hierarchy \"pc:pc1\|dffe_ref:pc\[0\].pc_dffe\"" {  } { { "pc.v" "pc\[0\].pc_dffe" { Text "C:/Users/vcm/Desktop/test/pc.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_3 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_3\"" {  } { { "processor.v" "comb_3" { Text "C:/Users/vcm/Desktop/test/processor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770111 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/vcm/Desktop/test/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1667528770126 "|skeleton|processor:my_processor|alu:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_sig ctrl_sig:comb_48 " "Elaborating entity \"ctrl_sig\" for hierarchy \"ctrl_sig:comb_48\"" {  } { { "processor.v" "comb_48" { Text "C:/Users/vcm/Desktop/test/processor.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getSig ctrl_sig:comb_48\|getSig:comb_3 " "Elaborating entity \"getSig\" for hierarchy \"ctrl_sig:comb_48\|getSig:comb_3\"" {  } { { "ctrl_sig.v" "comb_3" { Text "C:/Users/vcm/Desktop/test/ctrl_sig.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg1\"" {  } { { "processor.v" "reg1" { Text "C:/Users/vcm/Desktop/test/processor.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667528770126 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[31\] data_writeReg\[31\] " "Net \"alu_result\[31\]\", which fans out to \"data_writeReg\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[31\] " "Net is fed by \"alu:alu_dtapath\|data_result\[31\]\"" {  } { { "alu.v" "data_result\[31\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[31\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[31\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[30\] data_writeReg\[30\] " "Net \"alu_result\[30\]\", which fans out to \"data_writeReg\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[30\] " "Net is fed by \"alu:alu_dtapath\|data_result\[30\]\"" {  } { { "alu.v" "data_result\[30\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[30\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[30\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[29\] data_writeReg\[29\] " "Net \"alu_result\[29\]\", which fans out to \"data_writeReg\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[29\] " "Net is fed by \"alu:alu_dtapath\|data_result\[29\]\"" {  } { { "alu.v" "data_result\[29\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[29\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[29\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[28\] data_writeReg\[28\] " "Net \"alu_result\[28\]\", which fans out to \"data_writeReg\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[28\] " "Net is fed by \"alu:alu_dtapath\|data_result\[28\]\"" {  } { { "alu.v" "data_result\[28\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[28\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[28\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[27\] data_writeReg\[27\] " "Net \"alu_result\[27\]\", which fans out to \"data_writeReg\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[27\] " "Net is fed by \"alu:alu_dtapath\|data_result\[27\]\"" {  } { { "alu.v" "data_result\[27\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[27\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[27\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[26\] data_writeReg\[26\] " "Net \"alu_result\[26\]\", which fans out to \"data_writeReg\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[26\] " "Net is fed by \"alu:alu_dtapath\|data_result\[26\]\"" {  } { { "alu.v" "data_result\[26\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[26\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[26\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[25\] data_writeReg\[25\] " "Net \"alu_result\[25\]\", which fans out to \"data_writeReg\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[25\] " "Net is fed by \"alu:alu_dtapath\|data_result\[25\]\"" {  } { { "alu.v" "data_result\[25\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[25\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[25\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[24\] data_writeReg\[24\] " "Net \"alu_result\[24\]\", which fans out to \"data_writeReg\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[24\] " "Net is fed by \"alu:alu_dtapath\|data_result\[24\]\"" {  } { { "alu.v" "data_result\[24\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[24\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[24\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[23\] data_writeReg\[23\] " "Net \"alu_result\[23\]\", which fans out to \"data_writeReg\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[23\] " "Net is fed by \"alu:alu_dtapath\|data_result\[23\]\"" {  } { { "alu.v" "data_result\[23\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[23\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[23\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[22\] data_writeReg\[22\] " "Net \"alu_result\[22\]\", which fans out to \"data_writeReg\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[22\] " "Net is fed by \"alu:alu_dtapath\|data_result\[22\]\"" {  } { { "alu.v" "data_result\[22\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[22\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[22\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[21\] data_writeReg\[21\] " "Net \"alu_result\[21\]\", which fans out to \"data_writeReg\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[21\] " "Net is fed by \"alu:alu_dtapath\|data_result\[21\]\"" {  } { { "alu.v" "data_result\[21\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[21\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[21\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[20\] data_writeReg\[20\] " "Net \"alu_result\[20\]\", which fans out to \"data_writeReg\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[20\] " "Net is fed by \"alu:alu_dtapath\|data_result\[20\]\"" {  } { { "alu.v" "data_result\[20\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[20\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[20\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[19\] data_writeReg\[19\] " "Net \"alu_result\[19\]\", which fans out to \"data_writeReg\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[19\] " "Net is fed by \"alu:alu_dtapath\|data_result\[19\]\"" {  } { { "alu.v" "data_result\[19\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[19\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[19\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[18\] data_writeReg\[18\] " "Net \"alu_result\[18\]\", which fans out to \"data_writeReg\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[18\] " "Net is fed by \"alu:alu_dtapath\|data_result\[18\]\"" {  } { { "alu.v" "data_result\[18\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[18\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[18\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[17\] data_writeReg\[17\] " "Net \"alu_result\[17\]\", which fans out to \"data_writeReg\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[17\] " "Net is fed by \"alu:alu_dtapath\|data_result\[17\]\"" {  } { { "alu.v" "data_result\[17\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[17\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[17\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[16\] data_writeReg\[16\] " "Net \"alu_result\[16\]\", which fans out to \"data_writeReg\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[16\] " "Net is fed by \"alu:alu_dtapath\|data_result\[16\]\"" {  } { { "alu.v" "data_result\[16\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[16\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[16\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[15\] data_writeReg\[15\] " "Net \"alu_result\[15\]\", which fans out to \"data_writeReg\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[15\] " "Net is fed by \"alu:alu_dtapath\|data_result\[15\]\"" {  } { { "alu.v" "data_result\[15\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[15\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[15\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[14\] data_writeReg\[14\] " "Net \"alu_result\[14\]\", which fans out to \"data_writeReg\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[14\] " "Net is fed by \"alu:alu_dtapath\|data_result\[14\]\"" {  } { { "alu.v" "data_result\[14\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[14\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[14\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[13\] data_writeReg\[13\] " "Net \"alu_result\[13\]\", which fans out to \"data_writeReg\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[13\] " "Net is fed by \"alu:alu_dtapath\|data_result\[13\]\"" {  } { { "alu.v" "data_result\[13\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[13\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[13\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "alu_result\[12\] data_writeReg\[12\] " "Net \"alu_result\[12\]\", which fans out to \"data_writeReg\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "alu:alu_dtapath\|data_result\[12\] " "Net is fed by \"alu:alu_dtapath\|data_result\[12\]\"" {  } { { "alu.v" "data_result\[12\]" { Text "C:/Users/vcm/Desktop/test/alu.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1667528770298 ""}  } { { "processor.v" "alu_result\[12\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 100 -1 0 } } { "processor.v" "data_writeReg\[12\]" { Text "C:/Users/vcm/Desktop/test/processor.v" 90 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667528770298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vcm/Desktop/test/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/vcm/Desktop/test/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 60 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 60 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667528770408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 03 22:26:10 2022 " "Processing ended: Thu Nov 03 22:26:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667528770408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667528770408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667528770408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528770408 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 62 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 62 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667528771095 ""}
