Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Feb 26 13:15:23 2020
| Host         : ece-bel215-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hardware_wrapper_timing_summary_routed.rpt -rpx hardware_wrapper_timing_summary_routed.rpx
| Design       : hardware_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.339        0.000                      0                  170        0.182        0.000                      0                  170        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.339        0.000                      0                  170        0.182        0.000                      0                  170        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 2.950ns (47.714%)  route 3.233ns (52.286%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.686    10.170    memory_reader_instance/spi_instance/enable4_in
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.294 r  memory_reader_instance/spi_instance/block_memory_i_1/O
                         net (fo=3, routed)           0.508    10.802    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.124    10.926 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.630    11.556    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_4
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.534    12.926    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.448    13.374    
                         clock uncertainty           -0.035    13.338    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.895    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.950ns (48.060%)  route 3.188ns (51.940%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.686    10.170    memory_reader_instance/spi_instance/enable4_in
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.294 r  memory_reader_instance/spi_instance/block_memory_i_1/O
                         net (fo=3, routed)           0.511    10.805    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.124    10.929 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.583    11.512    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_5
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.531    12.923    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.425    13.348    
                         clock uncertainty           -0.035    13.312    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.869    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.826ns (52.159%)  route 2.592ns (47.841%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.643    10.127    memory_reader_instance/enable4_in
    SLICE_X36Y28         LUT5 (Prop_lut5_I3_O)        0.124    10.251 r  memory_reader_instance//i_/O
                         net (fo=6, routed)           0.541    10.792    memory_reader_instance/address
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564    12.956    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[0]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.107    memory_reader_instance/address_reg[0]
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.826ns (52.159%)  route 2.592ns (47.841%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.643    10.127    memory_reader_instance/enable4_in
    SLICE_X36Y28         LUT5 (Prop_lut5_I3_O)        0.124    10.251 r  memory_reader_instance//i_/O
                         net (fo=6, routed)           0.541    10.792    memory_reader_instance/address
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564    12.956    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[3]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.107    memory_reader_instance/address_reg[3]
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.826ns (52.159%)  route 2.592ns (47.841%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.643    10.127    memory_reader_instance/enable4_in
    SLICE_X36Y28         LUT5 (Prop_lut5_I3_O)        0.124    10.251 r  memory_reader_instance//i_/O
                         net (fo=6, routed)           0.541    10.792    memory_reader_instance/address
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564    12.956    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[4]/C
                         clock pessimism              0.391    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.107    memory_reader_instance/address_reg[4]
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/data_x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.826ns (52.936%)  route 2.513ns (47.064%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.608    10.091    memory_reader_instance/enable4_in
    SLICE_X34Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  memory_reader_instance/data_x[7]_i_1/O
                         net (fo=8, routed)           0.497    10.712    memory_reader_instance/load_x9_out
    SLICE_X34Y29         FDRE                                         r  memory_reader_instance/data_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.492    12.884    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  memory_reader_instance/data_x_reg[5]/C
                         clock pessimism              0.425    13.309    
                         clock uncertainty           -0.035    13.274    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169    13.105    memory_reader_instance/data_x_reg[5]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/data_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 2.826ns (54.282%)  route 2.380ns (45.718%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.608    10.091    memory_reader_instance/enable4_in
    SLICE_X34Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  memory_reader_instance/data_x[7]_i_1/O
                         net (fo=8, routed)           0.365    10.580    memory_reader_instance/load_x9_out
    SLICE_X33Y28         FDRE                                         r  memory_reader_instance/data_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.491    12.883    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  memory_reader_instance/data_x_reg[0]/C
                         clock pessimism              0.391    13.274    
                         clock uncertainty           -0.035    13.239    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205    13.034    memory_reader_instance/data_x_reg[0]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/data_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 2.826ns (54.268%)  route 2.382ns (45.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.608    10.091    memory_reader_instance/enable4_in
    SLICE_X34Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  memory_reader_instance/data_x[7]_i_1/O
                         net (fo=8, routed)           0.366    10.581    memory_reader_instance/load_x9_out
    SLICE_X35Y27         FDRE                                         r  memory_reader_instance/data_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.489    12.881    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  memory_reader_instance/data_x_reg[2]/C
                         clock pessimism              0.425    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.066    memory_reader_instance/data_x_reg[2]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/data_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 2.826ns (54.268%)  route 2.382ns (45.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.608    10.091    memory_reader_instance/enable4_in
    SLICE_X34Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  memory_reader_instance/data_x[7]_i_1/O
                         net (fo=8, routed)           0.366    10.581    memory_reader_instance/load_x9_out
    SLICE_X35Y27         FDRE                                         r  memory_reader_instance/data_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.489    12.881    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  memory_reader_instance/data_x_reg[3]/C
                         clock pessimism              0.425    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.066    memory_reader_instance/data_x_reg[3]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/data_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 2.826ns (54.268%)  route 2.382ns (45.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.705     5.374    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.828 r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           0.987     8.814    memory_reader_instance/memory_out[1]
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  memory_reader_instance/i__i_3/O
                         net (fo=1, routed)           0.421     9.360    memory_reader_instance/i__i_3_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.484 r  memory_reader_instance/i__i_2/O
                         net (fo=10, routed)          0.608    10.091    memory_reader_instance/enable4_in
    SLICE_X34Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.215 r  memory_reader_instance/data_x[7]_i_1/O
                         net (fo=8, routed)           0.366    10.581    memory_reader_instance/load_x9_out
    SLICE_X35Y27         FDRE                                         r  memory_reader_instance/data_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.489    12.881    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  memory_reader_instance/data_x_reg[4]/C
                         clock pessimism              0.425    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.066    memory_reader_instance/data_x_reg[4]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  2.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memory_reader_instance/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.494    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  memory_reader_instance/address_reg[4]/Q
                         net (fo=3, routed)           0.273     1.908    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.023    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.726    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memory_reader_instance/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.172%)  route 0.272ns (65.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.494    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  memory_reader_instance/address_reg[4]/Q
                         net (fo=3, routed)           0.272     1.906    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     2.020    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.540    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.723    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 memory_reader_instance/gcd_calculator_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/gcd_calculator_instance/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.392%)  route 0.176ns (48.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.494    memory_reader_instance/gcd_calculator_instance/clock_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  memory_reader_instance/gcd_calculator_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  memory_reader_instance/gcd_calculator_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.176     1.811    memory_reader_instance/gcd_calculator_instance/state[0]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  memory_reader_instance/gcd_calculator_instance/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    memory_reader_instance/gcd_calculator_instance/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X38Y29         FDRE                                         r  memory_reader_instance/gcd_calculator_instance/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     2.009    memory_reader_instance/gcd_calculator_instance/clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  memory_reader_instance/gcd_calculator_instance/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.120     1.629    memory_reader_instance/gcd_calculator_instance/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce_instance/reset_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_instance/reset_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.494    debounce_instance/clock_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  debounce_instance/reset_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  debounce_instance/reset_register_reg[1]/Q
                         net (fo=1, routed)           0.176     1.811    debounce_instance/p_0_in[0]
    SLICE_X39Y27         FDRE                                         r  debounce_instance/reset_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.848     2.007    debounce_instance/clock_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  debounce_instance/reset_register_reg[0]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.070     1.564    debounce_instance/reset_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 memory_reader_instance/spi_instance/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/spi_instance/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.586     1.498    memory_reader_instance/spi_instance/clock_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  memory_reader_instance/spi_instance/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  memory_reader_instance/spi_instance/counter_reg[4]/Q
                         net (fo=5, routed)           0.161     1.823    memory_reader_instance/spi_instance/counter_reg_n_0_[4]
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  memory_reader_instance/spi_instance/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    memory_reader_instance/spi_instance/p_1_in[4]
    SLICE_X38Y32         FDRE                                         r  memory_reader_instance/spi_instance/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     2.012    memory_reader_instance/spi_instance/clock_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  memory_reader_instance/spi_instance/counter_reg[4]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121     1.619    memory_reader_instance/spi_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 memory_reader_instance/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.059%)  route 0.344ns (70.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.580     1.492    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  memory_reader_instance/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  memory_reader_instance/address_reg[1]/Q
                         net (fo=6, routed)           0.344     1.977    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.023    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.726    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 memory_reader_instance/spi_instance/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/spi_instance/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.497    memory_reader_instance/spi_instance/clock_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  memory_reader_instance/spi_instance/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  memory_reader_instance/spi_instance/counter_reg[5]/Q
                         net (fo=4, routed)           0.175     1.836    memory_reader_instance/spi_instance/counter_reg_n_0_[5]
    SLICE_X38Y31         LUT5 (Prop_lut5_I2_O)        0.043     1.879 r  memory_reader_instance/spi_instance/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.879    memory_reader_instance/spi_instance/p_1_in[6]
    SLICE_X38Y31         FDRE                                         r  memory_reader_instance/spi_instance/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     2.011    memory_reader_instance/spi_instance/clock_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  memory_reader_instance/spi_instance/counter_reg[6]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.131     1.628    memory_reader_instance/spi_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 memory_reader_instance/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.059%)  route 0.344ns (70.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.580     1.492    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  memory_reader_instance/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  memory_reader_instance/address_reg[1]/Q
                         net (fo=6, routed)           0.344     1.977    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     2.020    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.540    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.723    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 memory_reader_instance/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.829%)  route 0.348ns (71.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.494    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  memory_reader_instance/address_reg[0]/Q
                         net (fo=7, routed)           0.348     1.983    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.023    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.726    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 memory_reader_instance/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.922%)  route 0.347ns (71.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.494    memory_reader_instance/clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  memory_reader_instance/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  memory_reader_instance/address_reg[0]/Q
                         net (fo=7, routed)           0.347     1.981    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     2.020    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y10         RAMB18E1                                     r  memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.540    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.723    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y10    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y10    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y27    debounce_instance/reset_register_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y27    debounce_instance/reset_register_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y29    memory_reader_instance/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y28    memory_reader_instance/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y28    memory_reader_instance/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y27    memory_reader_instance/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y26    memory_reader_instance/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y27    debounce_instance/reset_register_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y27    debounce_instance/reset_register_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y29    memory_reader_instance/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y28    memory_reader_instance/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y28    memory_reader_instance/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y27    memory_reader_instance/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y26    memory_reader_instance/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y26    memory_reader_instance/address_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y28    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y28    memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/memory_reader_instance/block_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y27    debounce_instance/reset_register_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y27    debounce_instance/reset_register_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y27    memory_reader_instance/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y26    memory_reader_instance/address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y26    memory_reader_instance/address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y29    memory_reader_instance/data_x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y31    memory_reader_instance/gcd_calculator_instance/gcd_core_instance/datapath/x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y31    memory_reader_instance/gcd_calculator_instance/gcd_core_instance/datapath/x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y31    memory_reader_instance/gcd_calculator_instance/gcd_core_instance/datapath/x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y31    memory_reader_instance/gcd_calculator_instance/gcd_core_instance/datapath/x_reg[7]/C



