
ElementalCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b38  08007b54  08007b54  00008b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800868c  0800868c  0000a0d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800868c  0800868c  0000968c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008694  08008694  0000a0d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008694  08008694  00009694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008698  08008698  00009698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  0800869c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a0d8  2**0
                  CONTENTS
 10 .bss          000041e4  200000d8  200000d8  0000a0d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200042bc  200042bc  0000a0d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a0d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000116f9  00000000  00000000  0000a108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030b2  00000000  00000000  0001b801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc0  00000000  00000000  0001e8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023a81  00000000  00000000  0001f878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131d9  00000000  00000000  000432f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cff60  00000000  00000000  000564d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00126432  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00000bed  00000000  00000000  00126475  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000049c0  00000000  00000000  00127064  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  0012ba24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b3c 	.word	0x08007b3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	08007b3c 	.word	0x08007b3c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	200000f4 	.word	0x200000f4
 80005cc:	20000148 	.word	0x20000148

080005d0 <vInitBattle>:
 * @brief Executa a lógica de batalha turno a turno, atualizando a vida dos jogadores.
 * @param pUserPlayer: Ponteiro para o jogador do usuário.
 * @param pCpuPlayer: Ponteiro para o jogador da CPU.
 */
void vInitBattle(EWizard* pUserPlayer, EWizard* pCpuPlayer)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b086      	sub	sp, #24
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 80005da:	2300      	movs	r3, #0
 80005dc:	75fb      	strb	r3, [r7, #23]
 80005de:	e092      	b.n	8000706 <vInitBattle+0x136>
  {
    // Pega os ataques deste turno
    EColor userAttack = pUserPlayer->eAttackSequential[u8Idx];
 80005e0:	7dfb      	ldrb	r3, [r7, #23]
 80005e2:	68fa      	ldr	r2, [r7, #12]
 80005e4:	4413      	add	r3, r2
 80005e6:	789b      	ldrb	r3, [r3, #2]
 80005e8:	753b      	strb	r3, [r7, #20]
    EColor cpuAttack = pCpuPlayer->eAttackSequential[u8Idx];
 80005ea:	7dfb      	ldrb	r3, [r7, #23]
 80005ec:	68ba      	ldr	r2, [r7, #8]
 80005ee:	4413      	add	r3, r2
 80005f0:	789b      	ldrb	r3, [r3, #2]
 80005f2:	74fb      	strb	r3, [r7, #19]

    // Calcula o resultado do ataque do Jogador -> CPU
    EAttackOutcome userOutcome = eGetAttackOutcome(userAttack, cpuAttack);
 80005f4:	7cfa      	ldrb	r2, [r7, #19]
 80005f6:	7d3b      	ldrb	r3, [r7, #20]
 80005f8:	4611      	mov	r1, r2
 80005fa:	4618      	mov	r0, r3
 80005fc:	f000 f88c 	bl	8000718 <eGetAttackOutcome>
 8000600:	4603      	mov	r3, r0
 8000602:	74bb      	strb	r3, [r7, #18]
    uint8_t userDamage = BASE_ATTACK_DAMAGE;
 8000604:	230a      	movs	r3, #10
 8000606:	75bb      	strb	r3, [r7, #22]

    if (userOutcome == eOutcome_SuperEffective)
 8000608:	7cbb      	ldrb	r3, [r7, #18]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d10f      	bne.n	800062e <vInitBattle+0x5e>
    {
      userDamage *= SUPER_EFFECTIVE_MODIFIER;
 800060e:	7dbb      	ldrb	r3, [r7, #22]
 8000610:	ee07 3a90 	vmov	s15, r3
 8000614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000618:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800061c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000620:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000624:	edc7 7a01 	vstr	s15, [r7, #4]
 8000628:	793b      	ldrb	r3, [r7, #4]
 800062a:	75bb      	strb	r3, [r7, #22]
 800062c:	e011      	b.n	8000652 <vInitBattle+0x82>
    }
    else if (userOutcome == eOutcome_NotEffective)
 800062e:	7cbb      	ldrb	r3, [r7, #18]
 8000630:	2b02      	cmp	r3, #2
 8000632:	d10e      	bne.n	8000652 <vInitBattle+0x82>
    {
      userDamage *= NOT_EFFECTIVE_MODIFIER;
 8000634:	7dbb      	ldrb	r3, [r7, #22]
 8000636:	ee07 3a90 	vmov	s15, r3
 800063a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800063e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800064a:	edc7 7a01 	vstr	s15, [r7, #4]
 800064e:	793b      	ldrb	r3, [r7, #4]
 8000650:	75bb      	strb	r3, [r7, #22]
    }

    // Calcula o resultado do ataque da CPU -> Jogador
    EAttackOutcome cpuOutcome = eGetAttackOutcome(cpuAttack, userAttack);
 8000652:	7d3a      	ldrb	r2, [r7, #20]
 8000654:	7cfb      	ldrb	r3, [r7, #19]
 8000656:	4611      	mov	r1, r2
 8000658:	4618      	mov	r0, r3
 800065a:	f000 f85d 	bl	8000718 <eGetAttackOutcome>
 800065e:	4603      	mov	r3, r0
 8000660:	747b      	strb	r3, [r7, #17]
    uint8_t cpuDamage = BASE_ATTACK_DAMAGE;
 8000662:	230a      	movs	r3, #10
 8000664:	757b      	strb	r3, [r7, #21]

    if (cpuOutcome == eOutcome_SuperEffective)
 8000666:	7c7b      	ldrb	r3, [r7, #17]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10f      	bne.n	800068c <vInitBattle+0xbc>
    {
      cpuDamage *= SUPER_EFFECTIVE_MODIFIER;
 800066c:	7d7b      	ldrb	r3, [r7, #21]
 800066e:	ee07 3a90 	vmov	s15, r3
 8000672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000676:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800067a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800067e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000682:	edc7 7a01 	vstr	s15, [r7, #4]
 8000686:	793b      	ldrb	r3, [r7, #4]
 8000688:	757b      	strb	r3, [r7, #21]
 800068a:	e011      	b.n	80006b0 <vInitBattle+0xe0>
    }
    else if (cpuOutcome == eOutcome_NotEffective)
 800068c:	7c7b      	ldrb	r3, [r7, #17]
 800068e:	2b02      	cmp	r3, #2
 8000690:	d10e      	bne.n	80006b0 <vInitBattle+0xe0>
    {
      cpuDamage *= NOT_EFFECTIVE_MODIFIER;
 8000692:	7d7b      	ldrb	r3, [r7, #21]
 8000694:	ee07 3a90 	vmov	s15, r3
 8000698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800069c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006a8:	edc7 7a01 	vstr	s15, [r7, #4]
 80006ac:	793b      	ldrb	r3, [r7, #4]
 80006ae:	757b      	strb	r3, [r7, #21]
    }

    // Aplica o dano, garantindo que a vida não fique negativa
    if (pCpuPlayer->u8HeartPoints >= userDamage)
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	7dba      	ldrb	r2, [r7, #22]
 80006b6:	429a      	cmp	r2, r3
 80006b8:	d807      	bhi.n	80006ca <vInitBattle+0xfa>
    {
      pCpuPlayer->u8HeartPoints -= userDamage;
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	781a      	ldrb	r2, [r3, #0]
 80006be:	7dbb      	ldrb	r3, [r7, #22]
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	701a      	strb	r2, [r3, #0]
 80006c8:	e002      	b.n	80006d0 <vInitBattle+0x100>
    }
    else
    {
      pCpuPlayer->u8HeartPoints = 0;
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
    }

    if (pUserPlayer->u8HeartPoints >= cpuDamage)
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	7d7a      	ldrb	r2, [r7, #21]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d807      	bhi.n	80006ea <vInitBattle+0x11a>
    {
      pUserPlayer->u8HeartPoints -= cpuDamage;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	781a      	ldrb	r2, [r3, #0]
 80006de:	7d7b      	ldrb	r3, [r7, #21]
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	b2da      	uxtb	r2, r3
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	701a      	strb	r2, [r3, #0]
 80006e8:	e002      	b.n	80006f0 <vInitBattle+0x120>
    }
    else
    {
      pUserPlayer->u8HeartPoints = 0;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	2200      	movs	r2, #0
 80006ee:	701a      	strb	r2, [r3, #0]
    }
    
    // Se a vida de alguém chegar a 0, a batalha pode parar mais cedo
    if(pUserPlayer->u8HeartPoints == 0 || pCpuPlayer->u8HeartPoints == 0)
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d00a      	beq.n	800070e <vInitBattle+0x13e>
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d006      	beq.n	800070e <vInitBattle+0x13e>
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8000700:	7dfb      	ldrb	r3, [r7, #23]
 8000702:	3301      	adds	r3, #1
 8000704:	75fb      	strb	r3, [r7, #23]
 8000706:	7dfb      	ldrb	r3, [r7, #23]
 8000708:	2b03      	cmp	r3, #3
 800070a:	f67f af69 	bls.w	80005e0 <vInitBattle+0x10>
    {
        break; // Encerra o loop for
    }
  }
}
 800070e:	bf00      	nop
 8000710:	3718      	adds	r7, #24
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
	...

08000718 <eGetAttackOutcome>:
 * @param eAttackerAttack: O elemento do atacante.
 * @param eDefenderAttack: O elemento do defensor no mesmo turno.
 * @retval EAttackOutcome: O resultado da interação.
 */
EAttackOutcome eGetAttackOutcome(EColor eAttackerAttack, EColor eDefenderAttack)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	460a      	mov	r2, r1
 8000722:	71fb      	strb	r3, [r7, #7]
 8000724:	4613      	mov	r3, r2
 8000726:	71bb      	strb	r3, [r7, #6]
  switch (eAttackerAttack)
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	2b05      	cmp	r3, #5
 800072c:	d859      	bhi.n	80007e2 <eGetAttackOutcome+0xca>
 800072e:	a201      	add	r2, pc, #4	@ (adr r2, 8000734 <eGetAttackOutcome+0x1c>)
 8000730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000734:	0800074d 	.word	0x0800074d
 8000738:	0800076b 	.word	0x0800076b
 800073c:	080007a7 	.word	0x080007a7
 8000740:	08000789 	.word	0x08000789
 8000744:	080007bb 	.word	0x080007bb
 8000748:	080007cf 	.word	0x080007cf
  {
    case eRed: // FOGO
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Fogo > Terra
 800074c:	79bb      	ldrb	r3, [r7, #6]
 800074e:	2b03      	cmp	r3, #3
 8000750:	d101      	bne.n	8000756 <eGetAttackOutcome+0x3e>
 8000752:	2301      	movs	r3, #1
 8000754:	e053      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective;  //  Fogo > Sombra
 8000756:	79bb      	ldrb	r3, [r7, #6]
 8000758:	2b05      	cmp	r3, #5
 800075a:	d101      	bne.n	8000760 <eGetAttackOutcome+0x48>
 800075c:	2301      	movs	r3, #1
 800075e:	e04e      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlue) return eOutcome_NotEffective;     // Fogo < Agua
 8000760:	79bb      	ldrb	r3, [r7, #6]
 8000762:	2b01      	cmp	r3, #1
 8000764:	d13f      	bne.n	80007e6 <eGetAttackOutcome+0xce>
 8000766:	2302      	movs	r3, #2
 8000768:	e049      	b.n	80007fe <eGetAttackOutcome+0xe6>
      break;

    case eBlue: // ÁGUA
      if (eDefenderAttack == eRed) return eOutcome_SuperEffective;    // Agua > Fogo
 800076a:	79bb      	ldrb	r3, [r7, #6]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d101      	bne.n	8000774 <eGetAttackOutcome+0x5c>
 8000770:	2301      	movs	r3, #1
 8000772:	e044      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eGreen) return eOutcome_SuperEffective;  // Agua > Ar
 8000774:	79bb      	ldrb	r3, [r7, #6]
 8000776:	2b02      	cmp	r3, #2
 8000778:	d101      	bne.n	800077e <eGetAttackOutcome+0x66>
 800077a:	2301      	movs	r3, #1
 800077c:	e03f      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;   // Agua < Terra
 800077e:	79bb      	ldrb	r3, [r7, #6]
 8000780:	2b03      	cmp	r3, #3
 8000782:	d132      	bne.n	80007ea <eGetAttackOutcome+0xd2>
 8000784:	2302      	movs	r3, #2
 8000786:	e03a      	b.n	80007fe <eGetAttackOutcome+0xe6>
      break;

    case eYellow: // TERRA
      if (eDefenderAttack == eBlue) return eOutcome_SuperEffective;   // Terra > Agua
 8000788:	79bb      	ldrb	r3, [r7, #6]
 800078a:	2b01      	cmp	r3, #1
 800078c:	d101      	bne.n	8000792 <eGetAttackOutcome+0x7a>
 800078e:	2301      	movs	r3, #1
 8000790:	e035      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective;  // Terra > Luz
 8000792:	79bb      	ldrb	r3, [r7, #6]
 8000794:	2b04      	cmp	r3, #4
 8000796:	d101      	bne.n	800079c <eGetAttackOutcome+0x84>
 8000798:	2301      	movs	r3, #1
 800079a:	e030      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Terra < Fogo
 800079c:	79bb      	ldrb	r3, [r7, #6]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d125      	bne.n	80007ee <eGetAttackOutcome+0xd6>
 80007a2:	2302      	movs	r3, #2
 80007a4:	e02b      	b.n	80007fe <eGetAttackOutcome+0xe6>
      break;

    case eGreen: // AR
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Ar > Terra
 80007a6:	79bb      	ldrb	r3, [r7, #6]
 80007a8:	2b03      	cmp	r3, #3
 80007aa:	d101      	bne.n	80007b0 <eGetAttackOutcome+0x98>
 80007ac:	2301      	movs	r3, #1
 80007ae:	e026      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Ar < Fogo
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d11d      	bne.n	80007f2 <eGetAttackOutcome+0xda>
 80007b6:	2302      	movs	r3, #2
 80007b8:	e021      	b.n	80007fe <eGetAttackOutcome+0xe6>
      break;
    
    case eWhite: // LUZ
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective; // Luz > Sombra
 80007ba:	79bb      	ldrb	r3, [r7, #6]
 80007bc:	2b05      	cmp	r3, #5
 80007be:	d101      	bne.n	80007c4 <eGetAttackOutcome+0xac>
 80007c0:	2301      	movs	r3, #1
 80007c2:	e01c      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;  // Luz < Terra
 80007c4:	79bb      	ldrb	r3, [r7, #6]
 80007c6:	2b03      	cmp	r3, #3
 80007c8:	d115      	bne.n	80007f6 <eGetAttackOutcome+0xde>
 80007ca:	2302      	movs	r3, #2
 80007cc:	e017      	b.n	80007fe <eGetAttackOutcome+0xe6>
      break;

    case eBlack: // SOMBRA
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective; // Sombra > Luz
 80007ce:	79bb      	ldrb	r3, [r7, #6]
 80007d0:	2b04      	cmp	r3, #4
 80007d2:	d101      	bne.n	80007d8 <eGetAttackOutcome+0xc0>
 80007d4:	2301      	movs	r3, #1
 80007d6:	e012      	b.n	80007fe <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;     // Sombra < Fogo
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d10d      	bne.n	80007fa <eGetAttackOutcome+0xe2>
 80007de:	2302      	movs	r3, #2
 80007e0:	e00d      	b.n	80007fe <eGetAttackOutcome+0xe6>
      break;

    default:
      return eOutcome_Neutral;
 80007e2:	2300      	movs	r3, #0
 80007e4:	e00b      	b.n	80007fe <eGetAttackOutcome+0xe6>
      break;
 80007e6:	bf00      	nop
 80007e8:	e008      	b.n	80007fc <eGetAttackOutcome+0xe4>
      break;
 80007ea:	bf00      	nop
 80007ec:	e006      	b.n	80007fc <eGetAttackOutcome+0xe4>
      break;
 80007ee:	bf00      	nop
 80007f0:	e004      	b.n	80007fc <eGetAttackOutcome+0xe4>
      break;
 80007f2:	bf00      	nop
 80007f4:	e002      	b.n	80007fc <eGetAttackOutcome+0xe4>
      break;
 80007f6:	bf00      	nop
 80007f8:	e000      	b.n	80007fc <eGetAttackOutcome+0xe4>
      break;
 80007fa:	bf00      	nop
  }
  return eOutcome_Neutral; // Retorno padrão se nenhuma regra se aplicar
 80007fc:	2300      	movs	r3, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop

0800080c <ClearScreen>:
#include "ili9341.h"
#include "fonts.h"
#include "stdint.h"
#include <stdio.h>

void ClearScreen() {
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af02      	add	r7, sp, #8
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, ILI9341_BLACK);
 8000812:	2300      	movs	r3, #0
 8000814:	9300      	str	r3, [sp, #0]
 8000816:	23f0      	movs	r3, #240	@ 0xf0
 8000818:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800081c:	2100      	movs	r1, #0
 800081e:	2000      	movs	r0, #0
 8000820:	f000 fb16 	bl	8000e50 <ILI9341_FillRectangle>
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <DrawMenu>:

void DrawMenu(const char* title, const char** options, int numOptions, int currentSelection) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b092      	sub	sp, #72	@ 0x48
 8000830:	af04      	add	r7, sp, #16
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
 8000838:	603b      	str	r3, [r7, #0]
    char buffer[30];

    // Desenha o título com a fonte maior, mais abaixo no ecrã
    sprintf(buffer, "%s", title);
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	68fa      	ldr	r2, [r7, #12]
 8000840:	492a      	ldr	r1, [pc, #168]	@ (80008ec <DrawMenu+0xc0>)
 8000842:	4618      	mov	r0, r3
 8000844:	f006 f8c6 	bl	80069d4 <siprintf>
    ILI9341_WriteString(0, 0, buffer, Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8000848:	4b29      	ldr	r3, [pc, #164]	@ (80008f0 <DrawMenu+0xc4>)
 800084a:	f107 0114 	add.w	r1, r7, #20
 800084e:	2200      	movs	r2, #0
 8000850:	9202      	str	r2, [sp, #8]
 8000852:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000856:	9201      	str	r2, [sp, #4]
 8000858:	685a      	ldr	r2, [r3, #4]
 800085a:	9200      	str	r2, [sp, #0]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	460a      	mov	r2, r1
 8000860:	2100      	movs	r1, #0
 8000862:	2000      	movs	r0, #0
 8000864:	f000 faa8 	bl	8000db8 <ILI9341_WriteString>

    // Desenha as opções com mais espaçamento vertical
    for (int i = 0; i < numOptions; i++) {
 8000868:	2300      	movs	r3, #0
 800086a:	637b      	str	r3, [r7, #52]	@ 0x34
 800086c:	e035      	b.n	80008da <DrawMenu+0xae>
        uint16_t color = (i == currentSelection) ? ILI9341_YELLOW : ILI9341_WHITE;
 800086e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	429a      	cmp	r2, r3
 8000874:	d102      	bne.n	800087c <DrawMenu+0x50>
 8000876:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800087a:	e001      	b.n	8000880 <DrawMenu+0x54>
 800087c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000880:	867b      	strh	r3, [r7, #50]	@ 0x32
        sprintf(buffer, "%s %s", (i == currentSelection) ? ">" : " ", options[i]);
 8000882:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	429a      	cmp	r2, r3
 8000888:	d101      	bne.n	800088e <DrawMenu+0x62>
 800088a:	491a      	ldr	r1, [pc, #104]	@ (80008f4 <DrawMenu+0xc8>)
 800088c:	e000      	b.n	8000890 <DrawMenu+0x64>
 800088e:	491a      	ldr	r1, [pc, #104]	@ (80008f8 <DrawMenu+0xcc>)
 8000890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	68ba      	ldr	r2, [r7, #8]
 8000896:	4413      	add	r3, r2
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	f107 0014 	add.w	r0, r7, #20
 800089e:	460a      	mov	r2, r1
 80008a0:	4916      	ldr	r1, [pc, #88]	@ (80008fc <DrawMenu+0xd0>)
 80008a2:	f006 f897 	bl	80069d4 <siprintf>
        // Aumenta o espaçamento entre as linhas (de 15 para 25)
        ILI9341_WriteString(0, 30 + (i * 20), buffer, Font_7x10, color, ILI9341_BLACK);
 80008a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	461a      	mov	r2, r3
 80008ac:	0092      	lsls	r2, r2, #2
 80008ae:	4413      	add	r3, r2
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	331e      	adds	r3, #30
 80008b6:	b299      	uxth	r1, r3
 80008b8:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <DrawMenu+0xc4>)
 80008ba:	f107 0014 	add.w	r0, r7, #20
 80008be:	2200      	movs	r2, #0
 80008c0:	9202      	str	r2, [sp, #8]
 80008c2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80008c4:	9201      	str	r2, [sp, #4]
 80008c6:	685a      	ldr	r2, [r3, #4]
 80008c8:	9200      	str	r2, [sp, #0]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4602      	mov	r2, r0
 80008ce:	2000      	movs	r0, #0
 80008d0:	f000 fa72 	bl	8000db8 <ILI9341_WriteString>
    for (int i = 0; i < numOptions; i++) {
 80008d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008d6:	3301      	adds	r3, #1
 80008d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80008da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	429a      	cmp	r2, r3
 80008e0:	dbc5      	blt.n	800086e <DrawMenu+0x42>
    }
 80008e2:	bf00      	nop
 80008e4:	bf00      	nop
 80008e6:	3738      	adds	r7, #56	@ 0x38
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	08007b54 	.word	0x08007b54
 80008f0:	20000000 	.word	0x20000000
 80008f4:	08007b58 	.word	0x08007b58
 80008f8:	08007b5c 	.word	0x08007b5c
 80008fc:	08007b60 	.word	0x08007b60

08000900 <ILI9341_Select>:
/* vim: set ai et ts=4 sw=4: */
#include "stm32f4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	2110      	movs	r1, #16
 8000908:	4802      	ldr	r0, [pc, #8]	@ (8000914 <ILI9341_Select+0x14>)
 800090a:	f002 f957 	bl	8002bbc <HAL_GPIO_WritePin>
}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40020000 	.word	0x40020000

08000918 <ILI9341_Unselect>:

void ILI9341_Unselect() {
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 800091c:	2201      	movs	r2, #1
 800091e:	2110      	movs	r1, #16
 8000920:	4802      	ldr	r0, [pc, #8]	@ (800092c <ILI9341_Unselect+0x14>)
 8000922:	f002 f94b 	bl	8002bbc <HAL_GPIO_WritePin>
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40020000 	.word	0x40020000

08000930 <ILI9341_Reset>:

static void ILI9341_Reset() {
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	2101      	movs	r1, #1
 8000938:	4806      	ldr	r0, [pc, #24]	@ (8000954 <ILI9341_Reset+0x24>)
 800093a:	f002 f93f 	bl	8002bbc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800093e:	2032      	movs	r0, #50	@ 0x32
 8000940:	f001 fe7e 	bl	8002640 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 8000944:	2201      	movs	r2, #1
 8000946:	2101      	movs	r1, #1
 8000948:	4802      	ldr	r0, [pc, #8]	@ (8000954 <ILI9341_Reset+0x24>)
 800094a:	f002 f937 	bl	8002bbc <HAL_GPIO_WritePin>
}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40020400 	.word	0x40020400

08000958 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	2102      	movs	r1, #2
 8000966:	4807      	ldr	r0, [pc, #28]	@ (8000984 <ILI9341_WriteCommand+0x2c>)
 8000968:	f002 f928 	bl	8002bbc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800096c:	1df9      	adds	r1, r7, #7
 800096e:	f04f 33ff 	mov.w	r3, #4294967295
 8000972:	2201      	movs	r2, #1
 8000974:	4804      	ldr	r0, [pc, #16]	@ (8000988 <ILI9341_WriteCommand+0x30>)
 8000976:	f002 fe1c 	bl	80035b2 <HAL_SPI_Transmit>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40020400 	.word	0x40020400
 8000988:	20000348 	.word	0x20000348

0800098c <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000996:	2201      	movs	r2, #1
 8000998:	2102      	movs	r1, #2
 800099a:	4811      	ldr	r0, [pc, #68]	@ (80009e0 <ILI9341_WriteData+0x54>)
 800099c:	f002 f90e 	bl	8002bbc <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 80009a0:	e015      	b.n	80009ce <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80009a8:	bf28      	it	cs
 80009aa:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 80009ae:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80009b0:	89fa      	ldrh	r2, [r7, #14]
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295
 80009b6:	6879      	ldr	r1, [r7, #4]
 80009b8:	480a      	ldr	r0, [pc, #40]	@ (80009e4 <ILI9341_WriteData+0x58>)
 80009ba:	f002 fdfa 	bl	80035b2 <HAL_SPI_Transmit>
        buff += chunk_size;
 80009be:	89fb      	ldrh	r3, [r7, #14]
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 80009c6:	89fb      	ldrh	r3, [r7, #14]
 80009c8:	683a      	ldr	r2, [r7, #0]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d1e6      	bne.n	80009a2 <ILI9341_WriteData+0x16>
    }
}
 80009d4:	bf00      	nop
 80009d6:	bf00      	nop
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40020400 	.word	0x40020400
 80009e4:	20000348 	.word	0x20000348

080009e8 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4604      	mov	r4, r0
 80009f0:	4608      	mov	r0, r1
 80009f2:	4611      	mov	r1, r2
 80009f4:	461a      	mov	r2, r3
 80009f6:	4623      	mov	r3, r4
 80009f8:	80fb      	strh	r3, [r7, #6]
 80009fa:	4603      	mov	r3, r0
 80009fc:	80bb      	strh	r3, [r7, #4]
 80009fe:	460b      	mov	r3, r1
 8000a00:	807b      	strh	r3, [r7, #2]
 8000a02:	4613      	mov	r3, r2
 8000a04:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 8000a06:	202a      	movs	r0, #42	@ 0x2a
 8000a08:	f7ff ffa6 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000a0c:	88fb      	ldrh	r3, [r7, #6]
 8000a0e:	0a1b      	lsrs	r3, r3, #8
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	733b      	strb	r3, [r7, #12]
 8000a16:	88fb      	ldrh	r3, [r7, #6]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	737b      	strb	r3, [r7, #13]
 8000a1c:	887b      	ldrh	r3, [r7, #2]
 8000a1e:	0a1b      	lsrs	r3, r3, #8
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	73bb      	strb	r3, [r7, #14]
 8000a26:	887b      	ldrh	r3, [r7, #2]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8000a2c:	f107 030c 	add.w	r3, r7, #12
 8000a30:	2104      	movs	r1, #4
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff ffaa 	bl	800098c <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 8000a38:	202b      	movs	r0, #43	@ 0x2b
 8000a3a:	f7ff ff8d 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000a3e:	88bb      	ldrh	r3, [r7, #4]
 8000a40:	0a1b      	lsrs	r3, r3, #8
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	723b      	strb	r3, [r7, #8]
 8000a48:	88bb      	ldrh	r3, [r7, #4]
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	727b      	strb	r3, [r7, #9]
 8000a4e:	883b      	ldrh	r3, [r7, #0]
 8000a50:	0a1b      	lsrs	r3, r3, #8
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	72bb      	strb	r3, [r7, #10]
 8000a58:	883b      	ldrh	r3, [r7, #0]
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 8000a5e:	f107 0308 	add.w	r3, r7, #8
 8000a62:	2104      	movs	r1, #4
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff ff91 	bl	800098c <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 8000a6a:	202c      	movs	r0, #44	@ 0x2c
 8000a6c:	f7ff ff74 	bl	8000958 <ILI9341_WriteCommand>
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd90      	pop	{r4, r7, pc}

08000a78 <ILI9341_Init>:

void ILI9341_Init() {
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b09b      	sub	sp, #108	@ 0x6c
 8000a7c:	af00      	add	r7, sp, #0
    ILI9341_Select();
 8000a7e:	f7ff ff3f 	bl	8000900 <ILI9341_Select>
    ILI9341_Reset();
 8000a82:	f7ff ff55 	bl	8000930 <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 8000a86:	2001      	movs	r0, #1
 8000a88:	f7ff ff66 	bl	8000958 <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8000a8c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a90:	f001 fdd6 	bl	8002640 <HAL_Delay>
        
    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8000a94:	20cb      	movs	r0, #203	@ 0xcb
 8000a96:	f7ff ff5f 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8000a9a:	4a87      	ldr	r2, [pc, #540]	@ (8000cb8 <ILI9341_Init+0x240>)
 8000a9c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000aa0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aa4:	6018      	str	r0, [r3, #0]
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000aaa:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000aae:	2105      	movs	r1, #5
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff ff6b 	bl	800098c <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 8000ab6:	20cf      	movs	r0, #207	@ 0xcf
 8000ab8:	f7ff ff4e 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8000abc:	4a7f      	ldr	r2, [pc, #508]	@ (8000cbc <ILI9341_Init+0x244>)
 8000abe:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ac2:	6812      	ldr	r2, [r2, #0]
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	8019      	strh	r1, [r3, #0]
 8000ac8:	3302      	adds	r3, #2
 8000aca:	0c12      	lsrs	r2, r2, #16
 8000acc:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000ace:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ad2:	2103      	movs	r1, #3
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff59 	bl	800098c <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 8000ada:	20e8      	movs	r0, #232	@ 0xe8
 8000adc:	f7ff ff3c 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8000ae0:	4a77      	ldr	r2, [pc, #476]	@ (8000cc0 <ILI9341_Init+0x248>)
 8000ae2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ae6:	6812      	ldr	r2, [r2, #0]
 8000ae8:	4611      	mov	r1, r2
 8000aea:	8019      	strh	r1, [r3, #0]
 8000aec:	3302      	adds	r3, #2
 8000aee:	0c12      	lsrs	r2, r2, #16
 8000af0:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000af2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000af6:	2103      	movs	r1, #3
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff47 	bl	800098c <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 8000afe:	20ea      	movs	r0, #234	@ 0xea
 8000b00:	f7ff ff2a 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8000b04:	2300      	movs	r3, #0
 8000b06:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        ILI9341_WriteData(data, sizeof(data));
 8000b0a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b0e:	2102      	movs	r1, #2
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff ff3b 	bl	800098c <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8000b16:	20ed      	movs	r0, #237	@ 0xed
 8000b18:	f7ff ff1e 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8000b1c:	4b69      	ldr	r3, [pc, #420]	@ (8000cc4 <ILI9341_Init+0x24c>)
 8000b1e:	653b      	str	r3, [r7, #80]	@ 0x50
        ILI9341_WriteData(data, sizeof(data));
 8000b20:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000b24:	2104      	movs	r1, #4
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff ff30 	bl	800098c <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8000b2c:	20f7      	movs	r0, #247	@ 0xf7
 8000b2e:	f7ff ff13 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 8000b32:	2320      	movs	r3, #32
 8000b34:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        ILI9341_WriteData(data, sizeof(data));
 8000b38:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff ff24 	bl	800098c <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8000b44:	20c0      	movs	r0, #192	@ 0xc0
 8000b46:	f7ff ff07 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 8000b4a:	2323      	movs	r3, #35	@ 0x23
 8000b4c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        ILI9341_WriteData(data, sizeof(data));
 8000b50:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000b54:	2101      	movs	r1, #1
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff ff18 	bl	800098c <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8000b5c:	20c1      	movs	r0, #193	@ 0xc1
 8000b5e:	f7ff fefb 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 8000b62:	2310      	movs	r3, #16
 8000b64:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        ILI9341_WriteData(data, sizeof(data));
 8000b68:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff ff0c 	bl	800098c <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 8000b74:	20c5      	movs	r0, #197	@ 0xc5
 8000b76:	f7ff feef 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 8000b7a:	f642 033e 	movw	r3, #10302	@ 0x283e
 8000b7e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        ILI9341_WriteData(data, sizeof(data));
 8000b82:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b86:	2102      	movs	r1, #2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff feff 	bl	800098c <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 8000b8e:	20c7      	movs	r0, #199	@ 0xc7
 8000b90:	f7ff fee2 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 8000b94:	2386      	movs	r3, #134	@ 0x86
 8000b96:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        ILI9341_WriteData(data, sizeof(data));
 8000b9a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fef3 	bl	800098c <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 8000ba6:	2036      	movs	r0, #54	@ 0x36
 8000ba8:	f7ff fed6 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 8000bac:	2348      	movs	r3, #72	@ 0x48
 8000bae:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        ILI9341_WriteData(data, sizeof(data));
 8000bb2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fee7 	bl	800098c <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 8000bbe:	203a      	movs	r0, #58	@ 0x3a
 8000bc0:	f7ff feca 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 8000bc4:	2355      	movs	r3, #85	@ 0x55
 8000bc6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        ILI9341_WriteData(data, sizeof(data));
 8000bca:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000bce:	2101      	movs	r1, #1
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fedb 	bl	800098c <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 8000bd6:	20b1      	movs	r0, #177	@ 0xb1
 8000bd8:	f7ff febe 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8000bdc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000be0:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9341_WriteData(data, sizeof(data));
 8000be2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000be6:	2102      	movs	r1, #2
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff fecf 	bl	800098c <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 8000bee:	20b6      	movs	r0, #182	@ 0xb6
 8000bf0:	f7ff feb2 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8000bf4:	4a34      	ldr	r2, [pc, #208]	@ (8000cc8 <ILI9341_Init+0x250>)
 8000bf6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bfa:	6812      	ldr	r2, [r2, #0]
 8000bfc:	4611      	mov	r1, r2
 8000bfe:	8019      	strh	r1, [r3, #0]
 8000c00:	3302      	adds	r3, #2
 8000c02:	0c12      	lsrs	r2, r2, #16
 8000c04:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000c06:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff febd 	bl	800098c <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 8000c12:	20f2      	movs	r0, #242	@ 0xf2
 8000c14:	f7ff fea0 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8000c18:	2300      	movs	r3, #0
 8000c1a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        ILI9341_WriteData(data, sizeof(data));
 8000c1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c22:	2101      	movs	r1, #1
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff feb1 	bl	800098c <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 8000c2a:	2026      	movs	r0, #38	@ 0x26
 8000c2c:	f7ff fe94 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 8000c30:	2301      	movs	r3, #1
 8000c32:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        ILI9341_WriteData(data, sizeof(data));
 8000c36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff fea5 	bl	800098c <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 8000c42:	20e0      	movs	r0, #224	@ 0xe0
 8000c44:	f7ff fe88 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8000c48:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <ILI9341_Init+0x254>)
 8000c4a:	f107 0414 	add.w	r4, r7, #20
 8000c4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c50:	c407      	stmia	r4!, {r0, r1, r2}
 8000c52:	8023      	strh	r3, [r4, #0]
 8000c54:	3402      	adds	r4, #2
 8000c56:	0c1b      	lsrs	r3, r3, #16
 8000c58:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	210f      	movs	r1, #15
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fe93 	bl	800098c <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 8000c66:	20e1      	movs	r0, #225	@ 0xe1
 8000c68:	f7ff fe76 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8000c6c:	4b18      	ldr	r3, [pc, #96]	@ (8000cd0 <ILI9341_Init+0x258>)
 8000c6e:	1d3c      	adds	r4, r7, #4
 8000c70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c72:	c407      	stmia	r4!, {r0, r1, r2}
 8000c74:	8023      	strh	r3, [r4, #0]
 8000c76:	3402      	adds	r4, #2
 8000c78:	0c1b      	lsrs	r3, r3, #16
 8000c7a:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	210f      	movs	r1, #15
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fe83 	bl	800098c <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 8000c86:	2011      	movs	r0, #17
 8000c88:	f7ff fe66 	bl	8000958 <ILI9341_WriteCommand>
    HAL_Delay(120);
 8000c8c:	2078      	movs	r0, #120	@ 0x78
 8000c8e:	f001 fcd7 	bl	8002640 <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 8000c92:	2029      	movs	r0, #41	@ 0x29
 8000c94:	f7ff fe60 	bl	8000958 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 8000c98:	2036      	movs	r0, #54	@ 0x36
 8000c9a:	f7ff fe5d 	bl	8000958 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 8000c9e:	23e8      	movs	r3, #232	@ 0xe8
 8000ca0:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fe70 	bl	800098c <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 8000cac:	f7ff fe34 	bl	8000918 <ILI9341_Unselect>
}
 8000cb0:	bf00      	nop
 8000cb2:	376c      	adds	r7, #108	@ 0x6c
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd90      	pop	{r4, r7, pc}
 8000cb8:	08007b68 	.word	0x08007b68
 8000cbc:	08007b70 	.word	0x08007b70
 8000cc0:	08007b74 	.word	0x08007b74
 8000cc4:	81120364 	.word	0x81120364
 8000cc8:	08007b78 	.word	0x08007b78
 8000ccc:	08007b7c 	.word	0x08007b7c
 8000cd0:	08007b8c 	.word	0x08007b8c

08000cd4 <ILI9341_WriteChar>:
    ILI9341_WriteData(data, sizeof(data));

    ILI9341_Unselect();
}

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b088      	sub	sp, #32
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cde:	4603      	mov	r3, r0
 8000ce0:	80fb      	strh	r3, [r7, #6]
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	80bb      	strh	r3, [r7, #4]
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8000cea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000cee:	461a      	mov	r2, r3
 8000cf0:	88fb      	ldrh	r3, [r7, #6]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000cfe:	4619      	mov	r1, r3
 8000d00:	88bb      	ldrh	r3, [r7, #4]
 8000d02:	440b      	add	r3, r1
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	3b01      	subs	r3, #1
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	88b9      	ldrh	r1, [r7, #4]
 8000d0c:	88f8      	ldrh	r0, [r7, #6]
 8000d0e:	f7ff fe6b 	bl	80009e8 <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8000d12:	2300      	movs	r3, #0
 8000d14:	61fb      	str	r3, [r7, #28]
 8000d16:	e041      	b.n	8000d9c <ILI9341_WriteChar+0xc8>
        b = font.data[(ch - 32) * font.height + i];
 8000d18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000d1a:	78fb      	ldrb	r3, [r7, #3]
 8000d1c:	3b20      	subs	r3, #32
 8000d1e:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8000d22:	fb01 f303 	mul.w	r3, r1, r3
 8000d26:	4619      	mov	r1, r3
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	440b      	add	r3, r1
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	4413      	add	r3, r2
 8000d30:	881b      	ldrh	r3, [r3, #0]
 8000d32:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8000d34:	2300      	movs	r3, #0
 8000d36:	61bb      	str	r3, [r7, #24]
 8000d38:	e027      	b.n	8000d8a <ILI9341_WriteChar+0xb6>
            if((b << j) & 0x8000)  {
 8000d3a:	697a      	ldr	r2, [r7, #20]
 8000d3c:	69bb      	ldr	r3, [r7, #24]
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00e      	beq.n	8000d68 <ILI9341_WriteChar+0x94>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8000d4a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000d4c:	0a1b      	lsrs	r3, r3, #8
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	743b      	strb	r3, [r7, #16]
 8000d54:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 8000d5a:	f107 0310 	add.w	r3, r7, #16
 8000d5e:	2102      	movs	r1, #2
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff fe13 	bl	800098c <ILI9341_WriteData>
 8000d66:	e00d      	b.n	8000d84 <ILI9341_WriteChar+0xb0>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000d68:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000d6a:	0a1b      	lsrs	r3, r3, #8
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	733b      	strb	r3, [r7, #12]
 8000d72:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 8000d78:	f107 030c 	add.w	r3, r7, #12
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fe04 	bl	800098c <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	3301      	adds	r3, #1
 8000d88:	61bb      	str	r3, [r7, #24]
 8000d8a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000d8e:	461a      	mov	r2, r3
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d3d1      	bcc.n	8000d3a <ILI9341_WriteChar+0x66>
    for(i = 0; i < font.height; i++) {
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	61fb      	str	r3, [r7, #28]
 8000d9c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000da0:	461a      	mov	r2, r3
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d3b7      	bcc.n	8000d18 <ILI9341_WriteChar+0x44>
            }
        }
    }
}
 8000da8:	bf00      	nop
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000db4:	b002      	add	sp, #8
 8000db6:	4770      	bx	lr

08000db8 <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000db8:	b082      	sub	sp, #8
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b086      	sub	sp, #24
 8000dbe:	af04      	add	r7, sp, #16
 8000dc0:	603a      	str	r2, [r7, #0]
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	80fb      	strh	r3, [r7, #6]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 8000dcc:	f7ff fd98 	bl	8000900 <ILI9341_Select>

    while(*str) {
 8000dd0:	e02e      	b.n	8000e30 <ILI9341_WriteString+0x78>
        if(x + font.width >= ILI9341_WIDTH) {
 8000dd2:	88fb      	ldrh	r3, [r7, #6]
 8000dd4:	7d3a      	ldrb	r2, [r7, #20]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000ddc:	db13      	blt.n	8000e06 <ILI9341_WriteString+0x4e>
            x = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8000de2:	7d7b      	ldrb	r3, [r7, #21]
 8000de4:	461a      	mov	r2, r3
 8000de6:	88bb      	ldrh	r3, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9341_HEIGHT) {
 8000dec:	88bb      	ldrh	r3, [r7, #4]
 8000dee:	7d7a      	ldrb	r2, [r7, #21]
 8000df0:	4413      	add	r3, r2
 8000df2:	2bef      	cmp	r3, #239	@ 0xef
 8000df4:	dc21      	bgt.n	8000e3a <ILI9341_WriteString+0x82>
                break;
            }

            if(*str == ' ') {
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b20      	cmp	r3, #32
 8000dfc:	d103      	bne.n	8000e06 <ILI9341_WriteString+0x4e>
                // skip spaces in the beginning of the new line
                str++;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	3301      	adds	r3, #1
 8000e02:	603b      	str	r3, [r7, #0]
                continue;
 8000e04:	e014      	b.n	8000e30 <ILI9341_WriteString+0x78>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	781a      	ldrb	r2, [r3, #0]
 8000e0a:	88b9      	ldrh	r1, [r7, #4]
 8000e0c:	88f8      	ldrh	r0, [r7, #6]
 8000e0e:	8c3b      	ldrh	r3, [r7, #32]
 8000e10:	9302      	str	r3, [sp, #8]
 8000e12:	8bbb      	ldrh	r3, [r7, #28]
 8000e14:	9301      	str	r3, [sp, #4]
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	f7ff ff5a 	bl	8000cd4 <ILI9341_WriteChar>
        x += font.width;
 8000e20:	7d3b      	ldrb	r3, [r7, #20]
 8000e22:	461a      	mov	r2, r3
 8000e24:	88fb      	ldrh	r3, [r7, #6]
 8000e26:	4413      	add	r3, r2
 8000e28:	80fb      	strh	r3, [r7, #6]
        str++;
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1cc      	bne.n	8000dd2 <ILI9341_WriteString+0x1a>
 8000e38:	e000      	b.n	8000e3c <ILI9341_WriteString+0x84>
                break;
 8000e3a:	bf00      	nop
    }

    ILI9341_Unselect();
 8000e3c:	f7ff fd6c 	bl	8000918 <ILI9341_Unselect>
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e4a:	b002      	add	sp, #8
 8000e4c:	4770      	bx	lr
	...

08000e50 <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4604      	mov	r4, r0
 8000e58:	4608      	mov	r0, r1
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4623      	mov	r3, r4
 8000e60:	80fb      	strh	r3, [r7, #6]
 8000e62:	4603      	mov	r3, r0
 8000e64:	80bb      	strh	r3, [r7, #4]
 8000e66:	460b      	mov	r3, r1
 8000e68:	807b      	strh	r3, [r7, #2]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000e6e:	88fb      	ldrh	r3, [r7, #6]
 8000e70:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000e74:	d252      	bcs.n	8000f1c <ILI9341_FillRectangle+0xcc>
 8000e76:	88bb      	ldrh	r3, [r7, #4]
 8000e78:	2bef      	cmp	r3, #239	@ 0xef
 8000e7a:	d84f      	bhi.n	8000f1c <ILI9341_FillRectangle+0xcc>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8000e7c:	88fa      	ldrh	r2, [r7, #6]
 8000e7e:	887b      	ldrh	r3, [r7, #2]
 8000e80:	4413      	add	r3, r2
 8000e82:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000e86:	dd03      	ble.n	8000e90 <ILI9341_FillRectangle+0x40>
 8000e88:	88fb      	ldrh	r3, [r7, #6]
 8000e8a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000e8e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8000e90:	88ba      	ldrh	r2, [r7, #4]
 8000e92:	883b      	ldrh	r3, [r7, #0]
 8000e94:	4413      	add	r3, r2
 8000e96:	2bf0      	cmp	r3, #240	@ 0xf0
 8000e98:	dd03      	ble.n	8000ea2 <ILI9341_FillRectangle+0x52>
 8000e9a:	88bb      	ldrh	r3, [r7, #4]
 8000e9c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000ea0:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 8000ea2:	f7ff fd2d 	bl	8000900 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000ea6:	88fa      	ldrh	r2, [r7, #6]
 8000ea8:	887b      	ldrh	r3, [r7, #2]
 8000eaa:	4413      	add	r3, r2
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	3b01      	subs	r3, #1
 8000eb0:	b29c      	uxth	r4, r3
 8000eb2:	88ba      	ldrh	r2, [r7, #4]
 8000eb4:	883b      	ldrh	r3, [r7, #0]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	88b9      	ldrh	r1, [r7, #4]
 8000ec0:	88f8      	ldrh	r0, [r7, #6]
 8000ec2:	4622      	mov	r2, r4
 8000ec4:	f7ff fd90 	bl	80009e8 <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000ec8:	8c3b      	ldrh	r3, [r7, #32]
 8000eca:	0a1b      	lsrs	r3, r3, #8
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	733b      	strb	r3, [r7, #12]
 8000ed2:	8c3b      	ldrh	r3, [r7, #32]
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2102      	movs	r1, #2
 8000edc:	4811      	ldr	r0, [pc, #68]	@ (8000f24 <ILI9341_FillRectangle+0xd4>)
 8000ede:	f001 fe6d 	bl	8002bbc <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000ee2:	883b      	ldrh	r3, [r7, #0]
 8000ee4:	80bb      	strh	r3, [r7, #4]
 8000ee6:	e013      	b.n	8000f10 <ILI9341_FillRectangle+0xc0>
        for(x = w; x > 0; x--) {
 8000ee8:	887b      	ldrh	r3, [r7, #2]
 8000eea:	80fb      	strh	r3, [r7, #6]
 8000eec:	e00a      	b.n	8000f04 <ILI9341_FillRectangle+0xb4>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000eee:	f107 010c 	add.w	r1, r7, #12
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	480b      	ldr	r0, [pc, #44]	@ (8000f28 <ILI9341_FillRectangle+0xd8>)
 8000efa:	f002 fb5a 	bl	80035b2 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	3b01      	subs	r3, #1
 8000f02:	80fb      	strh	r3, [r7, #6]
 8000f04:	88fb      	ldrh	r3, [r7, #6]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d1f1      	bne.n	8000eee <ILI9341_FillRectangle+0x9e>
    for(y = h; y > 0; y--) {
 8000f0a:	88bb      	ldrh	r3, [r7, #4]
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	80bb      	strh	r3, [r7, #4]
 8000f10:	88bb      	ldrh	r3, [r7, #4]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d1e8      	bne.n	8000ee8 <ILI9341_FillRectangle+0x98>
        }
    }

    ILI9341_Unselect();
 8000f16:	f7ff fcff 	bl	8000918 <ILI9341_Unselect>
 8000f1a:	e000      	b.n	8000f1e <ILI9341_FillRectangle+0xce>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000f1c:	bf00      	nop
}
 8000f1e:	3714      	adds	r7, #20
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd90      	pop	{r4, r7, pc}
 8000f24:	40020400 	.word	0x40020400
 8000f28:	20000348 	.word	0x20000348

08000f2c <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	4603      	mov	r3, r0
 8000f34:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 8000f36:	88fb      	ldrh	r3, [r7, #6]
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	23f0      	movs	r3, #240	@ 0xf0
 8000f3c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f40:	2100      	movs	r1, #0
 8000f42:	2000      	movs	r0, #0
 8000f44:	f7ff ff84 	bl	8000e50 <ILI9341_FillRectangle>
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <KEYPAD_Scan>:
Keypad_Pin_t C_PINS[4] = {{C4_GPIO_Port, C4_Pin}, {C3_GPIO_Port, C3_Pin}, {C2_GPIO_Port, C2_Pin}, {C1_GPIO_Port, C1_Pin}};
// Pinos das linhas (entradas)
Keypad_Pin_t R_PINS[4] = {{R2_GPIO_Port, R2_Pin}, {R1_GPIO_Port, R1_Pin}, {R3_GPIO_Port, R3_Pin}, {R4_GPIO_Port, R4_Pin}};


char KEYPAD_Scan(void) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
    // Coloca todas as colunas em nível alto
    for (int i = 0; i < 4; i++) {
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	e00f      	b.n	8000f7c <KEYPAD_Scan+0x2c>
        HAL_GPIO_WritePin(C_PINS[i].PORT, C_PINS[i].PIN, GPIO_PIN_SET);
 8000f5c:	4a3e      	ldr	r2, [pc, #248]	@ (8001058 <KEYPAD_Scan+0x108>)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000f64:	4a3c      	ldr	r2, [pc, #240]	@ (8001058 <KEYPAD_Scan+0x108>)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	00db      	lsls	r3, r3, #3
 8000f6a:	4413      	add	r3, r2
 8000f6c:	889b      	ldrh	r3, [r3, #4]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	4619      	mov	r1, r3
 8000f72:	f001 fe23 	bl	8002bbc <HAL_GPIO_WritePin>
    for (int i = 0; i < 4; i++) {
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	2b03      	cmp	r3, #3
 8000f80:	ddec      	ble.n	8000f5c <KEYPAD_Scan+0xc>
    }

    // Loop para varrer cada coluna
    for (int col = 0; col < 4; col++) {
 8000f82:	2300      	movs	r3, #0
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	e05e      	b.n	8001046 <KEYPAD_Scan+0xf6>
        // Ativa a coluna atual (coloca em nível baixo)
        HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_RESET);
 8000f88:	4a33      	ldr	r2, [pc, #204]	@ (8001058 <KEYPAD_Scan+0x108>)
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000f90:	4a31      	ldr	r2, [pc, #196]	@ (8001058 <KEYPAD_Scan+0x108>)
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	00db      	lsls	r3, r3, #3
 8000f96:	4413      	add	r3, r2
 8000f98:	889b      	ldrh	r3, [r3, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f001 fe0d 	bl	8002bbc <HAL_GPIO_WritePin>

        // Verifica qual linha foi para nível baixo
        for (int row = 0; row < 4; row++) {
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	e03b      	b.n	8001020 <KEYPAD_Scan+0xd0>
            if (HAL_GPIO_ReadPin(R_PINS[row].PORT, R_PINS[row].PIN) == GPIO_PIN_RESET) {
 8000fa8:	4a2c      	ldr	r2, [pc, #176]	@ (800105c <KEYPAD_Scan+0x10c>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000fb0:	492a      	ldr	r1, [pc, #168]	@ (800105c <KEYPAD_Scan+0x10c>)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	440b      	add	r3, r1
 8000fb8:	889b      	ldrh	r3, [r3, #4]
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	f001 fde5 	bl	8002b8c <HAL_GPIO_ReadPin>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d128      	bne.n	800101a <KEYPAD_Scan+0xca>
                // Botão pressionado!
                
                // --- Debounce e espera soltar a tecla ---
                HAL_Delay(50); // Simples debounce por atraso
 8000fc8:	2032      	movs	r0, #50	@ 0x32
 8000fca:	f001 fb39 	bl	8002640 <HAL_Delay>

                // Espera o usuário soltar a tecla para não ler a mesma tecla várias vezes
                while(HAL_GPIO_ReadPin(R_PINS[row].PORT, R_PINS[row].PIN) == GPIO_PIN_RESET);
 8000fce:	bf00      	nop
 8000fd0:	4a22      	ldr	r2, [pc, #136]	@ (800105c <KEYPAD_Scan+0x10c>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000fd8:	4920      	ldr	r1, [pc, #128]	@ (800105c <KEYPAD_Scan+0x10c>)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	440b      	add	r3, r1
 8000fe0:	889b      	ldrh	r3, [r3, #4]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4610      	mov	r0, r2
 8000fe6:	f001 fdd1 	bl	8002b8c <HAL_GPIO_ReadPin>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d0ef      	beq.n	8000fd0 <KEYPAD_Scan+0x80>
                
                // Restaura a coluna para nível alto antes de retornar
                HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_SET);
 8000ff0:	4a19      	ldr	r2, [pc, #100]	@ (8001058 <KEYPAD_Scan+0x108>)
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000ff8:	4a17      	ldr	r2, [pc, #92]	@ (8001058 <KEYPAD_Scan+0x108>)
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	00db      	lsls	r3, r3, #3
 8000ffe:	4413      	add	r3, r2
 8001000:	889b      	ldrh	r3, [r3, #4]
 8001002:	2201      	movs	r2, #1
 8001004:	4619      	mov	r1, r3
 8001006:	f001 fdd9 	bl	8002bbc <HAL_GPIO_WritePin>

                return KEYPAD_MAP[row][col];
 800100a:	4a15      	ldr	r2, [pc, #84]	@ (8001060 <KEYPAD_Scan+0x110>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	441a      	add	r2, r3
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	4413      	add	r3, r2
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	e019      	b.n	800104e <KEYPAD_Scan+0xfe>
        for (int row = 0; row < 4; row++) {
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3301      	adds	r3, #1
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b03      	cmp	r3, #3
 8001024:	ddc0      	ble.n	8000fa8 <KEYPAD_Scan+0x58>
            }
        }

        // Desativa a coluna atual antes de ir para a próxima
        HAL_GPIO_WritePin(C_PINS[col].PORT, C_PINS[col].PIN, GPIO_PIN_SET);
 8001026:	4a0c      	ldr	r2, [pc, #48]	@ (8001058 <KEYPAD_Scan+0x108>)
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800102e:	4a0a      	ldr	r2, [pc, #40]	@ (8001058 <KEYPAD_Scan+0x108>)
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	00db      	lsls	r3, r3, #3
 8001034:	4413      	add	r3, r2
 8001036:	889b      	ldrh	r3, [r3, #4]
 8001038:	2201      	movs	r2, #1
 800103a:	4619      	mov	r1, r3
 800103c:	f001 fdbe 	bl	8002bbc <HAL_GPIO_WritePin>
    for (int col = 0; col < 4; col++) {
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	3301      	adds	r3, #1
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	2b03      	cmp	r3, #3
 800104a:	dd9d      	ble.n	8000f88 <KEYPAD_Scan+0x38>
    }

    return '\0'; // Retorna nulo se nenhuma tecla for pressionada
 800104c:	2300      	movs	r3, #0
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000008 	.word	0x20000008
 800105c:	20000028 	.word	0x20000028
 8001060:	08008584 	.word	0x08008584

08001064 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001064:	b5b0      	push	{r4, r5, r7, lr}
 8001066:	b09c      	sub	sp, #112	@ 0x70
 8001068:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800106a:	f001 fa77 	bl	800255c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800106e:	f000 f881 	bl	8001174 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001072:	f000 f949 	bl	8001308 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001076:	f000 f8e7 	bl	8001248 <MX_SPI1_Init>
  MX_UART4_Init();
 800107a:	f000 f91b 	bl	80012b4 <MX_UART4_Init>
  // ETAPA DE INICIALIZAÇÃO
  //--------------------------------------------------------------------

  // 1. Inicializa o display. Ele usará a velocidade alta do SPI configurada
  //    no MX_SPI1_Init(), o que é ótimo para performance gráfica.
  ILI9341_Init();
 800107e:	f7ff fcfb 	bl	8000a78 <ILI9341_Init>

  // 2. Acende o backlight do display.
  //    (Assumindo que seu pino é o LCD_LED_Pin, como no seu MX_GPIO_Init)
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2180      	movs	r1, #128	@ 0x80
 8001086:	4831      	ldr	r0, [pc, #196]	@ (800114c <main+0xe8>)
 8001088:	f001 fd98 	bl	8002bbc <HAL_GPIO_WritePin>

  // 3. Prepara a tela para o usuário com uma mensagem de boas-vindas.
  ILI9341_FillScreen(ILI9341_BLACK);
 800108c:	2000      	movs	r0, #0
 800108e:	f7ff ff4d 	bl	8000f2c <ILI9341_FillScreen>
  ILI9341_WriteString(20, 120, "Sistema Iniciado!", Font_7x10, ILI9341_GREEN, ILI9341_BLACK);
 8001092:	4b2f      	ldr	r3, [pc, #188]	@ (8001150 <main+0xec>)
 8001094:	2200      	movs	r2, #0
 8001096:	9202      	str	r2, [sp, #8]
 8001098:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800109c:	9201      	str	r2, [sp, #4]
 800109e:	685a      	ldr	r2, [r3, #4]
 80010a0:	9200      	str	r2, [sp, #0]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001154 <main+0xf0>)
 80010a6:	2178      	movs	r1, #120	@ 0x78
 80010a8:	2014      	movs	r0, #20
 80010aa:	f7ff fe85 	bl	8000db8 <ILI9341_WriteString>
  HAL_Delay(2000); // Uma pequena pausa para o usuário ler a mensagem.
 80010ae:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010b2:	f001 fac5 	bl	8002640 <HAL_Delay>

  // 4. Limpa a tela para começar a desenhar.
  ILI9341_FillScreen(ILI9341_BLACK);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f7ff ff38 	bl	8000f2c <ILI9341_FillScreen>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osMutexDef(gameMutex);
 80010bc:	2300      	movs	r3, #0
 80010be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80010c0:	2300      	movs	r3, #0
 80010c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  gameMutexHandle = osMutexCreate(osMutex(gameMutex));
 80010c4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80010c8:	4618      	mov	r0, r3
 80010ca:	f002 ffe8 	bl	800409e <osMutexCreate>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4a21      	ldr	r2, [pc, #132]	@ (8001158 <main+0xf4>)
 80010d2:	6013      	str	r3, [r2, #0]

  osThreadDef(initPutHalTask, StartInputHalTask, osPriorityNormal, 0, 128);
 80010d4:	4b21      	ldr	r3, [pc, #132]	@ (800115c <main+0xf8>)
 80010d6:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80010da:	461d      	mov	r5, r3
 80010dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  inputHalTaskHandle = osThreadCreate(osThread(initPutHalTask), NULL);
 80010e8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f002 ff75 	bl	8003fde <osThreadCreate>
 80010f4:	4603      	mov	r3, r0
 80010f6:	4a1a      	ldr	r2, [pc, #104]	@ (8001160 <main+0xfc>)
 80010f8:	6013      	str	r3, [r2, #0]

  osThreadDef(gameTask, StartGameTask, osPriorityNormal, 0, 256);
 80010fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <main+0x100>)
 80010fc:	f107 0420 	add.w	r4, r7, #32
 8001100:	461d      	mov	r5, r3
 8001102:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001104:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001106:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800110a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameTaskHandle = osThreadCreate(osThread(gameTask), NULL);
 800110e:	f107 0320 	add.w	r3, r7, #32
 8001112:	2100      	movs	r1, #0
 8001114:	4618      	mov	r0, r3
 8001116:	f002 ff62 	bl	8003fde <osThreadCreate>
 800111a:	4603      	mov	r3, r0
 800111c:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <main+0x104>)
 800111e:	6013      	str	r3, [r2, #0]

  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 256);
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <main+0x108>)
 8001122:	1d3c      	adds	r4, r7, #4
 8001124:	461d      	mov	r5, r3
 8001126:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001128:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800112a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800112e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f002 ff51 	bl	8003fde <osThreadCreate>
 800113c:	4603      	mov	r3, r0
 800113e:	4a0c      	ldr	r2, [pc, #48]	@ (8001170 <main+0x10c>)
 8001140:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001142:	f002 ff45 	bl	8003fd0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001146:	bf00      	nop
 8001148:	e7fd      	b.n	8001146 <main+0xe2>
 800114a:	bf00      	nop
 800114c:	40020800 	.word	0x40020800
 8001150:	20000000 	.word	0x20000000
 8001154:	08007bfc 	.word	0x08007bfc
 8001158:	200003f4 	.word	0x200003f4
 800115c:	08007c20 	.word	0x08007c20
 8001160:	200003e8 	.word	0x200003e8
 8001164:	08007c48 	.word	0x08007c48
 8001168:	200003ec 	.word	0x200003ec
 800116c:	08007c70 	.word	0x08007c70
 8001170:	200003f0 	.word	0x200003f0

08001174 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b094      	sub	sp, #80	@ 0x50
 8001178:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117a:	f107 0320 	add.w	r3, r7, #32
 800117e:	2230      	movs	r2, #48	@ 0x30
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f005 fc8b 	bl	8006a9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	4b28      	ldr	r3, [pc, #160]	@ (8001240 <SystemClock_Config+0xcc>)
 800119e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a0:	4a27      	ldr	r2, [pc, #156]	@ (8001240 <SystemClock_Config+0xcc>)
 80011a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a8:	4b25      	ldr	r3, [pc, #148]	@ (8001240 <SystemClock_Config+0xcc>)
 80011aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011b4:	2300      	movs	r3, #0
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	4b22      	ldr	r3, [pc, #136]	@ (8001244 <SystemClock_Config+0xd0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a21      	ldr	r2, [pc, #132]	@ (8001244 <SystemClock_Config+0xd0>)
 80011be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <SystemClock_Config+0xd0>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d0:	2302      	movs	r3, #2
 80011d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d4:	2301      	movs	r3, #1
 80011d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011d8:	2310      	movs	r3, #16
 80011da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011dc:	2302      	movs	r3, #2
 80011de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e0:	2300      	movs	r3, #0
 80011e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011e4:	2308      	movs	r3, #8
 80011e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011e8:	23a8      	movs	r3, #168	@ 0xa8
 80011ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011ec:	2302      	movs	r3, #2
 80011ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011f0:	2304      	movs	r3, #4
 80011f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f4:	f107 0320 	add.w	r3, r7, #32
 80011f8:	4618      	mov	r0, r3
 80011fa:	f001 fcf9 	bl	8002bf0 <HAL_RCC_OscConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001204:	f000 ffbe 	bl	8002184 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001208:	230f      	movs	r3, #15
 800120a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800120c:	2302      	movs	r3, #2
 800120e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001214:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001218:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800121a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	2105      	movs	r1, #5
 8001226:	4618      	mov	r0, r3
 8001228:	f001 ff5a 	bl	80030e0 <HAL_RCC_ClockConfig>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001232:	f000 ffa7 	bl	8002184 <Error_Handler>
  }
}
 8001236:	bf00      	nop
 8001238:	3750      	adds	r7, #80	@ 0x50
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40023800 	.word	0x40023800
 8001244:	40007000 	.word	0x40007000

08001248 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800124c:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <MX_SPI1_Init+0x64>)
 800124e:	4a18      	ldr	r2, [pc, #96]	@ (80012b0 <MX_SPI1_Init+0x68>)
 8001250:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001252:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <MX_SPI1_Init+0x64>)
 8001254:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001258:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <MX_SPI1_Init+0x64>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_SPI1_Init+0x64>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_SPI1_Init+0x64>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800126c:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_SPI1_Init+0x64>)
 800126e:	2200      	movs	r2, #0
 8001270:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <MX_SPI1_Init+0x64>)
 8001274:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001278:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800127a:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <MX_SPI1_Init+0x64>)
 800127c:	2208      	movs	r2, #8
 800127e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001280:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <MX_SPI1_Init+0x64>)
 8001282:	2200      	movs	r2, #0
 8001284:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <MX_SPI1_Init+0x64>)
 8001288:	2200      	movs	r2, #0
 800128a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800128c:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <MX_SPI1_Init+0x64>)
 800128e:	2200      	movs	r2, #0
 8001290:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001292:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <MX_SPI1_Init+0x64>)
 8001294:	220a      	movs	r2, #10
 8001296:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001298:	4804      	ldr	r0, [pc, #16]	@ (80012ac <MX_SPI1_Init+0x64>)
 800129a:	f002 f901 	bl	80034a0 <HAL_SPI_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012a4:	f000 ff6e 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000348 	.word	0x20000348
 80012b0:	40013000 	.word	0x40013000

080012b4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80012b8:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012ba:	4a12      	ldr	r2, [pc, #72]	@ (8001304 <MX_UART4_Init+0x50>)
 80012bc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80012be:	4b10      	ldr	r3, [pc, #64]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012c4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80012c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80012d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80012d8:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012da:	220c      	movs	r2, #12
 80012dc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012de:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012ea:	4805      	ldr	r0, [pc, #20]	@ (8001300 <MX_UART4_Init+0x4c>)
 80012ec:	f002 fb82 	bl	80039f4 <HAL_UART_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80012f6:	f000 ff45 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200003a0 	.word	0x200003a0
 8001304:	40004c00 	.word	0x40004c00

08001308 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	@ 0x28
 800130c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
 8001322:	4b49      	ldr	r3, [pc, #292]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001326:	4a48      	ldr	r2, [pc, #288]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6313      	str	r3, [r2, #48]	@ 0x30
 800132e:	4b46      	ldr	r3, [pc, #280]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	613b      	str	r3, [r7, #16]
 8001338:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	4b42      	ldr	r3, [pc, #264]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	4a41      	ldr	r2, [pc, #260]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001344:	f043 0302 	orr.w	r3, r3, #2
 8001348:	6313      	str	r3, [r2, #48]	@ 0x30
 800134a:	4b3f      	ldr	r3, [pc, #252]	@ (8001448 <MX_GPIO_Init+0x140>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	4b3b      	ldr	r3, [pc, #236]	@ (8001448 <MX_GPIO_Init+0x140>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a3a      	ldr	r2, [pc, #232]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b38      	ldr	r3, [pc, #224]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	4b34      	ldr	r3, [pc, #208]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a33      	ldr	r2, [pc, #204]	@ (8001448 <MX_GPIO_Init+0x140>)
 800137c:	f043 0308 	orr.w	r3, r3, #8
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b31      	ldr	r3, [pc, #196]	@ (8001448 <MX_GPIO_Init+0x140>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2110      	movs	r1, #16
 8001392:	482e      	ldr	r0, [pc, #184]	@ (800144c <MX_GPIO_Init+0x144>)
 8001394:	f001 fc12 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 8001398:	2200      	movs	r2, #0
 800139a:	2103      	movs	r1, #3
 800139c:	482c      	ldr	r0, [pc, #176]	@ (8001450 <MX_GPIO_Init+0x148>)
 800139e:	f001 fc0d 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2180      	movs	r1, #128	@ 0x80
 80013a6:	482b      	ldr	r0, [pc, #172]	@ (8001454 <MX_GPIO_Init+0x14c>)
 80013a8:	f001 fc08 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, C1_Pin|C2_Pin|C3_Pin|C4_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	210f      	movs	r1, #15
 80013b0:	4829      	ldr	r0, [pc, #164]	@ (8001458 <MX_GPIO_Init+0x150>)
 80013b2:	f001 fc03 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 80013b6:	2310      	movs	r3, #16
 80013b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4619      	mov	r1, r3
 80013cc:	481f      	ldr	r0, [pc, #124]	@ (800144c <MX_GPIO_Init+0x144>)
 80013ce:	f001 fa41 	bl	8002854 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin;
 80013d2:	2303      	movs	r3, #3
 80013d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d6:	2301      	movs	r3, #1
 80013d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e2:	f107 0314 	add.w	r3, r7, #20
 80013e6:	4619      	mov	r1, r3
 80013e8:	4819      	ldr	r0, [pc, #100]	@ (8001450 <MX_GPIO_Init+0x148>)
 80013ea:	f001 fa33 	bl	8002854 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_LED_Pin */
  GPIO_InitStruct.Pin = LCD_LED_Pin;
 80013ee:	2380      	movs	r3, #128	@ 0x80
 80013f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_LED_GPIO_Port, &GPIO_InitStruct);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4619      	mov	r1, r3
 8001404:	4813      	ldr	r0, [pc, #76]	@ (8001454 <MX_GPIO_Init+0x14c>)
 8001406:	f001 fa25 	bl	8002854 <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_Pin C2_Pin C3_Pin C4_Pin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
 800140a:	230f      	movs	r3, #15
 800140c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140e:	2301      	movs	r3, #1
 8001410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4619      	mov	r1, r3
 8001420:	480d      	ldr	r0, [pc, #52]	@ (8001458 <MX_GPIO_Init+0x150>)
 8001422:	f001 fa17 	bl	8002854 <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin|R4_Pin;
 8001426:	23f0      	movs	r3, #240	@ 0xf0
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800142e:	2301      	movs	r3, #1
 8001430:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	4619      	mov	r1, r3
 8001438:	4807      	ldr	r0, [pc, #28]	@ (8001458 <MX_GPIO_Init+0x150>)
 800143a:	f001 fa0b 	bl	8002854 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800143e:	bf00      	nop
 8001440:	3728      	adds	r7, #40	@ 0x28
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40023800 	.word	0x40023800
 800144c:	40020000 	.word	0x40020000
 8001450:	40020400 	.word	0x40020400
 8001454:	40020800 	.word	0x40020800
 8001458:	40020c00 	.word	0x40020c00

0800145c <StartInputHalTask>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

void StartInputHalTask(void const * argument)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  char cCurrent;
  /* Infinite loop */
  for(;;) // O loop infinito de uma tarefa RTOS é "for(;;)"
  {
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 8001464:	f7ff fd74 	bl	8000f50 <KEYPAD_Scan>
 8001468:	4603      	mov	r3, r0
 800146a:	73fb      	strb	r3, [r7, #15]
    if(cCurrent != '\0')
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d002      	beq.n	8001478 <StartInputHalTask+0x1c>
    {
      keyPressed = cCurrent;
 8001472:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <StartInputHalTask+0x24>)
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	7013      	strb	r3, [r2, #0]
    }
    osDelay(50);
 8001478:	2032      	movs	r0, #50	@ 0x32
 800147a:	f002 fdfc 	bl	8004076 <osDelay>
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 800147e:	e7f1      	b.n	8001464 <StartInputHalTask+0x8>
 8001480:	200003f8 	.word	0x200003f8

08001484 <StartGameTask>:
  }
}

void StartGameTask(void const * argument)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  char cLocalKeyPressed;
  for(;;)
  {
    cLocalKeyPressed = NONE_KEY;
 800148c:	2300      	movs	r3, #0
 800148e:	73fb      	strb	r3, [r7, #15]
    
    osMutexWait(gameMutexHandle, osWaitForever);
 8001490:	4baf      	ldr	r3, [pc, #700]	@ (8001750 <StartGameTask+0x2cc>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f04f 31ff 	mov.w	r1, #4294967295
 8001498:	4618      	mov	r0, r3
 800149a:	f002 fe19 	bl	80040d0 <osMutexWait>
    if (keyPressed != NONE_KEY) {
 800149e:	4bad      	ldr	r3, [pc, #692]	@ (8001754 <StartGameTask+0x2d0>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d005      	beq.n	80014b4 <StartGameTask+0x30>
      cLocalKeyPressed = keyPressed;
 80014a8:	4baa      	ldr	r3, [pc, #680]	@ (8001754 <StartGameTask+0x2d0>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	73fb      	strb	r3, [r7, #15]
      keyPressed = NONE_KEY; 
 80014ae:	4ba9      	ldr	r3, [pc, #676]	@ (8001754 <StartGameTask+0x2d0>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameMutexHandle);
 80014b4:	4ba6      	ldr	r3, [pc, #664]	@ (8001750 <StartGameTask+0x2cc>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f002 fe57 	bl	800416c <osMutexRelease>
    
    if (cLocalKeyPressed != NONE_KEY)
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	f000 8273 	beq.w	80019ac <StartGameTask+0x528>
    {
      osMutexWait(gameMutexHandle, osWaitForever);
 80014c6:	4ba2      	ldr	r3, [pc, #648]	@ (8001750 <StartGameTask+0x2cc>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f04f 31ff 	mov.w	r1, #4294967295
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 fdfe 	bl	80040d0 <osMutexWait>
      switch(eCurrentState)
 80014d4:	4ba0      	ldr	r3, [pc, #640]	@ (8001758 <StartGameTask+0x2d4>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b05      	cmp	r3, #5
 80014dc:	f200 8255 	bhi.w	800198a <StartGameTask+0x506>
 80014e0:	a201      	add	r2, pc, #4	@ (adr r2, 80014e8 <StartGameTask+0x64>)
 80014e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e6:	bf00      	nop
 80014e8:	08001501 	.word	0x08001501
 80014ec:	08001529 	.word	0x08001529
 80014f0:	080015fd 	.word	0x080015fd
 80014f4:	08001781 	.word	0x08001781
 80014f8:	080018f9 	.word	0x080018f9
 80014fc:	08001977 	.word	0x08001977
      {
        case eInitGame:
        {
          eUserPlayer.u8HeartPoints = 100;
 8001500:	4b96      	ldr	r3, [pc, #600]	@ (800175c <StartGameTask+0x2d8>)
 8001502:	2264      	movs	r2, #100	@ 0x64
 8001504:	701a      	strb	r2, [r3, #0]
          eCpuPlayer.u8HeartPoints = 100;
 8001506:	4b96      	ldr	r3, [pc, #600]	@ (8001760 <StartGameTask+0x2dc>)
 8001508:	2264      	movs	r2, #100	@ 0x64
 800150a:	701a      	strb	r2, [r3, #0]
          if(cLocalKeyPressed == CONFIRM_KEY)
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001510:	f040 8242 	bne.w	8001998 <StartGameTask+0x514>
          {
            eCurrentState = eDificultSelect;
 8001514:	4b90      	ldr	r3, [pc, #576]	@ (8001758 <StartGameTask+0x2d4>)
 8001516:	2201      	movs	r2, #1
 8001518:	701a      	strb	r2, [r3, #0]
            selectedOption = 0;
 800151a:	4b92      	ldr	r3, [pc, #584]	@ (8001764 <StartGameTask+0x2e0>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8001520:	4b91      	ldr	r3, [pc, #580]	@ (8001768 <StartGameTask+0x2e4>)
 8001522:	2201      	movs	r2, #1
 8001524:	701a      	strb	r2, [r3, #0]
            }
          break;
 8001526:	e237      	b.n	8001998 <StartGameTask+0x514>
        }
        case eDificultSelect:
        {
          switch(cLocalKeyPressed)
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	3b23      	subs	r3, #35	@ 0x23
 800152c:	2b15      	cmp	r3, #21
 800152e:	d863      	bhi.n	80015f8 <StartGameTask+0x174>
 8001530:	a201      	add	r2, pc, #4	@ (adr r2, 8001538 <StartGameTask+0xb4>)
 8001532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001536:	bf00      	nop
 8001538:	080015cd 	.word	0x080015cd
 800153c:	080015f9 	.word	0x080015f9
 8001540:	080015f9 	.word	0x080015f9
 8001544:	080015f9 	.word	0x080015f9
 8001548:	080015f9 	.word	0x080015f9
 800154c:	080015f9 	.word	0x080015f9
 8001550:	080015f9 	.word	0x080015f9
 8001554:	080015db 	.word	0x080015db
 8001558:	080015f9 	.word	0x080015f9
 800155c:	080015f9 	.word	0x080015f9
 8001560:	080015f9 	.word	0x080015f9
 8001564:	080015f9 	.word	0x080015f9
 8001568:	080015f9 	.word	0x080015f9
 800156c:	080015f9 	.word	0x080015f9
 8001570:	080015f9 	.word	0x080015f9
 8001574:	080015af 	.word	0x080015af
 8001578:	080015f9 	.word	0x080015f9
 800157c:	080015f9 	.word	0x080015f9
 8001580:	080015f9 	.word	0x080015f9
 8001584:	080015f9 	.word	0x080015f9
 8001588:	080015f9 	.word	0x080015f9
 800158c:	08001591 	.word	0x08001591
          {
            case UP_KEY:
            {
              selectedOption = (selectedOption < MENU_OPTIONS_DIFFICULTY - 1) ? selectedOption + 1 : 0;
 8001590:	4b74      	ldr	r3, [pc, #464]	@ (8001764 <StartGameTask+0x2e0>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b01      	cmp	r3, #1
 8001596:	dc03      	bgt.n	80015a0 <StartGameTask+0x11c>
 8001598:	4b72      	ldr	r3, [pc, #456]	@ (8001764 <StartGameTask+0x2e0>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	3301      	adds	r3, #1
 800159e:	e000      	b.n	80015a2 <StartGameTask+0x11e>
 80015a0:	2300      	movs	r3, #0
 80015a2:	4a70      	ldr	r2, [pc, #448]	@ (8001764 <StartGameTask+0x2e0>)
 80015a4:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 80015a6:	4b70      	ldr	r3, [pc, #448]	@ (8001768 <StartGameTask+0x2e4>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	701a      	strb	r2, [r3, #0]
              break;
 80015ac:	e025      	b.n	80015fa <StartGameTask+0x176>
            }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_DIFFICULTY - 1;
 80015ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001764 <StartGameTask+0x2e0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	dd03      	ble.n	80015be <StartGameTask+0x13a>
 80015b6:	4b6b      	ldr	r3, [pc, #428]	@ (8001764 <StartGameTask+0x2e0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	e000      	b.n	80015c0 <StartGameTask+0x13c>
 80015be:	2302      	movs	r3, #2
 80015c0:	4a68      	ldr	r2, [pc, #416]	@ (8001764 <StartGameTask+0x2e0>)
 80015c2:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 80015c4:	4b68      	ldr	r3, [pc, #416]	@ (8001768 <StartGameTask+0x2e4>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	701a      	strb	r2, [r3, #0]
              break;
 80015ca:	e016      	b.n	80015fa <StartGameTask+0x176>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 80015cc:	4b66      	ldr	r3, [pc, #408]	@ (8001768 <StartGameTask+0x2e4>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
              eCurrentState = eInitGame;
 80015d2:	4b61      	ldr	r3, [pc, #388]	@ (8001758 <StartGameTask+0x2d4>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
              break;
 80015d8:	e00f      	b.n	80015fa <StartGameTask+0x176>
            }
            case CONFIRM_KEY:
            {
              selectedDifficulty = (EDificult)selectedOption;
 80015da:	4b62      	ldr	r3, [pc, #392]	@ (8001764 <StartGameTask+0x2e0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	4b62      	ldr	r3, [pc, #392]	@ (800176c <StartGameTask+0x2e8>)
 80015e2:	701a      	strb	r2, [r3, #0]
              eCurrentState = ePersonaSelect;
 80015e4:	4b5c      	ldr	r3, [pc, #368]	@ (8001758 <StartGameTask+0x2d4>)
 80015e6:	2202      	movs	r2, #2
 80015e8:	701a      	strb	r2, [r3, #0]
              selectedOption = FALSE; // Reseta para o próximo menu
 80015ea:	4b5e      	ldr	r3, [pc, #376]	@ (8001764 <StartGameTask+0x2e0>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80015f0:	4b5d      	ldr	r3, [pc, #372]	@ (8001768 <StartGameTask+0x2e4>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
              break;
 80015f6:	e000      	b.n	80015fa <StartGameTask+0x176>
            }
            default:
            {
              break;
 80015f8:	bf00      	nop
            }
          }
          break;
 80015fa:	e1d2      	b.n	80019a2 <StartGameTask+0x51e>
        }
        case ePersonaSelect:
        {
          switch(cLocalKeyPressed)
 80015fc:	7bfb      	ldrb	r3, [r7, #15]
 80015fe:	3b23      	subs	r3, #35	@ 0x23
 8001600:	2b15      	cmp	r3, #21
 8001602:	f200 80a2 	bhi.w	800174a <StartGameTask+0x2c6>
 8001606:	a201      	add	r2, pc, #4	@ (adr r2, 800160c <StartGameTask+0x188>)
 8001608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800160c:	080016a1 	.word	0x080016a1
 8001610:	0800174b 	.word	0x0800174b
 8001614:	0800174b 	.word	0x0800174b
 8001618:	0800174b 	.word	0x0800174b
 800161c:	0800174b 	.word	0x0800174b
 8001620:	0800174b 	.word	0x0800174b
 8001624:	0800174b 	.word	0x0800174b
 8001628:	080016af 	.word	0x080016af
 800162c:	0800174b 	.word	0x0800174b
 8001630:	0800174b 	.word	0x0800174b
 8001634:	0800174b 	.word	0x0800174b
 8001638:	0800174b 	.word	0x0800174b
 800163c:	0800174b 	.word	0x0800174b
 8001640:	0800174b 	.word	0x0800174b
 8001644:	0800174b 	.word	0x0800174b
 8001648:	08001683 	.word	0x08001683
 800164c:	0800174b 	.word	0x0800174b
 8001650:	0800174b 	.word	0x0800174b
 8001654:	0800174b 	.word	0x0800174b
 8001658:	0800174b 	.word	0x0800174b
 800165c:	0800174b 	.word	0x0800174b
 8001660:	08001665 	.word	0x08001665
          {
            case UP_KEY:
            {                  
              selectedOption = (selectedOption < MENU_OPTIONS_PERSONA - 1) ? selectedOption + 1 : 0;
 8001664:	4b3f      	ldr	r3, [pc, #252]	@ (8001764 <StartGameTask+0x2e0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2b03      	cmp	r3, #3
 800166a:	dc03      	bgt.n	8001674 <StartGameTask+0x1f0>
 800166c:	4b3d      	ldr	r3, [pc, #244]	@ (8001764 <StartGameTask+0x2e0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	3301      	adds	r3, #1
 8001672:	e000      	b.n	8001676 <StartGameTask+0x1f2>
 8001674:	2300      	movs	r3, #0
 8001676:	4a3b      	ldr	r2, [pc, #236]	@ (8001764 <StartGameTask+0x2e0>)
 8001678:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 800167a:	4b3b      	ldr	r3, [pc, #236]	@ (8001768 <StartGameTask+0x2e4>)
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
              break;
 8001680:	e064      	b.n	800174c <StartGameTask+0x2c8>
            }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_PERSONA - 1;
 8001682:	4b38      	ldr	r3, [pc, #224]	@ (8001764 <StartGameTask+0x2e0>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	dd03      	ble.n	8001692 <StartGameTask+0x20e>
 800168a:	4b36      	ldr	r3, [pc, #216]	@ (8001764 <StartGameTask+0x2e0>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	3b01      	subs	r3, #1
 8001690:	e000      	b.n	8001694 <StartGameTask+0x210>
 8001692:	2304      	movs	r3, #4
 8001694:	4a33      	ldr	r2, [pc, #204]	@ (8001764 <StartGameTask+0x2e0>)
 8001696:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 8001698:	4b33      	ldr	r3, [pc, #204]	@ (8001768 <StartGameTask+0x2e4>)
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
              break;
 800169e:	e055      	b.n	800174c <StartGameTask+0x2c8>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 80016a0:	4b31      	ldr	r3, [pc, #196]	@ (8001768 <StartGameTask+0x2e4>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
              eCurrentState = eDificultSelect;
 80016a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001758 <StartGameTask+0x2d4>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	701a      	strb	r2, [r3, #0]
              break;
 80016ac:	e04e      	b.n	800174c <StartGameTask+0x2c8>
            }
            case CONFIRM_KEY:
            {
              eUserPlayer.ePersonaElemental = (EElemental)selectedOption;
 80016ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001764 <StartGameTask+0x2e0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b29      	ldr	r3, [pc, #164]	@ (800175c <StartGameTask+0x2d8>)
 80016b6:	705a      	strb	r2, [r3, #1]
              eCurrentState = eBattleInit;
 80016b8:	4b27      	ldr	r3, [pc, #156]	@ (8001758 <StartGameTask+0x2d4>)
 80016ba:	2203      	movs	r2, #3
 80016bc:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80016be:	4b2a      	ldr	r3, [pc, #168]	@ (8001768 <StartGameTask+0x2e4>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0;     // Zera o contador de ataques
 80016c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001770 <StartGameTask+0x2ec>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;   // Inicia com a primeira opção (Fogo) pré-selecionada
 80016ca:	4b26      	ldr	r3, [pc, #152]	@ (8001764 <StartGameTask+0x2e0>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]

              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 80016d0:	2204      	movs	r2, #4
 80016d2:	2100      	movs	r1, #0
 80016d4:	4827      	ldr	r0, [pc, #156]	@ (8001774 <StartGameTask+0x2f0>)
 80016d6:	f005 f9e2 	bl	8006a9e <memset>
              memset((void*)eCpuPlayer.eAttackSequential, 0, sizeof(eCpuPlayer.eAttackSequential));
 80016da:	2204      	movs	r2, #4
 80016dc:	2100      	movs	r1, #0
 80016de:	4826      	ldr	r0, [pc, #152]	@ (8001778 <StartGameTask+0x2f4>)
 80016e0:	f005 f9dd 	bl	8006a9e <memset>

              srand(HAL_GetTick()); 
 80016e4:	f000 ffa0 	bl	8002628 <HAL_GetTick>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f005 f844 	bl	8006778 <srand>
              eCpuPlayer.ePersonaElemental = (rand() % 6);
 80016f0:	f005 f870 	bl	80067d4 <rand>
 80016f4:	4602      	mov	r2, r0
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <StartGameTask+0x2f8>)
 80016f8:	fb83 3102 	smull	r3, r1, r3, r2
 80016fc:	17d3      	asrs	r3, r2, #31
 80016fe:	1ac9      	subs	r1, r1, r3
 8001700:	460b      	mov	r3, r1
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	440b      	add	r3, r1
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	1ad1      	subs	r1, r2, r3
 800170a:	b2ca      	uxtb	r2, r1
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <StartGameTask+0x2dc>)
 800170e:	705a      	strb	r2, [r3, #1]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001710:	2300      	movs	r3, #0
 8001712:	73bb      	strb	r3, [r7, #14]
 8001714:	e015      	b.n	8001742 <StartGameTask+0x2be>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6); 
 8001716:	f005 f85d 	bl	80067d4 <rand>
 800171a:	4602      	mov	r2, r0
 800171c:	4b17      	ldr	r3, [pc, #92]	@ (800177c <StartGameTask+0x2f8>)
 800171e:	fb83 3102 	smull	r3, r1, r3, r2
 8001722:	17d3      	asrs	r3, r2, #31
 8001724:	1ac9      	subs	r1, r1, r3
 8001726:	460b      	mov	r3, r1
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	440b      	add	r3, r1
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	1ad1      	subs	r1, r2, r3
 8001730:	7bbb      	ldrb	r3, [r7, #14]
 8001732:	b2c9      	uxtb	r1, r1
 8001734:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <StartGameTask+0x2dc>)
 8001736:	4413      	add	r3, r2
 8001738:	460a      	mov	r2, r1
 800173a:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 800173c:	7bbb      	ldrb	r3, [r7, #14]
 800173e:	3301      	adds	r3, #1
 8001740:	73bb      	strb	r3, [r7, #14]
 8001742:	7bbb      	ldrb	r3, [r7, #14]
 8001744:	2b03      	cmp	r3, #3
 8001746:	d9e6      	bls.n	8001716 <StartGameTask+0x292>
              }
              break;
 8001748:	e000      	b.n	800174c <StartGameTask+0x2c8>
            }
            default:
            {
              break;
 800174a:	bf00      	nop
            }
          }
          break;
 800174c:	e129      	b.n	80019a2 <StartGameTask+0x51e>
 800174e:	bf00      	nop
 8001750:	200003f4 	.word	0x200003f4
 8001754:	200003f8 	.word	0x200003f8
 8001758:	200003f9 	.word	0x200003f9
 800175c:	20000404 	.word	0x20000404
 8001760:	2000040c 	.word	0x2000040c
 8001764:	200003fc 	.word	0x200003fc
 8001768:	20000048 	.word	0x20000048
 800176c:	20000400 	.word	0x20000400
 8001770:	20000412 	.word	0x20000412
 8001774:	20000406 	.word	0x20000406
 8001778:	2000040e 	.word	0x2000040e
 800177c:	2aaaaaab 	.word	0x2aaaaaab
        }
        case eBattleInit:
        {
          switch (cLocalKeyPressed)
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	3b23      	subs	r3, #35	@ 0x23
 8001784:	2b21      	cmp	r3, #33	@ 0x21
 8001786:	f200 80b5 	bhi.w	80018f4 <StartGameTask+0x470>
 800178a:	a201      	add	r2, pc, #4	@ (adr r2, 8001790 <StartGameTask+0x30c>)
 800178c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001790:	080018e7 	.word	0x080018e7
 8001794:	080018f5 	.word	0x080018f5
 8001798:	080018f5 	.word	0x080018f5
 800179c:	080018f5 	.word	0x080018f5
 80017a0:	080018f5 	.word	0x080018f5
 80017a4:	080018f5 	.word	0x080018f5
 80017a8:	080018f5 	.word	0x080018f5
 80017ac:	08001851 	.word	0x08001851
 80017b0:	080018f5 	.word	0x080018f5
 80017b4:	080018f5 	.word	0x080018f5
 80017b8:	080018f5 	.word	0x080018f5
 80017bc:	080018f5 	.word	0x080018f5
 80017c0:	080018f5 	.word	0x080018f5
 80017c4:	080018f5 	.word	0x080018f5
 80017c8:	080018f5 	.word	0x080018f5
 80017cc:	080018f5 	.word	0x080018f5
 80017d0:	080018f5 	.word	0x080018f5
 80017d4:	080018f5 	.word	0x080018f5
 80017d8:	080018f5 	.word	0x080018f5
 80017dc:	080018f5 	.word	0x080018f5
 80017e0:	080018f5 	.word	0x080018f5
 80017e4:	080018f5 	.word	0x080018f5
 80017e8:	080018f5 	.word	0x080018f5
 80017ec:	080018f5 	.word	0x080018f5
 80017f0:	080018f5 	.word	0x080018f5
 80017f4:	080018f5 	.word	0x080018f5
 80017f8:	080018f5 	.word	0x080018f5
 80017fc:	080018f5 	.word	0x080018f5
 8001800:	080018f5 	.word	0x080018f5
 8001804:	080018f5 	.word	0x080018f5
 8001808:	08001819 	.word	0x08001819
 800180c:	08001827 	.word	0x08001827
 8001810:	08001835 	.word	0x08001835
 8001814:	08001843 	.word	0x08001843
          {
            case FIRE_KEY:
            {
              selectedOption = 0;
 8001818:	4b66      	ldr	r3, [pc, #408]	@ (80019b4 <StartGameTask+0x530>)
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 800181e:	4b66      	ldr	r3, [pc, #408]	@ (80019b8 <StartGameTask+0x534>)
 8001820:	2201      	movs	r2, #1
 8001822:	701a      	strb	r2, [r3, #0]
              break;
 8001824:	e067      	b.n	80018f6 <StartGameTask+0x472>
            }
            case WATER_KEY:
            {
              selectedOption = 1;
 8001826:	4b63      	ldr	r3, [pc, #396]	@ (80019b4 <StartGameTask+0x530>)
 8001828:	2201      	movs	r2, #1
 800182a:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 800182c:	4b62      	ldr	r3, [pc, #392]	@ (80019b8 <StartGameTask+0x534>)
 800182e:	2201      	movs	r2, #1
 8001830:	701a      	strb	r2, [r3, #0]
              break;
 8001832:	e060      	b.n	80018f6 <StartGameTask+0x472>
            }
            case AIR_KEY: 
            {
              selectedOption = 2;
 8001834:	4b5f      	ldr	r3, [pc, #380]	@ (80019b4 <StartGameTask+0x530>)
 8001836:	2202      	movs	r2, #2
 8001838:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 800183a:	4b5f      	ldr	r3, [pc, #380]	@ (80019b8 <StartGameTask+0x534>)
 800183c:	2201      	movs	r2, #1
 800183e:	701a      	strb	r2, [r3, #0]
              break;
 8001840:	e059      	b.n	80018f6 <StartGameTask+0x472>
            }
            case EARTH_KEY: 
            {
              selectedOption = 3;
 8001842:	4b5c      	ldr	r3, [pc, #368]	@ (80019b4 <StartGameTask+0x530>)
 8001844:	2203      	movs	r2, #3
 8001846:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8001848:	4b5b      	ldr	r3, [pc, #364]	@ (80019b8 <StartGameTask+0x534>)
 800184a:	2201      	movs	r2, #1
 800184c:	701a      	strb	r2, [r3, #0]
              break;
 800184e:	e052      	b.n	80018f6 <StartGameTask+0x472>
            }
            case CONFIRM_KEY:
            {
              switch(selectedOption)
 8001850:	4b58      	ldr	r3, [pc, #352]	@ (80019b4 <StartGameTask+0x530>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b03      	cmp	r3, #3
 8001856:	d82f      	bhi.n	80018b8 <StartGameTask+0x434>
 8001858:	a201      	add	r2, pc, #4	@ (adr r2, 8001860 <StartGameTask+0x3dc>)
 800185a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185e:	bf00      	nop
 8001860:	08001871 	.word	0x08001871
 8001864:	08001883 	.word	0x08001883
 8001868:	08001895 	.word	0x08001895
 800186c:	080018a7 	.word	0x080018a7
              {
                  case 0: eUserPlayer.eAttackSequential[u8ContAttack] = eRed;    break;
 8001870:	4b52      	ldr	r3, [pc, #328]	@ (80019bc <StartGameTask+0x538>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	461a      	mov	r2, r3
 8001878:	4b51      	ldr	r3, [pc, #324]	@ (80019c0 <StartGameTask+0x53c>)
 800187a:	4413      	add	r3, r2
 800187c:	2200      	movs	r2, #0
 800187e:	709a      	strb	r2, [r3, #2]
 8001880:	e01a      	b.n	80018b8 <StartGameTask+0x434>
                  case 1: eUserPlayer.eAttackSequential[u8ContAttack] = eBlue;   break;
 8001882:	4b4e      	ldr	r3, [pc, #312]	@ (80019bc <StartGameTask+0x538>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b2db      	uxtb	r3, r3
 8001888:	461a      	mov	r2, r3
 800188a:	4b4d      	ldr	r3, [pc, #308]	@ (80019c0 <StartGameTask+0x53c>)
 800188c:	4413      	add	r3, r2
 800188e:	2201      	movs	r2, #1
 8001890:	709a      	strb	r2, [r3, #2]
 8001892:	e011      	b.n	80018b8 <StartGameTask+0x434>
                  case 2: eUserPlayer.eAttackSequential[u8ContAttack] = eGreen;  break;
 8001894:	4b49      	ldr	r3, [pc, #292]	@ (80019bc <StartGameTask+0x538>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	461a      	mov	r2, r3
 800189c:	4b48      	ldr	r3, [pc, #288]	@ (80019c0 <StartGameTask+0x53c>)
 800189e:	4413      	add	r3, r2
 80018a0:	2202      	movs	r2, #2
 80018a2:	709a      	strb	r2, [r3, #2]
 80018a4:	e008      	b.n	80018b8 <StartGameTask+0x434>
                  case 3: eUserPlayer.eAttackSequential[u8ContAttack] = eYellow; break;
 80018a6:	4b45      	ldr	r3, [pc, #276]	@ (80019bc <StartGameTask+0x538>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	461a      	mov	r2, r3
 80018ae:	4b44      	ldr	r3, [pc, #272]	@ (80019c0 <StartGameTask+0x53c>)
 80018b0:	4413      	add	r3, r2
 80018b2:	2203      	movs	r2, #3
 80018b4:	709a      	strb	r2, [r3, #2]
 80018b6:	bf00      	nop
              }
              
              u8ContAttack++; 
 80018b8:	4b40      	ldr	r3, [pc, #256]	@ (80019bc <StartGameTask+0x538>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	3301      	adds	r3, #1
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	4b3e      	ldr	r3, [pc, #248]	@ (80019bc <StartGameTask+0x538>)
 80018c4:	701a      	strb	r2, [r3, #0]
              
              if (u8ContAttack >= ATTACKS_NUMBERS)
 80018c6:	4b3d      	ldr	r3, [pc, #244]	@ (80019bc <StartGameTask+0x538>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d906      	bls.n	80018de <StartGameTask+0x45a>
              {
                vInitBattle(&eUserPlayer, &eCpuPlayer);
 80018d0:	493c      	ldr	r1, [pc, #240]	@ (80019c4 <StartGameTask+0x540>)
 80018d2:	483b      	ldr	r0, [pc, #236]	@ (80019c0 <StartGameTask+0x53c>)
 80018d4:	f7fe fe7c 	bl	80005d0 <vInitBattle>
                eCurrentState = ePlayerTurn;
 80018d8:	4b3b      	ldr	r3, [pc, #236]	@ (80019c8 <StartGameTask+0x544>)
 80018da:	2204      	movs	r2, #4
 80018dc:	701a      	strb	r2, [r3, #0]
              }
              
              u8CleanScreen = TRUE;
 80018de:	4b36      	ldr	r3, [pc, #216]	@ (80019b8 <StartGameTask+0x534>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	701a      	strb	r2, [r3, #0]
              break;
 80018e4:	e007      	b.n	80018f6 <StartGameTask+0x472>
            }
            case BACK_KEY:
            {
              eCurrentState = ePersonaSelect;
 80018e6:	4b38      	ldr	r3, [pc, #224]	@ (80019c8 <StartGameTask+0x544>)
 80018e8:	2202      	movs	r2, #2
 80018ea:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80018ec:	4b32      	ldr	r3, [pc, #200]	@ (80019b8 <StartGameTask+0x534>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
              break;
 80018f2:	e000      	b.n	80018f6 <StartGameTask+0x472>
            }
            default:
            {
              break;
 80018f4:	bf00      	nop
            }
          }
          break;
 80018f6:	e054      	b.n	80019a2 <StartGameTask+0x51e>
        }
        case ePlayerTurn:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 80018f8:	7bfb      	ldrb	r3, [r7, #15]
 80018fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80018fc:	d14e      	bne.n	800199c <StartGameTask+0x518>
          {            
            if (eUserPlayer.u8HeartPoints == 0 || eCpuPlayer.u8HeartPoints == 0)
 80018fe:	4b30      	ldr	r3, [pc, #192]	@ (80019c0 <StartGameTask+0x53c>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	b2db      	uxtb	r3, r3
 8001904:	2b00      	cmp	r3, #0
 8001906:	d004      	beq.n	8001912 <StartGameTask+0x48e>
 8001908:	4b2e      	ldr	r3, [pc, #184]	@ (80019c4 <StartGameTask+0x540>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d103      	bne.n	800191a <StartGameTask+0x496>
            {
              eCurrentState = eEndGame; 
 8001912:	4b2d      	ldr	r3, [pc, #180]	@ (80019c8 <StartGameTask+0x544>)
 8001914:	2205      	movs	r2, #5
 8001916:	701a      	strb	r2, [r3, #0]
 8001918:	e029      	b.n	800196e <StartGameTask+0x4ea>
            }
            else
            {
              // Ninguém perdeu, volta para selecionar novos ataques
              eCurrentState = eBattleInit;
 800191a:	4b2b      	ldr	r3, [pc, #172]	@ (80019c8 <StartGameTask+0x544>)
 800191c:	2203      	movs	r2, #3
 800191e:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0; // Prepara para o novo round
 8001920:	4b26      	ldr	r3, [pc, #152]	@ (80019bc <StartGameTask+0x538>)
 8001922:	2200      	movs	r2, #0
 8001924:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;
 8001926:	4b23      	ldr	r3, [pc, #140]	@ (80019b4 <StartGameTask+0x530>)
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 800192c:	2204      	movs	r2, #4
 800192e:	2100      	movs	r1, #0
 8001930:	4826      	ldr	r0, [pc, #152]	@ (80019cc <StartGameTask+0x548>)
 8001932:	f005 f8b4 	bl	8006a9e <memset>
              
              // Gera novos ataques para a CPU para o próximo round
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001936:	2300      	movs	r3, #0
 8001938:	737b      	strb	r3, [r7, #13]
 800193a:	e015      	b.n	8001968 <StartGameTask+0x4e4>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6);
 800193c:	f004 ff4a 	bl	80067d4 <rand>
 8001940:	4602      	mov	r2, r0
 8001942:	4b23      	ldr	r3, [pc, #140]	@ (80019d0 <StartGameTask+0x54c>)
 8001944:	fb83 3102 	smull	r3, r1, r3, r2
 8001948:	17d3      	asrs	r3, r2, #31
 800194a:	1ac9      	subs	r1, r1, r3
 800194c:	460b      	mov	r3, r1
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	440b      	add	r3, r1
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	1ad1      	subs	r1, r2, r3
 8001956:	7b7b      	ldrb	r3, [r7, #13]
 8001958:	b2c9      	uxtb	r1, r1
 800195a:	4a1a      	ldr	r2, [pc, #104]	@ (80019c4 <StartGameTask+0x540>)
 800195c:	4413      	add	r3, r2
 800195e:	460a      	mov	r2, r1
 8001960:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8001962:	7b7b      	ldrb	r3, [r7, #13]
 8001964:	3301      	adds	r3, #1
 8001966:	737b      	strb	r3, [r7, #13]
 8001968:	7b7b      	ldrb	r3, [r7, #13]
 800196a:	2b03      	cmp	r3, #3
 800196c:	d9e6      	bls.n	800193c <StartGameTask+0x4b8>
              }
            }
            u8CleanScreen = TRUE;
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <StartGameTask+0x534>)
 8001970:	2201      	movs	r2, #1
 8001972:	701a      	strb	r2, [r3, #0]
          }
          break;
 8001974:	e012      	b.n	800199c <StartGameTask+0x518>
        }
        case eEndGame:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	2b2a      	cmp	r3, #42	@ 0x2a
 800197a:	d111      	bne.n	80019a0 <StartGameTask+0x51c>
          {
            eCurrentState = eInitGame;
 800197c:	4b12      	ldr	r3, [pc, #72]	@ (80019c8 <StartGameTask+0x544>)
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8001982:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <StartGameTask+0x534>)
 8001984:	2201      	movs	r2, #1
 8001986:	701a      	strb	r2, [r3, #0]
          }
          break;
 8001988:	e00a      	b.n	80019a0 <StartGameTask+0x51c>
        }
        default:
        {
          // Estado desconhecido, volta para o início por segurança
          eCurrentState = eInitGame;
 800198a:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <StartGameTask+0x544>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
          u8CleanScreen = TRUE;
 8001990:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <StartGameTask+0x534>)
 8001992:	2201      	movs	r2, #1
 8001994:	701a      	strb	r2, [r3, #0]
          break;
 8001996:	e004      	b.n	80019a2 <StartGameTask+0x51e>
          break;
 8001998:	bf00      	nop
 800199a:	e002      	b.n	80019a2 <StartGameTask+0x51e>
          break;
 800199c:	bf00      	nop
 800199e:	e000      	b.n	80019a2 <StartGameTask+0x51e>
          break;
 80019a0:	bf00      	nop
        }
      }
      osMutexRelease(gameMutexHandle);
 80019a2:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <StartGameTask+0x550>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f002 fbe0 	bl	800416c <osMutexRelease>
    }
    osDelay(50);
 80019ac:	2032      	movs	r0, #50	@ 0x32
 80019ae:	f002 fb62 	bl	8004076 <osDelay>
    cLocalKeyPressed = NONE_KEY;
 80019b2:	e56b      	b.n	800148c <StartGameTask+0x8>
 80019b4:	200003fc 	.word	0x200003fc
 80019b8:	20000048 	.word	0x20000048
 80019bc:	20000412 	.word	0x20000412
 80019c0:	20000404 	.word	0x20000404
 80019c4:	2000040c 	.word	0x2000040c
 80019c8:	200003f9 	.word	0x200003f9
 80019cc:	20000406 	.word	0x20000406
 80019d0:	2aaaaaab 	.word	0x2aaaaaab
 80019d4:	200003f4 	.word	0x200003f4

080019d8 <StartDisplayTask>:
  }
}

void StartDisplayTask(void const * argument)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b094      	sub	sp, #80	@ 0x50
 80019dc:	af04      	add	r7, sp, #16
 80019de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  char buffer[30];
  uint8_t u8RedrawScreen = FALSE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  for(;;)
  {
    osMutexWait(gameMutexHandle, osWaitForever);
 80019e6:	4bb1      	ldr	r3, [pc, #708]	@ (8001cac <StartDisplayTask+0x2d4>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f04f 31ff 	mov.w	r1, #4294967295
 80019ee:	4618      	mov	r0, r3
 80019f0:	f002 fb6e 	bl	80040d0 <osMutexWait>
    if (TRUE == u8CleanScreen) {
 80019f4:	4bae      	ldr	r3, [pc, #696]	@ (8001cb0 <StartDisplayTask+0x2d8>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d105      	bne.n	8001a0a <StartDisplayTask+0x32>
        u8RedrawScreen = TRUE;
 80019fe:	2301      	movs	r3, #1
 8001a00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        u8CleanScreen = FALSE;
 8001a04:	4baa      	ldr	r3, [pc, #680]	@ (8001cb0 <StartDisplayTask+0x2d8>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameMutexHandle);
 8001a0a:	4ba8      	ldr	r3, [pc, #672]	@ (8001cac <StartDisplayTask+0x2d4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f002 fbac 	bl	800416c <osMutexRelease>

    if(TRUE == u8RedrawScreen)
 8001a14:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	f040 839a 	bne.w	8002152 <StartDisplayTask+0x77a>
    {
      ClearScreen();
 8001a1e:	f7fe fef5 	bl	800080c <ClearScreen>

      switch(eCurrentState)
 8001a22:	4ba4      	ldr	r3, [pc, #656]	@ (8001cb4 <StartDisplayTask+0x2dc>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b05      	cmp	r3, #5
 8001a2a:	f200 8380 	bhi.w	800212e <StartDisplayTask+0x756>
 8001a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a34 <StartDisplayTask+0x5c>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001a4d 	.word	0x08001a4d
 8001a38:	08001a87 	.word	0x08001a87
 8001a3c:	08001a97 	.word	0x08001a97
 8001a40:	08001aa7 	.word	0x08001aa7
 8001a44:	08001e1f 	.word	0x08001e1f
 8001a48:	08002065 	.word	0x08002065
      {
          case eInitGame:
          {
            ILI9341_WriteString(5, 10, "ElementalCube!", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001a4c:	4b9a      	ldr	r3, [pc, #616]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	9202      	str	r2, [sp, #8]
 8001a52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a56:	9201      	str	r2, [sp, #4]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	9200      	str	r2, [sp, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a97      	ldr	r2, [pc, #604]	@ (8001cbc <StartDisplayTask+0x2e4>)
 8001a60:	210a      	movs	r1, #10
 8001a62:	2005      	movs	r0, #5
 8001a64:	f7ff f9a8 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_WriteString(5, 30, "Pressione *", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001a68:	4b93      	ldr	r3, [pc, #588]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	9202      	str	r2, [sp, #8]
 8001a6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a72:	9201      	str	r2, [sp, #4]
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	9200      	str	r2, [sp, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a91      	ldr	r2, [pc, #580]	@ (8001cc0 <StartDisplayTask+0x2e8>)
 8001a7c:	211e      	movs	r1, #30
 8001a7e:	2005      	movs	r0, #5
 8001a80:	f7ff f99a 	bl	8000db8 <ILI9341_WriteString>
            break;
 8001a84:	e362      	b.n	800214c <StartDisplayTask+0x774>
          }
          case eDificultSelect:
          {
            DrawMenu("Selecione Dificuldade", difficultyOptions, MENU_OPTIONS_DIFFICULTY, selectedOption);
 8001a86:	4b8f      	ldr	r3, [pc, #572]	@ (8001cc4 <StartDisplayTask+0x2ec>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	498e      	ldr	r1, [pc, #568]	@ (8001cc8 <StartDisplayTask+0x2f0>)
 8001a8e:	488f      	ldr	r0, [pc, #572]	@ (8001ccc <StartDisplayTask+0x2f4>)
 8001a90:	f7fe fecc 	bl	800082c <DrawMenu>
            break;
 8001a94:	e35a      	b.n	800214c <StartDisplayTask+0x774>
          }
          case ePersonaSelect:
          {
            DrawMenu("Selecione Personagem", personaOptions, MENU_OPTIONS_PERSONA, selectedOption);
 8001a96:	4b8b      	ldr	r3, [pc, #556]	@ (8001cc4 <StartDisplayTask+0x2ec>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2205      	movs	r2, #5
 8001a9c:	498c      	ldr	r1, [pc, #560]	@ (8001cd0 <StartDisplayTask+0x2f8>)
 8001a9e:	488d      	ldr	r0, [pc, #564]	@ (8001cd4 <StartDisplayTask+0x2fc>)
 8001aa0:	f7fe fec4 	bl	800082c <DrawMenu>
            break;
 8001aa4:	e352      	b.n	800214c <StartDisplayTask+0x774>
          }
          case eBattleInit:
          {
            sprintf(buffer, "Selecione o %d ataque", (u8ContAttack + 1));
 8001aa6:	4b8c      	ldr	r3, [pc, #560]	@ (8001cd8 <StartDisplayTask+0x300>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	f107 0308 	add.w	r3, r7, #8
 8001ab2:	498a      	ldr	r1, [pc, #552]	@ (8001cdc <StartDisplayTask+0x304>)
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f004 ff8d 	bl	80069d4 <siprintf>
            ILI9341_WriteString(10, 15, buffer, Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001aba:	4b7f      	ldr	r3, [pc, #508]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001abc:	f107 0108 	add.w	r1, r7, #8
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	9202      	str	r2, [sp, #8]
 8001ac4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ac8:	9201      	str	r2, [sp, #4]
 8001aca:	685a      	ldr	r2, [r3, #4]
 8001acc:	9200      	str	r2, [sp, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	460a      	mov	r2, r1
 8001ad2:	210f      	movs	r1, #15
 8001ad4:	200a      	movs	r0, #10
 8001ad6:	f7ff f96f 	bl	8000db8 <ILI9341_WriteString>

            uint16_t colorFogo  = (selectedOption == 0) ? ILI9341_YELLOW : ILI9341_WHITE;
 8001ada:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc4 <StartDisplayTask+0x2ec>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d102      	bne.n	8001ae8 <StartDisplayTask+0x110>
 8001ae2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001ae6:	e001      	b.n	8001aec <StartDisplayTask+0x114>
 8001ae8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001aec:	85bb      	strh	r3, [r7, #44]	@ 0x2c
            uint16_t colorAgua  = (selectedOption == 1) ? ILI9341_YELLOW : ILI9341_WHITE;
 8001aee:	4b75      	ldr	r3, [pc, #468]	@ (8001cc4 <StartDisplayTask+0x2ec>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d102      	bne.n	8001afc <StartDisplayTask+0x124>
 8001af6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001afa:	e001      	b.n	8001b00 <StartDisplayTask+0x128>
 8001afc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b00:	857b      	strh	r3, [r7, #42]	@ 0x2a
            uint16_t colorAr    = (selectedOption == 2) ? ILI9341_YELLOW : ILI9341_WHITE;
 8001b02:	4b70      	ldr	r3, [pc, #448]	@ (8001cc4 <StartDisplayTask+0x2ec>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d102      	bne.n	8001b10 <StartDisplayTask+0x138>
 8001b0a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001b0e:	e001      	b.n	8001b14 <StartDisplayTask+0x13c>
 8001b10:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b14:	853b      	strh	r3, [r7, #40]	@ 0x28
            uint16_t colorTerra = (selectedOption == 3) ? ILI9341_YELLOW : ILI9341_WHITE;
 8001b16:	4b6b      	ldr	r3, [pc, #428]	@ (8001cc4 <StartDisplayTask+0x2ec>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d102      	bne.n	8001b24 <StartDisplayTask+0x14c>
 8001b1e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001b22:	e001      	b.n	8001b28 <StartDisplayTask+0x150>
 8001b24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b28:	84fb      	strh	r3, [r7, #38]	@ 0x26

            ILI9341_FillRectangle(5, 50, 20, 20, ILI9341_RED);
 8001b2a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	2314      	movs	r3, #20
 8001b32:	2214      	movs	r2, #20
 8001b34:	2132      	movs	r1, #50	@ 0x32
 8001b36:	2005      	movs	r0, #5
 8001b38:	f7ff f98a 	bl	8000e50 <ILI9341_FillRectangle>
            ILI9341_WriteString(40, 55, "A - Fogo", Font_7x10, colorFogo, ILI9341_BLACK);
 8001b3c:	4b5e      	ldr	r3, [pc, #376]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	9202      	str	r2, [sp, #8]
 8001b42:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001b44:	9201      	str	r2, [sp, #4]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a64      	ldr	r2, [pc, #400]	@ (8001ce0 <StartDisplayTask+0x308>)
 8001b4e:	2137      	movs	r1, #55	@ 0x37
 8001b50:	2028      	movs	r0, #40	@ 0x28
 8001b52:	f7ff f931 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_FillRectangle(5, 85, 20, 20, ILI9341_BLUE);
 8001b56:	231f      	movs	r3, #31
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	2314      	movs	r3, #20
 8001b5c:	2214      	movs	r2, #20
 8001b5e:	2155      	movs	r1, #85	@ 0x55
 8001b60:	2005      	movs	r0, #5
 8001b62:	f7ff f975 	bl	8000e50 <ILI9341_FillRectangle>
            ILI9341_WriteString(40, 90, "B - Agua", Font_7x10, colorAgua, ILI9341_BLACK);
 8001b66:	4b54      	ldr	r3, [pc, #336]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	9202      	str	r2, [sp, #8]
 8001b6c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001b6e:	9201      	str	r2, [sp, #4]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	9200      	str	r2, [sp, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a5b      	ldr	r2, [pc, #364]	@ (8001ce4 <StartDisplayTask+0x30c>)
 8001b78:	215a      	movs	r1, #90	@ 0x5a
 8001b7a:	2028      	movs	r0, #40	@ 0x28
 8001b7c:	f7ff f91c 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_FillRectangle(200, 50, 25, 25, ILI9341_CYAN);
 8001b80:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	2319      	movs	r3, #25
 8001b88:	2219      	movs	r2, #25
 8001b8a:	2132      	movs	r1, #50	@ 0x32
 8001b8c:	20c8      	movs	r0, #200	@ 0xc8
 8001b8e:	f7ff f95f 	bl	8000e50 <ILI9341_FillRectangle>
            ILI9341_WriteString(235, 55, "C - Ar", Font_7x10, colorAr, ILI9341_BLACK);
 8001b92:	4b49      	ldr	r3, [pc, #292]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	9202      	str	r2, [sp, #8]
 8001b98:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001b9a:	9201      	str	r2, [sp, #4]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	9200      	str	r2, [sp, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a51      	ldr	r2, [pc, #324]	@ (8001ce8 <StartDisplayTask+0x310>)
 8001ba4:	2137      	movs	r1, #55	@ 0x37
 8001ba6:	20eb      	movs	r0, #235	@ 0xeb
 8001ba8:	f7ff f906 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_FillRectangle(200, 85, 25, 25, ILI9341_BROWN);
 8001bac:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2319      	movs	r3, #25
 8001bb4:	2219      	movs	r2, #25
 8001bb6:	2155      	movs	r1, #85	@ 0x55
 8001bb8:	20c8      	movs	r0, #200	@ 0xc8
 8001bba:	f7ff f949 	bl	8000e50 <ILI9341_FillRectangle>
            ILI9341_WriteString(235, 90, "D - Terra", Font_7x10, colorTerra, ILI9341_BLACK);
 8001bbe:	4b3e      	ldr	r3, [pc, #248]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	9202      	str	r2, [sp, #8]
 8001bc4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001bc6:	9201      	str	r2, [sp, #4]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	9200      	str	r2, [sp, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a47      	ldr	r2, [pc, #284]	@ (8001cec <StartDisplayTask+0x314>)
 8001bd0:	215a      	movs	r1, #90	@ 0x5a
 8001bd2:	20eb      	movs	r0, #235	@ 0xeb
 8001bd4:	f7ff f8f0 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_WriteString(5, 110, "Player:", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001bd8:	4b37      	ldr	r3, [pc, #220]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	9202      	str	r2, [sp, #8]
 8001bde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001be2:	9201      	str	r2, [sp, #4]
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	9200      	str	r2, [sp, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a41      	ldr	r2, [pc, #260]	@ (8001cf0 <StartDisplayTask+0x318>)
 8001bec:	216e      	movs	r1, #110	@ 0x6e
 8001bee:	2005      	movs	r0, #5
 8001bf0:	f7ff f8e2 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_WriteString(5, 150, "CPU:", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001bf4:	4b30      	ldr	r3, [pc, #192]	@ (8001cb8 <StartDisplayTask+0x2e0>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	9202      	str	r2, [sp, #8]
 8001bfa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bfe:	9201      	str	r2, [sp, #4]
 8001c00:	685a      	ldr	r2, [r3, #4]
 8001c02:	9200      	str	r2, [sp, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a3b      	ldr	r2, [pc, #236]	@ (8001cf4 <StartDisplayTask+0x31c>)
 8001c08:	2196      	movs	r1, #150	@ 0x96
 8001c0a:	2005      	movs	r0, #5
 8001c0c:	f7ff f8d4 	bl	8000db8 <ILI9341_WriteString>

            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++)
 8001c10:	2300      	movs	r3, #0
 8001c12:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8001c16:	e0a9      	b.n	8001d6c <StartDisplayTask+0x394>
            {
              uint8_t showAttack = FALSE;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
              if (selectedDifficulty == eDificultEasy) { showAttack = TRUE; }
 8001c1e:	4b36      	ldr	r3, [pc, #216]	@ (8001cf8 <StartDisplayTask+0x320>)
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d103      	bne.n	8001c30 <StartDisplayTask+0x258>
 8001c28:	2301      	movs	r3, #1
 8001c2a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8001c2e:	e00f      	b.n	8001c50 <StartDisplayTask+0x278>
              else if (selectedDifficulty == eDificultMedium) { if (i == 0 || i == 2) { showAttack = TRUE; } }
 8001c30:	4b31      	ldr	r3, [pc, #196]	@ (8001cf8 <StartDisplayTask+0x320>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d10a      	bne.n	8001c50 <StartDisplayTask+0x278>
 8001c3a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <StartDisplayTask+0x272>
 8001c42:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d102      	bne.n	8001c50 <StartDisplayTask+0x278>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
              if(showAttack) {
 8001c50:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d06d      	beq.n	8001d34 <StartDisplayTask+0x35c>
                uint16_t attackColor = ILI9341_WHITE;
 8001c58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c5c:	877b      	strh	r3, [r7, #58]	@ 0x3a
                switch(eCpuPlayer.eAttackSequential[i]) {
 8001c5e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001c62:	4a26      	ldr	r2, [pc, #152]	@ (8001cfc <StartDisplayTask+0x324>)
 8001c64:	4413      	add	r3, r2
 8001c66:	789b      	ldrb	r3, [r3, #2]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b05      	cmp	r3, #5
 8001c6c:	d850      	bhi.n	8001d10 <StartDisplayTask+0x338>
 8001c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c74 <StartDisplayTask+0x29c>)
 8001c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c74:	08001c8d 	.word	0x08001c8d
 8001c78:	08001c95 	.word	0x08001c95
 8001c7c:	08001c9b 	.word	0x08001c9b
 8001c80:	08001ca3 	.word	0x08001ca3
 8001c84:	08001d01 	.word	0x08001d01
 8001c88:	08001d09 	.word	0x08001d09
                    case eRed:    attackColor = ILI9341_RED;   break;
 8001c8c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c90:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001c92:	e03d      	b.n	8001d10 <StartDisplayTask+0x338>
                    case eBlue:   attackColor = ILI9341_BLUE;  break;
 8001c94:	231f      	movs	r3, #31
 8001c96:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001c98:	e03a      	b.n	8001d10 <StartDisplayTask+0x338>
                    case eGreen:  attackColor = ILI9341_CYAN;  break;
 8001c9a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001c9e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001ca0:	e036      	b.n	8001d10 <StartDisplayTask+0x338>
                    case eYellow: attackColor = ILI9341_BROWN; break;
 8001ca2:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8001ca6:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001ca8:	e032      	b.n	8001d10 <StartDisplayTask+0x338>
 8001caa:	bf00      	nop
 8001cac:	200003f4 	.word	0x200003f4
 8001cb0:	20000048 	.word	0x20000048
 8001cb4:	200003f9 	.word	0x200003f9
 8001cb8:	20000000 	.word	0x20000000
 8001cbc:	08007c8c 	.word	0x08007c8c
 8001cc0:	08007c9c 	.word	0x08007c9c
 8001cc4:	200003fc 	.word	0x200003fc
 8001cc8:	2000004c 	.word	0x2000004c
 8001ccc:	08007ca8 	.word	0x08007ca8
 8001cd0:	20000058 	.word	0x20000058
 8001cd4:	08007cc0 	.word	0x08007cc0
 8001cd8:	20000412 	.word	0x20000412
 8001cdc:	08007cd8 	.word	0x08007cd8
 8001ce0:	08007cf0 	.word	0x08007cf0
 8001ce4:	08007cfc 	.word	0x08007cfc
 8001ce8:	08007d08 	.word	0x08007d08
 8001cec:	08007d10 	.word	0x08007d10
 8001cf0:	08007d1c 	.word	0x08007d1c
 8001cf4:	08007d24 	.word	0x08007d24
 8001cf8:	20000400 	.word	0x20000400
 8001cfc:	2000040c 	.word	0x2000040c
                    case eWhite:  attackColor = ILI9341_WHITE; break;
 8001d00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d04:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001d06:	e003      	b.n	8001d10 <StartDisplayTask+0x338>
                    case eBlack:  attackColor = ILI9341_GRAY;  break;
 8001d08:	f246 330c 	movw	r3, #25356	@ 0x630c
 8001d0c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001d0e:	bf00      	nop
                }
                ILI9341_FillRectangle(5 + (i * 30), 160, 20, 20, attackColor);
 8001d10:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	461a      	mov	r2, r3
 8001d18:	0112      	lsls	r2, r2, #4
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	3305      	adds	r3, #5
 8001d22:	b298      	uxth	r0, r3
 8001d24:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	2314      	movs	r3, #20
 8001d2a:	2214      	movs	r2, #20
 8001d2c:	21a0      	movs	r1, #160	@ 0xa0
 8001d2e:	f7ff f88f 	bl	8000e50 <ILI9341_FillRectangle>
 8001d32:	e016      	b.n	8001d62 <StartDisplayTask+0x38a>
              } else {
                ILI9341_WriteString(5 + (i * 30), 160, "??", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001d34:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	0112      	lsls	r2, r2, #4
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	3305      	adds	r3, #5
 8001d46:	b298      	uxth	r0, r3
 8001d48:	4ba5      	ldr	r3, [pc, #660]	@ (8001fe0 <StartDisplayTask+0x608>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	9202      	str	r2, [sp, #8]
 8001d4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d52:	9201      	str	r2, [sp, #4]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	9200      	str	r2, [sp, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4aa2      	ldr	r2, [pc, #648]	@ (8001fe4 <StartDisplayTask+0x60c>)
 8001d5c:	21a0      	movs	r1, #160	@ 0xa0
 8001d5e:	f7ff f82b 	bl	8000db8 <ILI9341_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++)
 8001d62:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001d66:	3301      	adds	r3, #1
 8001d68:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8001d6c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	f67f af51 	bls.w	8001c18 <StartDisplayTask+0x240>
              }
            }
            for(uint8_t i = 0; i < u8ContAttack; i++) {
 8001d76:	2300      	movs	r3, #0
 8001d78:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8001d7c:	e047      	b.n	8001e0e <StartDisplayTask+0x436>
              uint16_t attackColor = ILI9341_WHITE;
 8001d7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d82:	86fb      	strh	r3, [r7, #54]	@ 0x36
              switch(eUserPlayer.eAttackSequential[i]) {
 8001d84:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001d88:	4a97      	ldr	r2, [pc, #604]	@ (8001fe8 <StartDisplayTask+0x610>)
 8001d8a:	4413      	add	r3, r2
 8001d8c:	789b      	ldrb	r3, [r3, #2]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2b05      	cmp	r3, #5
 8001d92:	d826      	bhi.n	8001de2 <StartDisplayTask+0x40a>
 8001d94:	a201      	add	r2, pc, #4	@ (adr r2, 8001d9c <StartDisplayTask+0x3c4>)
 8001d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d9a:	bf00      	nop
 8001d9c:	08001db5 	.word	0x08001db5
 8001da0:	08001dbd 	.word	0x08001dbd
 8001da4:	08001dc3 	.word	0x08001dc3
 8001da8:	08001dcb 	.word	0x08001dcb
 8001dac:	08001dd3 	.word	0x08001dd3
 8001db0:	08001ddb 	.word	0x08001ddb
                  case eRed:    attackColor = ILI9341_RED;   break;
 8001db4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001db8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001dba:	e012      	b.n	8001de2 <StartDisplayTask+0x40a>
                  case eBlue:   attackColor = ILI9341_BLUE;  break;
 8001dbc:	231f      	movs	r3, #31
 8001dbe:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001dc0:	e00f      	b.n	8001de2 <StartDisplayTask+0x40a>
                  case eGreen:  attackColor = ILI9341_CYAN;  break;
 8001dc2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001dc6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001dc8:	e00b      	b.n	8001de2 <StartDisplayTask+0x40a>
                  case eYellow: attackColor = ILI9341_BROWN; break;
 8001dca:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8001dce:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001dd0:	e007      	b.n	8001de2 <StartDisplayTask+0x40a>
                  case eWhite:  attackColor = ILI9341_WHITE; break;
 8001dd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001dd6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001dd8:	e003      	b.n	8001de2 <StartDisplayTask+0x40a>
                  case eBlack:  attackColor = ILI9341_GRAY;  break;
 8001dda:	f246 330c 	movw	r3, #25356	@ 0x630c
 8001dde:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001de0:	bf00      	nop
              }
              ILI9341_FillRectangle(5 + (i * 30), 120, 20, 20, attackColor);
 8001de2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	3305      	adds	r3, #5
 8001df4:	b298      	uxth	r0, r3
 8001df6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	2314      	movs	r3, #20
 8001dfc:	2214      	movs	r2, #20
 8001dfe:	2178      	movs	r1, #120	@ 0x78
 8001e00:	f7ff f826 	bl	8000e50 <ILI9341_FillRectangle>
            for(uint8_t i = 0; i < u8ContAttack; i++) {
 8001e04:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001e08:	3301      	adds	r3, #1
 8001e0a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8001e0e:	4b77      	ldr	r3, [pc, #476]	@ (8001fec <StartDisplayTask+0x614>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d3b0      	bcc.n	8001d7e <StartDisplayTask+0x3a6>
            }
            break;
 8001e1c:	e196      	b.n	800214c <StartDisplayTask+0x774>
          }
          case ePlayerTurn:
          {
            ILI9341_WriteString(10, 20, "Resultado do Round", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001e1e:	4b70      	ldr	r3, [pc, #448]	@ (8001fe0 <StartDisplayTask+0x608>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	9202      	str	r2, [sp, #8]
 8001e24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e28:	9201      	str	r2, [sp, #4]
 8001e2a:	685a      	ldr	r2, [r3, #4]
 8001e2c:	9200      	str	r2, [sp, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a6f      	ldr	r2, [pc, #444]	@ (8001ff0 <StartDisplayTask+0x618>)
 8001e32:	2114      	movs	r1, #20
 8001e34:	200a      	movs	r0, #10
 8001e36:	f7fe ffbf 	bl	8000db8 <ILI9341_WriteString>
            sprintf(buffer, "Sua Vida: %d", eUserPlayer.u8HeartPoints);
 8001e3a:	4b6b      	ldr	r3, [pc, #428]	@ (8001fe8 <StartDisplayTask+0x610>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	461a      	mov	r2, r3
 8001e42:	f107 0308 	add.w	r3, r7, #8
 8001e46:	496b      	ldr	r1, [pc, #428]	@ (8001ff4 <StartDisplayTask+0x61c>)
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f004 fdc3 	bl	80069d4 <siprintf>
            ILI9341_WriteString(10, 60, buffer, Font_7x10, ILI9341_GREEN, ILI9341_BLACK);
 8001e4e:	4b64      	ldr	r3, [pc, #400]	@ (8001fe0 <StartDisplayTask+0x608>)
 8001e50:	f107 0108 	add.w	r1, r7, #8
 8001e54:	2200      	movs	r2, #0
 8001e56:	9202      	str	r2, [sp, #8]
 8001e58:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001e5c:	9201      	str	r2, [sp, #4]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	9200      	str	r2, [sp, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	460a      	mov	r2, r1
 8001e66:	213c      	movs	r1, #60	@ 0x3c
 8001e68:	200a      	movs	r0, #10
 8001e6a:	f7fe ffa5 	bl	8000db8 <ILI9341_WriteString>
            sprintf(buffer, "Vida CPU: %d", eCpuPlayer.u8HeartPoints);
 8001e6e:	4b62      	ldr	r3, [pc, #392]	@ (8001ff8 <StartDisplayTask+0x620>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	461a      	mov	r2, r3
 8001e76:	f107 0308 	add.w	r3, r7, #8
 8001e7a:	4960      	ldr	r1, [pc, #384]	@ (8001ffc <StartDisplayTask+0x624>)
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f004 fda9 	bl	80069d4 <siprintf>
            ILI9341_WriteString(10, 90, buffer, Font_7x10, ILI9341_RED, ILI9341_BLACK);
 8001e82:	4b57      	ldr	r3, [pc, #348]	@ (8001fe0 <StartDisplayTask+0x608>)
 8001e84:	f107 0108 	add.w	r1, r7, #8
 8001e88:	2200      	movs	r2, #0
 8001e8a:	9202      	str	r2, [sp, #8]
 8001e8c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001e90:	9201      	str	r2, [sp, #4]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	9200      	str	r2, [sp, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	460a      	mov	r2, r1
 8001e9a:	215a      	movs	r1, #90	@ 0x5a
 8001e9c:	200a      	movs	r0, #10
 8001e9e:	f7fe ff8b 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_WriteString(10, 130, "Seus Ataques:", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001ea2:	4b4f      	ldr	r3, [pc, #316]	@ (8001fe0 <StartDisplayTask+0x608>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	9202      	str	r2, [sp, #8]
 8001ea8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001eac:	9201      	str	r2, [sp, #4]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	9200      	str	r2, [sp, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a52      	ldr	r2, [pc, #328]	@ (8002000 <StartDisplayTask+0x628>)
 8001eb6:	2182      	movs	r1, #130	@ 0x82
 8001eb8:	200a      	movs	r0, #10
 8001eba:	f7fe ff7d 	bl	8000db8 <ILI9341_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001ec4:	e047      	b.n	8001f56 <StartDisplayTask+0x57e>
                uint16_t attackColor = ILI9341_WHITE;
 8001ec6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001eca:	867b      	strh	r3, [r7, #50]	@ 0x32
                switch(eUserPlayer.eAttackSequential[i]) {
 8001ecc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001ed0:	4a45      	ldr	r2, [pc, #276]	@ (8001fe8 <StartDisplayTask+0x610>)
 8001ed2:	4413      	add	r3, r2
 8001ed4:	789b      	ldrb	r3, [r3, #2]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b05      	cmp	r3, #5
 8001eda:	d826      	bhi.n	8001f2a <StartDisplayTask+0x552>
 8001edc:	a201      	add	r2, pc, #4	@ (adr r2, 8001ee4 <StartDisplayTask+0x50c>)
 8001ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee2:	bf00      	nop
 8001ee4:	08001efd 	.word	0x08001efd
 8001ee8:	08001f05 	.word	0x08001f05
 8001eec:	08001f0b 	.word	0x08001f0b
 8001ef0:	08001f13 	.word	0x08001f13
 8001ef4:	08001f1b 	.word	0x08001f1b
 8001ef8:	08001f23 	.word	0x08001f23
                    case eRed:    attackColor = ILI9341_RED;   break;
 8001efc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001f00:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001f02:	e012      	b.n	8001f2a <StartDisplayTask+0x552>
                    case eBlue:   attackColor = ILI9341_BLUE;  break;
 8001f04:	231f      	movs	r3, #31
 8001f06:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001f08:	e00f      	b.n	8001f2a <StartDisplayTask+0x552>
                    case eGreen:  attackColor = ILI9341_CYAN;  break;
 8001f0a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001f0e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001f10:	e00b      	b.n	8001f2a <StartDisplayTask+0x552>
                    case eYellow: attackColor = ILI9341_BROWN; break;
 8001f12:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8001f16:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001f18:	e007      	b.n	8001f2a <StartDisplayTask+0x552>
                    case eWhite:  attackColor = ILI9341_WHITE; break;
 8001f1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f1e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001f20:	e003      	b.n	8001f2a <StartDisplayTask+0x552>
                    case eBlack:  attackColor = ILI9341_GRAY;  break;
 8001f22:	f246 330c 	movw	r3, #25356	@ 0x630c
 8001f26:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001f28:	bf00      	nop
                }
                ILI9341_FillRectangle(10 + (i * 30), 150, 20, 20, attackColor);
 8001f2a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	461a      	mov	r2, r3
 8001f32:	0112      	lsls	r2, r2, #4
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	330a      	adds	r3, #10
 8001f3c:	b298      	uxth	r0, r3
 8001f3e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	2314      	movs	r3, #20
 8001f44:	2214      	movs	r2, #20
 8001f46:	2196      	movs	r1, #150	@ 0x96
 8001f48:	f7fe ff82 	bl	8000e50 <ILI9341_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8001f4c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001f50:	3301      	adds	r3, #1
 8001f52:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001f56:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001f5a:	2b03      	cmp	r3, #3
 8001f5c:	d9b3      	bls.n	8001ec6 <StartDisplayTask+0x4ee>
            }
            ILI9341_WriteString(10, 190, "Ataques CPU:", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8001f5e:	4b20      	ldr	r3, [pc, #128]	@ (8001fe0 <StartDisplayTask+0x608>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	9202      	str	r2, [sp, #8]
 8001f64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f68:	9201      	str	r2, [sp, #4]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	9200      	str	r2, [sp, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a24      	ldr	r2, [pc, #144]	@ (8002004 <StartDisplayTask+0x62c>)
 8001f72:	21be      	movs	r1, #190	@ 0xbe
 8001f74:	200a      	movs	r0, #10
 8001f76:	f7fe ff1f 	bl	8000db8 <ILI9341_WriteString>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001f80:	e05c      	b.n	800203c <StartDisplayTask+0x664>
                uint16_t attackColor = ILI9341_WHITE;
 8001f82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f86:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                switch(eCpuPlayer.eAttackSequential[i]) {
 8001f88:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff8 <StartDisplayTask+0x620>)
 8001f8e:	4413      	add	r3, r2
 8001f90:	789b      	ldrb	r3, [r3, #2]
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b05      	cmp	r3, #5
 8001f96:	d83b      	bhi.n	8002010 <StartDisplayTask+0x638>
 8001f98:	a201      	add	r2, pc, #4	@ (adr r2, 8001fa0 <StartDisplayTask+0x5c8>)
 8001f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9e:	bf00      	nop
 8001fa0:	08001fb9 	.word	0x08001fb9
 8001fa4:	08001fc1 	.word	0x08001fc1
 8001fa8:	08001fc7 	.word	0x08001fc7
 8001fac:	08001fcf 	.word	0x08001fcf
 8001fb0:	08001fd7 	.word	0x08001fd7
 8001fb4:	08002009 	.word	0x08002009
                    case eRed:    attackColor = ILI9341_RED;   break;
 8001fb8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001fbc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001fbe:	e027      	b.n	8002010 <StartDisplayTask+0x638>
                    case eBlue:   attackColor = ILI9341_BLUE;  break;
 8001fc0:	231f      	movs	r3, #31
 8001fc2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001fc4:	e024      	b.n	8002010 <StartDisplayTask+0x638>
                    case eGreen:  attackColor = ILI9341_CYAN;  break;
 8001fc6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001fca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001fcc:	e020      	b.n	8002010 <StartDisplayTask+0x638>
                    case eYellow: attackColor = ILI9341_BROWN; break;
 8001fce:	f245 13e0 	movw	r3, #20960	@ 0x51e0
 8001fd2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001fd4:	e01c      	b.n	8002010 <StartDisplayTask+0x638>
                    case eWhite:  attackColor = ILI9341_WHITE; break;
 8001fd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fda:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001fdc:	e018      	b.n	8002010 <StartDisplayTask+0x638>
 8001fde:	bf00      	nop
 8001fe0:	20000000 	.word	0x20000000
 8001fe4:	08007d2c 	.word	0x08007d2c
 8001fe8:	20000404 	.word	0x20000404
 8001fec:	20000412 	.word	0x20000412
 8001ff0:	08007d30 	.word	0x08007d30
 8001ff4:	08007d44 	.word	0x08007d44
 8001ff8:	2000040c 	.word	0x2000040c
 8001ffc:	08007d54 	.word	0x08007d54
 8002000:	08007d64 	.word	0x08007d64
 8002004:	08007d74 	.word	0x08007d74
                    case eBlack:  attackColor = ILI9341_GRAY;  break;
 8002008:	f246 330c 	movw	r3, #25356	@ 0x630c
 800200c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800200e:	bf00      	nop
                }
                ILI9341_FillRectangle(10 + (i * 30), 210, 20, 20, attackColor);
 8002010:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002014:	b29b      	uxth	r3, r3
 8002016:	461a      	mov	r2, r3
 8002018:	0112      	lsls	r2, r2, #4
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	b29b      	uxth	r3, r3
 8002020:	330a      	adds	r3, #10
 8002022:	b298      	uxth	r0, r3
 8002024:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	2314      	movs	r3, #20
 800202a:	2214      	movs	r2, #20
 800202c:	21d2      	movs	r1, #210	@ 0xd2
 800202e:	f7fe ff0f 	bl	8000e50 <ILI9341_FillRectangle>
            for(uint8_t i = 0; i < ATTACKS_NUMBERS; i++) {
 8002032:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002036:	3301      	adds	r3, #1
 8002038:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800203c:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002040:	2b03      	cmp	r3, #3
 8002042:	d99e      	bls.n	8001f82 <StartDisplayTask+0x5aa>
            }
            ILI9341_WriteString(10, 280, "Pressione * para continuar...", Font_7x10, ILI9341_YELLOW, ILI9341_BLACK);
 8002044:	4b45      	ldr	r3, [pc, #276]	@ (800215c <StartDisplayTask+0x784>)
 8002046:	2200      	movs	r2, #0
 8002048:	9202      	str	r2, [sp, #8]
 800204a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800204e:	9201      	str	r2, [sp, #4]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	9200      	str	r2, [sp, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a42      	ldr	r2, [pc, #264]	@ (8002160 <StartDisplayTask+0x788>)
 8002058:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800205c:	200a      	movs	r0, #10
 800205e:	f7fe feab 	bl	8000db8 <ILI9341_WriteString>
            break;
 8002062:	e073      	b.n	800214c <StartDisplayTask+0x774>
          }
          case eEndGame:
          {
            if (eUserPlayer.u8HeartPoints > 0) {
 8002064:	4b3f      	ldr	r3, [pc, #252]	@ (8002164 <StartDisplayTask+0x78c>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00e      	beq.n	800208c <StartDisplayTask+0x6b4>
                ILI9341_WriteString(70, 80, "VITORIA!", Font_7x10, ILI9341_GREEN, ILI9341_BLACK);
 800206e:	4b3b      	ldr	r3, [pc, #236]	@ (800215c <StartDisplayTask+0x784>)
 8002070:	2200      	movs	r2, #0
 8002072:	9202      	str	r2, [sp, #8]
 8002074:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002078:	9201      	str	r2, [sp, #4]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	9200      	str	r2, [sp, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a39      	ldr	r2, [pc, #228]	@ (8002168 <StartDisplayTask+0x790>)
 8002082:	2150      	movs	r1, #80	@ 0x50
 8002084:	2046      	movs	r0, #70	@ 0x46
 8002086:	f7fe fe97 	bl	8000db8 <ILI9341_WriteString>
 800208a:	e00d      	b.n	80020a8 <StartDisplayTask+0x6d0>
            } else {
                ILI9341_WriteString(70, 80, "DERROTA!", Font_7x10, ILI9341_RED, ILI9341_BLACK);
 800208c:	4b33      	ldr	r3, [pc, #204]	@ (800215c <StartDisplayTask+0x784>)
 800208e:	2200      	movs	r2, #0
 8002090:	9202      	str	r2, [sp, #8]
 8002092:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002096:	9201      	str	r2, [sp, #4]
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	9200      	str	r2, [sp, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a33      	ldr	r2, [pc, #204]	@ (800216c <StartDisplayTask+0x794>)
 80020a0:	2150      	movs	r1, #80	@ 0x50
 80020a2:	2046      	movs	r0, #70	@ 0x46
 80020a4:	f7fe fe88 	bl	8000db8 <ILI9341_WriteString>
            }
            sprintf(buffer, "Sua Vida Final: %d", eUserPlayer.u8HeartPoints);
 80020a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002164 <StartDisplayTask+0x78c>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	461a      	mov	r2, r3
 80020b0:	f107 0308 	add.w	r3, r7, #8
 80020b4:	492e      	ldr	r1, [pc, #184]	@ (8002170 <StartDisplayTask+0x798>)
 80020b6:	4618      	mov	r0, r3
 80020b8:	f004 fc8c 	bl	80069d4 <siprintf>
            ILI9341_WriteString(10, 140, buffer, Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 80020bc:	4b27      	ldr	r3, [pc, #156]	@ (800215c <StartDisplayTask+0x784>)
 80020be:	f107 0108 	add.w	r1, r7, #8
 80020c2:	2200      	movs	r2, #0
 80020c4:	9202      	str	r2, [sp, #8]
 80020c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020ca:	9201      	str	r2, [sp, #4]
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	9200      	str	r2, [sp, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	460a      	mov	r2, r1
 80020d4:	218c      	movs	r1, #140	@ 0x8c
 80020d6:	200a      	movs	r0, #10
 80020d8:	f7fe fe6e 	bl	8000db8 <ILI9341_WriteString>
            sprintf(buffer, "Vida Final CPU: %d", eCpuPlayer.u8HeartPoints);
 80020dc:	4b25      	ldr	r3, [pc, #148]	@ (8002174 <StartDisplayTask+0x79c>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	461a      	mov	r2, r3
 80020e4:	f107 0308 	add.w	r3, r7, #8
 80020e8:	4923      	ldr	r1, [pc, #140]	@ (8002178 <StartDisplayTask+0x7a0>)
 80020ea:	4618      	mov	r0, r3
 80020ec:	f004 fc72 	bl	80069d4 <siprintf>
            ILI9341_WriteString(10, 160, buffer, Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 80020f0:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <StartDisplayTask+0x784>)
 80020f2:	f107 0108 	add.w	r1, r7, #8
 80020f6:	2200      	movs	r2, #0
 80020f8:	9202      	str	r2, [sp, #8]
 80020fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020fe:	9201      	str	r2, [sp, #4]
 8002100:	685a      	ldr	r2, [r3, #4]
 8002102:	9200      	str	r2, [sp, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	460a      	mov	r2, r1
 8002108:	21a0      	movs	r1, #160	@ 0xa0
 800210a:	200a      	movs	r0, #10
 800210c:	f7fe fe54 	bl	8000db8 <ILI9341_WriteString>
            ILI9341_WriteString(10, 250, "Pressione * para recomecar", Font_7x10, ILI9341_YELLOW, ILI9341_BLACK);
 8002110:	4b12      	ldr	r3, [pc, #72]	@ (800215c <StartDisplayTask+0x784>)
 8002112:	2200      	movs	r2, #0
 8002114:	9202      	str	r2, [sp, #8]
 8002116:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800211a:	9201      	str	r2, [sp, #4]
 800211c:	685a      	ldr	r2, [r3, #4]
 800211e:	9200      	str	r2, [sp, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a16      	ldr	r2, [pc, #88]	@ (800217c <StartDisplayTask+0x7a4>)
 8002124:	21fa      	movs	r1, #250	@ 0xfa
 8002126:	200a      	movs	r0, #10
 8002128:	f7fe fe46 	bl	8000db8 <ILI9341_WriteString>
            break;
 800212c:	e00e      	b.n	800214c <StartDisplayTask+0x774>
          }
          default:
          {
            ILI9341_WriteString(10, 10, "Erro de Estado!", Font_7x10, ILI9341_RED, ILI9341_BLACK);
 800212e:	4b0b      	ldr	r3, [pc, #44]	@ (800215c <StartDisplayTask+0x784>)
 8002130:	2200      	movs	r2, #0
 8002132:	9202      	str	r2, [sp, #8]
 8002134:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002138:	9201      	str	r2, [sp, #4]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	9200      	str	r2, [sp, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a0f      	ldr	r2, [pc, #60]	@ (8002180 <StartDisplayTask+0x7a8>)
 8002142:	210a      	movs	r1, #10
 8002144:	200a      	movs	r0, #10
 8002146:	f7fe fe37 	bl	8000db8 <ILI9341_WriteString>
            break;
 800214a:	bf00      	nop
          }
      }
      u8RedrawScreen = FALSE;
 800214c:	2300      	movs	r3, #0
 800214e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    osDelay(5);
 8002152:	2005      	movs	r0, #5
 8002154:	f001 ff8f 	bl	8004076 <osDelay>
    osMutexWait(gameMutexHandle, osWaitForever);
 8002158:	e445      	b.n	80019e6 <StartDisplayTask+0xe>
 800215a:	bf00      	nop
 800215c:	20000000 	.word	0x20000000
 8002160:	08007d84 	.word	0x08007d84
 8002164:	20000404 	.word	0x20000404
 8002168:	08007da4 	.word	0x08007da4
 800216c:	08007db0 	.word	0x08007db0
 8002170:	08007dbc 	.word	0x08007dbc
 8002174:	2000040c 	.word	0x2000040c
 8002178:	08007dd0 	.word	0x08007dd0
 800217c:	08007de4 	.word	0x08007de4
 8002180:	08007e00 	.word	0x08007e00

08002184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002188:	b672      	cpsid	i
}
 800218a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800218c:	bf00      	nop
 800218e:	e7fd      	b.n	800218c <Error_Handler+0x8>

08002190 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	607b      	str	r3, [r7, #4]
 800219a:	4b12      	ldr	r3, [pc, #72]	@ (80021e4 <HAL_MspInit+0x54>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219e:	4a11      	ldr	r2, [pc, #68]	@ (80021e4 <HAL_MspInit+0x54>)
 80021a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021a6:	4b0f      	ldr	r3, [pc, #60]	@ (80021e4 <HAL_MspInit+0x54>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ae:	607b      	str	r3, [r7, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	603b      	str	r3, [r7, #0]
 80021b6:	4b0b      	ldr	r3, [pc, #44]	@ (80021e4 <HAL_MspInit+0x54>)
 80021b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ba:	4a0a      	ldr	r2, [pc, #40]	@ (80021e4 <HAL_MspInit+0x54>)
 80021bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021c2:	4b08      	ldr	r3, [pc, #32]	@ (80021e4 <HAL_MspInit+0x54>)
 80021c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ca:	603b      	str	r3, [r7, #0]
 80021cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021ce:	2200      	movs	r2, #0
 80021d0:	210f      	movs	r1, #15
 80021d2:	f06f 0001 	mvn.w	r0, #1
 80021d6:	f000 fb14 	bl	8002802 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021da:	bf00      	nop
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40023800 	.word	0x40023800

080021e8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08a      	sub	sp, #40	@ 0x28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	605a      	str	r2, [r3, #4]
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	60da      	str	r2, [r3, #12]
 80021fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a19      	ldr	r2, [pc, #100]	@ (800226c <HAL_SPI_MspInit+0x84>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d12b      	bne.n	8002262 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
 800220e:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <HAL_SPI_MspInit+0x88>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	4a17      	ldr	r2, [pc, #92]	@ (8002270 <HAL_SPI_MspInit+0x88>)
 8002214:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002218:	6453      	str	r3, [r2, #68]	@ 0x44
 800221a:	4b15      	ldr	r3, [pc, #84]	@ (8002270 <HAL_SPI_MspInit+0x88>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002222:	613b      	str	r3, [r7, #16]
 8002224:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <HAL_SPI_MspInit+0x88>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	4a10      	ldr	r2, [pc, #64]	@ (8002270 <HAL_SPI_MspInit+0x88>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6313      	str	r3, [r2, #48]	@ 0x30
 8002236:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <HAL_SPI_MspInit+0x88>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8002242:	23e0      	movs	r3, #224	@ 0xe0
 8002244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224e:	2303      	movs	r3, #3
 8002250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002252:	2305      	movs	r3, #5
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002256:	f107 0314 	add.w	r3, r7, #20
 800225a:	4619      	mov	r1, r3
 800225c:	4805      	ldr	r0, [pc, #20]	@ (8002274 <HAL_SPI_MspInit+0x8c>)
 800225e:	f000 faf9 	bl	8002854 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002262:	bf00      	nop
 8002264:	3728      	adds	r7, #40	@ 0x28
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40013000 	.word	0x40013000
 8002270:	40023800 	.word	0x40023800
 8002274:	40020000 	.word	0x40020000

08002278 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08a      	sub	sp, #40	@ 0x28
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 0314 	add.w	r3, r7, #20
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a19      	ldr	r2, [pc, #100]	@ (80022fc <HAL_UART_MspInit+0x84>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d12b      	bne.n	80022f2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	4b18      	ldr	r3, [pc, #96]	@ (8002300 <HAL_UART_MspInit+0x88>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	4a17      	ldr	r2, [pc, #92]	@ (8002300 <HAL_UART_MspInit+0x88>)
 80022a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80022a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <HAL_UART_MspInit+0x88>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022b2:	613b      	str	r3, [r7, #16]
 80022b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <HAL_UART_MspInit+0x88>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	4a10      	ldr	r2, [pc, #64]	@ (8002300 <HAL_UART_MspInit+0x88>)
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <HAL_UART_MspInit+0x88>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022d2:	2303      	movs	r3, #3
 80022d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d6:	2302      	movs	r3, #2
 80022d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022de:	2303      	movs	r3, #3
 80022e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80022e2:	2308      	movs	r3, #8
 80022e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	4619      	mov	r1, r3
 80022ec:	4805      	ldr	r0, [pc, #20]	@ (8002304 <HAL_UART_MspInit+0x8c>)
 80022ee:	f000 fab1 	bl	8002854 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80022f2:	bf00      	nop
 80022f4:	3728      	adds	r7, #40	@ 0x28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40004c00 	.word	0x40004c00
 8002300:	40023800 	.word	0x40023800
 8002304:	40020000 	.word	0x40020000

08002308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <NMI_Handler+0x4>

08002310 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <HardFault_Handler+0x4>

08002318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <MemManage_Handler+0x4>

08002320 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002324:	bf00      	nop
 8002326:	e7fd      	b.n	8002324 <BusFault_Handler+0x4>

08002328 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800232c:	bf00      	nop
 800232e:	e7fd      	b.n	800232c <UsageFault_Handler+0x4>

08002330 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002342:	f000 f95d 	bl	8002600 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002346:	f003 fbad 	bl	8005aa4 <xTaskGetSchedulerState>
 800234a:	4603      	mov	r3, r0
 800234c:	2b01      	cmp	r3, #1
 800234e:	d001      	beq.n	8002354 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002350:	f003 ff92 	bl	8006278 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}

08002358 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  return 1;
 800235c:	2301      	movs	r3, #1
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_kill>:

int _kill(int pid, int sig)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002372:	f004 fbe3 	bl	8006b3c <__errno>
 8002376:	4603      	mov	r3, r0
 8002378:	2216      	movs	r2, #22
 800237a:	601a      	str	r2, [r3, #0]
  return -1;
 800237c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <_exit>:

void _exit (int status)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002390:	f04f 31ff 	mov.w	r1, #4294967295
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7ff ffe7 	bl	8002368 <_kill>
  while (1) {}    /* Make sure we hang here */
 800239a:	bf00      	nop
 800239c:	e7fd      	b.n	800239a <_exit+0x12>

0800239e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b086      	sub	sp, #24
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	60f8      	str	r0, [r7, #12]
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023aa:	2300      	movs	r3, #0
 80023ac:	617b      	str	r3, [r7, #20]
 80023ae:	e00a      	b.n	80023c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023b0:	f3af 8000 	nop.w
 80023b4:	4601      	mov	r1, r0
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	1c5a      	adds	r2, r3, #1
 80023ba:	60ba      	str	r2, [r7, #8]
 80023bc:	b2ca      	uxtb	r2, r1
 80023be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	3301      	adds	r3, #1
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	dbf0      	blt.n	80023b0 <_read+0x12>
  }

  return len;
 80023ce:	687b      	ldr	r3, [r7, #4]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	e009      	b.n	80023fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	1c5a      	adds	r2, r3, #1
 80023ee:	60ba      	str	r2, [r7, #8]
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	3301      	adds	r3, #1
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	429a      	cmp	r2, r3
 8002404:	dbf1      	blt.n	80023ea <_write+0x12>
  }
  return len;
 8002406:	687b      	ldr	r3, [r7, #4]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <_close>:

int _close(int file)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002418:	f04f 33ff 	mov.w	r3, #4294967295
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002438:	605a      	str	r2, [r3, #4]
  return 0;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <_isatty>:

int _isatty(int file)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002450:	2301      	movs	r3, #1
}
 8002452:	4618      	mov	r0, r3
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800245e:	b480      	push	{r7}
 8002460:	b085      	sub	sp, #20
 8002462:	af00      	add	r7, sp, #0
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002480:	4a14      	ldr	r2, [pc, #80]	@ (80024d4 <_sbrk+0x5c>)
 8002482:	4b15      	ldr	r3, [pc, #84]	@ (80024d8 <_sbrk+0x60>)
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800248c:	4b13      	ldr	r3, [pc, #76]	@ (80024dc <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d102      	bne.n	800249a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002494:	4b11      	ldr	r3, [pc, #68]	@ (80024dc <_sbrk+0x64>)
 8002496:	4a12      	ldr	r2, [pc, #72]	@ (80024e0 <_sbrk+0x68>)
 8002498:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800249a:	4b10      	ldr	r3, [pc, #64]	@ (80024dc <_sbrk+0x64>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d207      	bcs.n	80024b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024a8:	f004 fb48 	bl	8006b3c <__errno>
 80024ac:	4603      	mov	r3, r0
 80024ae:	220c      	movs	r2, #12
 80024b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024b2:	f04f 33ff 	mov.w	r3, #4294967295
 80024b6:	e009      	b.n	80024cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024b8:	4b08      	ldr	r3, [pc, #32]	@ (80024dc <_sbrk+0x64>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024be:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <_sbrk+0x64>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4413      	add	r3, r2
 80024c6:	4a05      	ldr	r2, [pc, #20]	@ (80024dc <_sbrk+0x64>)
 80024c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ca:	68fb      	ldr	r3, [r7, #12]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20020000 	.word	0x20020000
 80024d8:	00000400 	.word	0x00000400
 80024dc:	20000414 	.word	0x20000414
 80024e0:	200042c0 	.word	0x200042c0

080024e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024e8:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <SystemInit+0x20>)
 80024ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ee:	4a05      	ldr	r2, [pc, #20]	@ (8002504 <SystemInit+0x20>)
 80024f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002508:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002540 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800250c:	f7ff ffea 	bl	80024e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002510:	480c      	ldr	r0, [pc, #48]	@ (8002544 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002512:	490d      	ldr	r1, [pc, #52]	@ (8002548 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002514:	4a0d      	ldr	r2, [pc, #52]	@ (800254c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002518:	e002      	b.n	8002520 <LoopCopyDataInit>

0800251a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800251a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800251c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800251e:	3304      	adds	r3, #4

08002520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002524:	d3f9      	bcc.n	800251a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002526:	4a0a      	ldr	r2, [pc, #40]	@ (8002550 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002528:	4c0a      	ldr	r4, [pc, #40]	@ (8002554 <LoopFillZerobss+0x22>)
  movs r3, #0
 800252a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800252c:	e001      	b.n	8002532 <LoopFillZerobss>

0800252e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800252e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002530:	3204      	adds	r2, #4

08002532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002534:	d3fb      	bcc.n	800252e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002536:	f004 fb07 	bl	8006b48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800253a:	f7fe fd93 	bl	8001064 <main>
  bx  lr    
 800253e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002540:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002548:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 800254c:	0800869c 	.word	0x0800869c
  ldr r2, =_sbss
 8002550:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8002554:	200042bc 	.word	0x200042bc

08002558 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002558:	e7fe      	b.n	8002558 <ADC_IRQHandler>
	...

0800255c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002560:	4b0e      	ldr	r3, [pc, #56]	@ (800259c <HAL_Init+0x40>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a0d      	ldr	r2, [pc, #52]	@ (800259c <HAL_Init+0x40>)
 8002566:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800256a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800256c:	4b0b      	ldr	r3, [pc, #44]	@ (800259c <HAL_Init+0x40>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0a      	ldr	r2, [pc, #40]	@ (800259c <HAL_Init+0x40>)
 8002572:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002576:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002578:	4b08      	ldr	r3, [pc, #32]	@ (800259c <HAL_Init+0x40>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a07      	ldr	r2, [pc, #28]	@ (800259c <HAL_Init+0x40>)
 800257e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002582:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002584:	2003      	movs	r0, #3
 8002586:	f000 f931 	bl	80027ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800258a:	200f      	movs	r0, #15
 800258c:	f000 f808 	bl	80025a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002590:	f7ff fdfe 	bl	8002190 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40023c00 	.word	0x40023c00

080025a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025a8:	4b12      	ldr	r3, [pc, #72]	@ (80025f4 <HAL_InitTick+0x54>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b12      	ldr	r3, [pc, #72]	@ (80025f8 <HAL_InitTick+0x58>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	4619      	mov	r1, r3
 80025b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 f93b 	bl	800283a <HAL_SYSTICK_Config>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e00e      	b.n	80025ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b0f      	cmp	r3, #15
 80025d2:	d80a      	bhi.n	80025ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025d4:	2200      	movs	r2, #0
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	f04f 30ff 	mov.w	r0, #4294967295
 80025dc:	f000 f911 	bl	8002802 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025e0:	4a06      	ldr	r2, [pc, #24]	@ (80025fc <HAL_InitTick+0x5c>)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	e000      	b.n	80025ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	2000006c 	.word	0x2000006c
 80025f8:	20000074 	.word	0x20000074
 80025fc:	20000070 	.word	0x20000070

08002600 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002604:	4b06      	ldr	r3, [pc, #24]	@ (8002620 <HAL_IncTick+0x20>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <HAL_IncTick+0x24>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4413      	add	r3, r2
 8002610:	4a04      	ldr	r2, [pc, #16]	@ (8002624 <HAL_IncTick+0x24>)
 8002612:	6013      	str	r3, [r2, #0]
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	20000074 	.word	0x20000074
 8002624:	20000418 	.word	0x20000418

08002628 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return uwTick;
 800262c:	4b03      	ldr	r3, [pc, #12]	@ (800263c <HAL_GetTick+0x14>)
 800262e:	681b      	ldr	r3, [r3, #0]
}
 8002630:	4618      	mov	r0, r3
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	20000418 	.word	0x20000418

08002640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002648:	f7ff ffee 	bl	8002628 <HAL_GetTick>
 800264c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002658:	d005      	beq.n	8002666 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800265a:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <HAL_Delay+0x44>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	461a      	mov	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4413      	add	r3, r2
 8002664:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002666:	bf00      	nop
 8002668:	f7ff ffde 	bl	8002628 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	429a      	cmp	r2, r3
 8002676:	d8f7      	bhi.n	8002668 <HAL_Delay+0x28>
  {
  }
}
 8002678:	bf00      	nop
 800267a:	bf00      	nop
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000074 	.word	0x20000074

08002688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <__NVIC_SetPriorityGrouping+0x44>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026a4:	4013      	ands	r3, r2
 80026a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ba:	4a04      	ldr	r2, [pc, #16]	@ (80026cc <__NVIC_SetPriorityGrouping+0x44>)
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	60d3      	str	r3, [r2, #12]
}
 80026c0:	bf00      	nop
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d4:	4b04      	ldr	r3, [pc, #16]	@ (80026e8 <__NVIC_GetPriorityGrouping+0x18>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	0a1b      	lsrs	r3, r3, #8
 80026da:	f003 0307 	and.w	r3, r3, #7
}
 80026de:	4618      	mov	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	6039      	str	r1, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	db0a      	blt.n	8002716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	b2da      	uxtb	r2, r3
 8002704:	490c      	ldr	r1, [pc, #48]	@ (8002738 <__NVIC_SetPriority+0x4c>)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	0112      	lsls	r2, r2, #4
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	440b      	add	r3, r1
 8002710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002714:	e00a      	b.n	800272c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	4908      	ldr	r1, [pc, #32]	@ (800273c <__NVIC_SetPriority+0x50>)
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	3b04      	subs	r3, #4
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	440b      	add	r3, r1
 800272a:	761a      	strb	r2, [r3, #24]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000e100 	.word	0xe000e100
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	@ 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f1c3 0307 	rsb	r3, r3, #7
 800275a:	2b04      	cmp	r3, #4
 800275c:	bf28      	it	cs
 800275e:	2304      	movcs	r3, #4
 8002760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3304      	adds	r3, #4
 8002766:	2b06      	cmp	r3, #6
 8002768:	d902      	bls.n	8002770 <NVIC_EncodePriority+0x30>
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3b03      	subs	r3, #3
 800276e:	e000      	b.n	8002772 <NVIC_EncodePriority+0x32>
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	f04f 32ff 	mov.w	r2, #4294967295
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43da      	mvns	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	401a      	ands	r2, r3
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002788:	f04f 31ff 	mov.w	r1, #4294967295
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	43d9      	mvns	r1, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	4313      	orrs	r3, r2
         );
}
 800279a:	4618      	mov	r0, r3
 800279c:	3724      	adds	r7, #36	@ 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027b8:	d301      	bcc.n	80027be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00f      	b.n	80027de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027be:	4a0a      	ldr	r2, [pc, #40]	@ (80027e8 <SysTick_Config+0x40>)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3b01      	subs	r3, #1
 80027c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c6:	210f      	movs	r1, #15
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f7ff ff8e 	bl	80026ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d0:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <SysTick_Config+0x40>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d6:	4b04      	ldr	r3, [pc, #16]	@ (80027e8 <SysTick_Config+0x40>)
 80027d8:	2207      	movs	r2, #7
 80027da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	e000e010 	.word	0xe000e010

080027ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f7ff ff47 	bl	8002688 <__NVIC_SetPriorityGrouping>
}
 80027fa:	bf00      	nop
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002802:	b580      	push	{r7, lr}
 8002804:	b086      	sub	sp, #24
 8002806:	af00      	add	r7, sp, #0
 8002808:	4603      	mov	r3, r0
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	607a      	str	r2, [r7, #4]
 800280e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002814:	f7ff ff5c 	bl	80026d0 <__NVIC_GetPriorityGrouping>
 8002818:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	68b9      	ldr	r1, [r7, #8]
 800281e:	6978      	ldr	r0, [r7, #20]
 8002820:	f7ff ff8e 	bl	8002740 <NVIC_EncodePriority>
 8002824:	4602      	mov	r2, r0
 8002826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff ff5d 	bl	80026ec <__NVIC_SetPriority>
}
 8002832:	bf00      	nop
 8002834:	3718      	adds	r7, #24
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff ffb0 	bl	80027a8 <SysTick_Config>
 8002848:	4603      	mov	r3, r0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
	...

08002854 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002854:	b480      	push	{r7}
 8002856:	b089      	sub	sp, #36	@ 0x24
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800285e:	2300      	movs	r3, #0
 8002860:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002862:	2300      	movs	r3, #0
 8002864:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002866:	2300      	movs	r3, #0
 8002868:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800286a:	2300      	movs	r3, #0
 800286c:	61fb      	str	r3, [r7, #28]
 800286e:	e16b      	b.n	8002b48 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002870:	2201      	movs	r2, #1
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	4013      	ands	r3, r2
 8002882:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	429a      	cmp	r2, r3
 800288a:	f040 815a 	bne.w	8002b42 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 0303 	and.w	r3, r3, #3
 8002896:	2b01      	cmp	r3, #1
 8002898:	d005      	beq.n	80028a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d130      	bne.n	8002908 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	2203      	movs	r2, #3
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4013      	ands	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028dc:	2201      	movs	r2, #1
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4013      	ands	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	091b      	lsrs	r3, r3, #4
 80028f2:	f003 0201 	and.w	r2, r3, #1
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	4313      	orrs	r3, r2
 8002900:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0303 	and.w	r3, r3, #3
 8002910:	2b03      	cmp	r3, #3
 8002912:	d017      	beq.n	8002944 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	2203      	movs	r2, #3
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d123      	bne.n	8002998 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	08da      	lsrs	r2, r3, #3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3208      	adds	r2, #8
 8002958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800295c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	220f      	movs	r2, #15
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4313      	orrs	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	08da      	lsrs	r2, r3, #3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	3208      	adds	r2, #8
 8002992:	69b9      	ldr	r1, [r7, #24]
 8002994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 0203 	and.w	r2, r3, #3
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 80b4 	beq.w	8002b42 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	60fb      	str	r3, [r7, #12]
 80029de:	4b60      	ldr	r3, [pc, #384]	@ (8002b60 <HAL_GPIO_Init+0x30c>)
 80029e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e2:	4a5f      	ldr	r2, [pc, #380]	@ (8002b60 <HAL_GPIO_Init+0x30c>)
 80029e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002b60 <HAL_GPIO_Init+0x30c>)
 80029ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029f6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b64 <HAL_GPIO_Init+0x310>)
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	089b      	lsrs	r3, r3, #2
 80029fc:	3302      	adds	r3, #2
 80029fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	f003 0303 	and.w	r3, r3, #3
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	43db      	mvns	r3, r3
 8002a14:	69ba      	ldr	r2, [r7, #24]
 8002a16:	4013      	ands	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a52      	ldr	r2, [pc, #328]	@ (8002b68 <HAL_GPIO_Init+0x314>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d02b      	beq.n	8002a7a <HAL_GPIO_Init+0x226>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a51      	ldr	r2, [pc, #324]	@ (8002b6c <HAL_GPIO_Init+0x318>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d025      	beq.n	8002a76 <HAL_GPIO_Init+0x222>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a50      	ldr	r2, [pc, #320]	@ (8002b70 <HAL_GPIO_Init+0x31c>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d01f      	beq.n	8002a72 <HAL_GPIO_Init+0x21e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a4f      	ldr	r2, [pc, #316]	@ (8002b74 <HAL_GPIO_Init+0x320>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d019      	beq.n	8002a6e <HAL_GPIO_Init+0x21a>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a4e      	ldr	r2, [pc, #312]	@ (8002b78 <HAL_GPIO_Init+0x324>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d013      	beq.n	8002a6a <HAL_GPIO_Init+0x216>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a4d      	ldr	r2, [pc, #308]	@ (8002b7c <HAL_GPIO_Init+0x328>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d00d      	beq.n	8002a66 <HAL_GPIO_Init+0x212>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a4c      	ldr	r2, [pc, #304]	@ (8002b80 <HAL_GPIO_Init+0x32c>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d007      	beq.n	8002a62 <HAL_GPIO_Init+0x20e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a4b      	ldr	r2, [pc, #300]	@ (8002b84 <HAL_GPIO_Init+0x330>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d101      	bne.n	8002a5e <HAL_GPIO_Init+0x20a>
 8002a5a:	2307      	movs	r3, #7
 8002a5c:	e00e      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a5e:	2308      	movs	r3, #8
 8002a60:	e00c      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a62:	2306      	movs	r3, #6
 8002a64:	e00a      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a66:	2305      	movs	r3, #5
 8002a68:	e008      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	e006      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e004      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a72:	2302      	movs	r3, #2
 8002a74:	e002      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <HAL_GPIO_Init+0x228>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	69fa      	ldr	r2, [r7, #28]
 8002a7e:	f002 0203 	and.w	r2, r2, #3
 8002a82:	0092      	lsls	r2, r2, #2
 8002a84:	4093      	lsls	r3, r2
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a8c:	4935      	ldr	r1, [pc, #212]	@ (8002b64 <HAL_GPIO_Init+0x310>)
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	089b      	lsrs	r3, r3, #2
 8002a92:	3302      	adds	r3, #2
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a9a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002abe:	4a32      	ldr	r2, [pc, #200]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ac4:	4b30      	ldr	r3, [pc, #192]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d003      	beq.n	8002ae8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ae8:	4a27      	ldr	r2, [pc, #156]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aee:	4b26      	ldr	r3, [pc, #152]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	43db      	mvns	r3, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4013      	ands	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b12:	4a1d      	ldr	r2, [pc, #116]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b18:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4013      	ands	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b3c:	4a12      	ldr	r2, [pc, #72]	@ (8002b88 <HAL_GPIO_Init+0x334>)
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	3301      	adds	r3, #1
 8002b46:	61fb      	str	r3, [r7, #28]
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	2b0f      	cmp	r3, #15
 8002b4c:	f67f ae90 	bls.w	8002870 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b50:	bf00      	nop
 8002b52:	bf00      	nop
 8002b54:	3724      	adds	r7, #36	@ 0x24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40013800 	.word	0x40013800
 8002b68:	40020000 	.word	0x40020000
 8002b6c:	40020400 	.word	0x40020400
 8002b70:	40020800 	.word	0x40020800
 8002b74:	40020c00 	.word	0x40020c00
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40021400 	.word	0x40021400
 8002b80:	40021800 	.word	0x40021800
 8002b84:	40021c00 	.word	0x40021c00
 8002b88:	40013c00 	.word	0x40013c00

08002b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	460b      	mov	r3, r1
 8002b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	887b      	ldrh	r3, [r7, #2]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d002      	beq.n	8002baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
 8002ba8:	e001      	b.n	8002bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002baa:	2300      	movs	r3, #0
 8002bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	807b      	strh	r3, [r7, #2]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bcc:	787b      	ldrb	r3, [r7, #1]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bd2:	887a      	ldrh	r2, [r7, #2]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bd8:	e003      	b.n	8002be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bda:	887b      	ldrh	r3, [r7, #2]
 8002bdc:	041a      	lsls	r2, r3, #16
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	619a      	str	r2, [r3, #24]
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e267      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d075      	beq.n	8002cfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c0e:	4b88      	ldr	r3, [pc, #544]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 030c 	and.w	r3, r3, #12
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	d00c      	beq.n	8002c34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c1a:	4b85      	ldr	r3, [pc, #532]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d112      	bne.n	8002c4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c26:	4b82      	ldr	r3, [pc, #520]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c32:	d10b      	bne.n	8002c4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c34:	4b7e      	ldr	r3, [pc, #504]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d05b      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x108>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d157      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e242      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c54:	d106      	bne.n	8002c64 <HAL_RCC_OscConfig+0x74>
 8002c56:	4b76      	ldr	r3, [pc, #472]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a75      	ldr	r2, [pc, #468]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c60:	6013      	str	r3, [r2, #0]
 8002c62:	e01d      	b.n	8002ca0 <HAL_RCC_OscConfig+0xb0>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c6c:	d10c      	bne.n	8002c88 <HAL_RCC_OscConfig+0x98>
 8002c6e:	4b70      	ldr	r3, [pc, #448]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a6f      	ldr	r2, [pc, #444]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a6c      	ldr	r2, [pc, #432]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c84:	6013      	str	r3, [r2, #0]
 8002c86:	e00b      	b.n	8002ca0 <HAL_RCC_OscConfig+0xb0>
 8002c88:	4b69      	ldr	r3, [pc, #420]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a68      	ldr	r2, [pc, #416]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c92:	6013      	str	r3, [r2, #0]
 8002c94:	4b66      	ldr	r3, [pc, #408]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a65      	ldr	r2, [pc, #404]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002c9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d013      	beq.n	8002cd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca8:	f7ff fcbe 	bl	8002628 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb0:	f7ff fcba 	bl	8002628 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b64      	cmp	r3, #100	@ 0x64
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e207      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cc2:	4b5b      	ldr	r3, [pc, #364]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0f0      	beq.n	8002cb0 <HAL_RCC_OscConfig+0xc0>
 8002cce:	e014      	b.n	8002cfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd0:	f7ff fcaa 	bl	8002628 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd8:	f7ff fca6 	bl	8002628 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b64      	cmp	r3, #100	@ 0x64
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e1f3      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cea:	4b51      	ldr	r3, [pc, #324]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f0      	bne.n	8002cd8 <HAL_RCC_OscConfig+0xe8>
 8002cf6:	e000      	b.n	8002cfa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d063      	beq.n	8002dce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d06:	4b4a      	ldr	r3, [pc, #296]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 030c 	and.w	r3, r3, #12
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00b      	beq.n	8002d2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d12:	4b47      	ldr	r3, [pc, #284]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d11c      	bne.n	8002d58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d1e:	4b44      	ldr	r3, [pc, #272]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d116      	bne.n	8002d58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d2a:	4b41      	ldr	r3, [pc, #260]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d005      	beq.n	8002d42 <HAL_RCC_OscConfig+0x152>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d001      	beq.n	8002d42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e1c7      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d42:	4b3b      	ldr	r3, [pc, #236]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	4937      	ldr	r1, [pc, #220]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d56:	e03a      	b.n	8002dce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d020      	beq.n	8002da2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d60:	4b34      	ldr	r3, [pc, #208]	@ (8002e34 <HAL_RCC_OscConfig+0x244>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d66:	f7ff fc5f 	bl	8002628 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d6e:	f7ff fc5b 	bl	8002628 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e1a8      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d80:	4b2b      	ldr	r3, [pc, #172]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0f0      	beq.n	8002d6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8c:	4b28      	ldr	r3, [pc, #160]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	4925      	ldr	r1, [pc, #148]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	600b      	str	r3, [r1, #0]
 8002da0:	e015      	b.n	8002dce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002da2:	4b24      	ldr	r3, [pc, #144]	@ (8002e34 <HAL_RCC_OscConfig+0x244>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da8:	f7ff fc3e 	bl	8002628 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db0:	f7ff fc3a 	bl	8002628 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e187      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1f0      	bne.n	8002db0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0308 	and.w	r3, r3, #8
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d036      	beq.n	8002e48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d016      	beq.n	8002e10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002de2:	4b15      	ldr	r3, [pc, #84]	@ (8002e38 <HAL_RCC_OscConfig+0x248>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de8:	f7ff fc1e 	bl	8002628 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dee:	e008      	b.n	8002e02 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df0:	f7ff fc1a 	bl	8002628 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e167      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e02:	4b0b      	ldr	r3, [pc, #44]	@ (8002e30 <HAL_RCC_OscConfig+0x240>)
 8002e04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d0f0      	beq.n	8002df0 <HAL_RCC_OscConfig+0x200>
 8002e0e:	e01b      	b.n	8002e48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e10:	4b09      	ldr	r3, [pc, #36]	@ (8002e38 <HAL_RCC_OscConfig+0x248>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e16:	f7ff fc07 	bl	8002628 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e1c:	e00e      	b.n	8002e3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e1e:	f7ff fc03 	bl	8002628 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d907      	bls.n	8002e3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e150      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
 8002e30:	40023800 	.word	0x40023800
 8002e34:	42470000 	.word	0x42470000
 8002e38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e3c:	4b88      	ldr	r3, [pc, #544]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002e3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1ea      	bne.n	8002e1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 8097 	beq.w	8002f84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e56:	2300      	movs	r3, #0
 8002e58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e5a:	4b81      	ldr	r3, [pc, #516]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10f      	bne.n	8002e86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	60bb      	str	r3, [r7, #8]
 8002e6a:	4b7d      	ldr	r3, [pc, #500]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	4a7c      	ldr	r2, [pc, #496]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002e70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e76:	4b7a      	ldr	r3, [pc, #488]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e7e:	60bb      	str	r3, [r7, #8]
 8002e80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e82:	2301      	movs	r3, #1
 8002e84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e86:	4b77      	ldr	r3, [pc, #476]	@ (8003064 <HAL_RCC_OscConfig+0x474>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d118      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e92:	4b74      	ldr	r3, [pc, #464]	@ (8003064 <HAL_RCC_OscConfig+0x474>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a73      	ldr	r2, [pc, #460]	@ (8003064 <HAL_RCC_OscConfig+0x474>)
 8002e98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e9e:	f7ff fbc3 	bl	8002628 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea4:	e008      	b.n	8002eb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea6:	f7ff fbbf 	bl	8002628 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e10c      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb8:	4b6a      	ldr	r3, [pc, #424]	@ (8003064 <HAL_RCC_OscConfig+0x474>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0f0      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d106      	bne.n	8002eda <HAL_RCC_OscConfig+0x2ea>
 8002ecc:	4b64      	ldr	r3, [pc, #400]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed0:	4a63      	ldr	r2, [pc, #396]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002ed2:	f043 0301 	orr.w	r3, r3, #1
 8002ed6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ed8:	e01c      	b.n	8002f14 <HAL_RCC_OscConfig+0x324>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2b05      	cmp	r3, #5
 8002ee0:	d10c      	bne.n	8002efc <HAL_RCC_OscConfig+0x30c>
 8002ee2:	4b5f      	ldr	r3, [pc, #380]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ee6:	4a5e      	ldr	r2, [pc, #376]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002ee8:	f043 0304 	orr.w	r3, r3, #4
 8002eec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002eee:	4b5c      	ldr	r3, [pc, #368]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ef2:	4a5b      	ldr	r2, [pc, #364]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002efa:	e00b      	b.n	8002f14 <HAL_RCC_OscConfig+0x324>
 8002efc:	4b58      	ldr	r3, [pc, #352]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002efe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f00:	4a57      	ldr	r2, [pc, #348]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f02:	f023 0301 	bic.w	r3, r3, #1
 8002f06:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f08:	4b55      	ldr	r3, [pc, #340]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f0c:	4a54      	ldr	r2, [pc, #336]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f0e:	f023 0304 	bic.w	r3, r3, #4
 8002f12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d015      	beq.n	8002f48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f1c:	f7ff fb84 	bl	8002628 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f22:	e00a      	b.n	8002f3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f24:	f7ff fb80 	bl	8002628 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e0cb      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f3a:	4b49      	ldr	r3, [pc, #292]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0ee      	beq.n	8002f24 <HAL_RCC_OscConfig+0x334>
 8002f46:	e014      	b.n	8002f72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f48:	f7ff fb6e 	bl	8002628 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f4e:	e00a      	b.n	8002f66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f50:	f7ff fb6a 	bl	8002628 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e0b5      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f66:	4b3e      	ldr	r3, [pc, #248]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1ee      	bne.n	8002f50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d105      	bne.n	8002f84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f78:	4b39      	ldr	r3, [pc, #228]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7c:	4a38      	ldr	r2, [pc, #224]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 80a1 	beq.w	80030d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f8e:	4b34      	ldr	r3, [pc, #208]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 030c 	and.w	r3, r3, #12
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d05c      	beq.n	8003054 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d141      	bne.n	8003026 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fa2:	4b31      	ldr	r3, [pc, #196]	@ (8003068 <HAL_RCC_OscConfig+0x478>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7ff fb3e 	bl	8002628 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb0:	f7ff fb3a 	bl	8002628 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e087      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fc2:	4b27      	ldr	r3, [pc, #156]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f0      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69da      	ldr	r2, [r3, #28]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	431a      	orrs	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fdc:	019b      	lsls	r3, r3, #6
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe4:	085b      	lsrs	r3, r3, #1
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	041b      	lsls	r3, r3, #16
 8002fea:	431a      	orrs	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff0:	061b      	lsls	r3, r3, #24
 8002ff2:	491b      	ldr	r1, [pc, #108]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8003068 <HAL_RCC_OscConfig+0x478>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffe:	f7ff fb13 	bl	8002628 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003006:	f7ff fb0f 	bl	8002628 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e05c      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003018:	4b11      	ldr	r3, [pc, #68]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0f0      	beq.n	8003006 <HAL_RCC_OscConfig+0x416>
 8003024:	e054      	b.n	80030d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003026:	4b10      	ldr	r3, [pc, #64]	@ (8003068 <HAL_RCC_OscConfig+0x478>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302c:	f7ff fafc 	bl	8002628 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003034:	f7ff faf8 	bl	8002628 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e045      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003046:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <HAL_RCC_OscConfig+0x470>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x444>
 8003052:	e03d      	b.n	80030d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d107      	bne.n	800306c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e038      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
 8003060:	40023800 	.word	0x40023800
 8003064:	40007000 	.word	0x40007000
 8003068:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800306c:	4b1b      	ldr	r3, [pc, #108]	@ (80030dc <HAL_RCC_OscConfig+0x4ec>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d028      	beq.n	80030cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003084:	429a      	cmp	r2, r3
 8003086:	d121      	bne.n	80030cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003092:	429a      	cmp	r2, r3
 8003094:	d11a      	bne.n	80030cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800309c:	4013      	ands	r3, r2
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d111      	bne.n	80030cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b2:	085b      	lsrs	r3, r3, #1
 80030b4:	3b01      	subs	r3, #1
 80030b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d107      	bne.n	80030cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e000      	b.n	80030d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	40023800 	.word	0x40023800

080030e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e0cc      	b.n	800328e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030f4:	4b68      	ldr	r3, [pc, #416]	@ (8003298 <HAL_RCC_ClockConfig+0x1b8>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d90c      	bls.n	800311c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003102:	4b65      	ldr	r3, [pc, #404]	@ (8003298 <HAL_RCC_ClockConfig+0x1b8>)
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800310a:	4b63      	ldr	r3, [pc, #396]	@ (8003298 <HAL_RCC_ClockConfig+0x1b8>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0307 	and.w	r3, r3, #7
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	429a      	cmp	r2, r3
 8003116:	d001      	beq.n	800311c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e0b8      	b.n	800328e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0302 	and.w	r3, r3, #2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d020      	beq.n	800316a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b00      	cmp	r3, #0
 8003132:	d005      	beq.n	8003140 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003134:	4b59      	ldr	r3, [pc, #356]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	4a58      	ldr	r2, [pc, #352]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 800313a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800313e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	2b00      	cmp	r3, #0
 800314a:	d005      	beq.n	8003158 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800314c:	4b53      	ldr	r3, [pc, #332]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	4a52      	ldr	r2, [pc, #328]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003152:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003156:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003158:	4b50      	ldr	r3, [pc, #320]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	494d      	ldr	r1, [pc, #308]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003166:	4313      	orrs	r3, r2
 8003168:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d044      	beq.n	8003200 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d107      	bne.n	800318e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317e:	4b47      	ldr	r3, [pc, #284]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d119      	bne.n	80031be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e07f      	b.n	800328e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b02      	cmp	r3, #2
 8003194:	d003      	beq.n	800319e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800319a:	2b03      	cmp	r3, #3
 800319c:	d107      	bne.n	80031ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800319e:	4b3f      	ldr	r3, [pc, #252]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d109      	bne.n	80031be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e06f      	b.n	800328e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ae:	4b3b      	ldr	r3, [pc, #236]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e067      	b.n	800328e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031be:	4b37      	ldr	r3, [pc, #220]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f023 0203 	bic.w	r2, r3, #3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	4934      	ldr	r1, [pc, #208]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031d0:	f7ff fa2a 	bl	8002628 <HAL_GetTick>
 80031d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031d6:	e00a      	b.n	80031ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031d8:	f7ff fa26 	bl	8002628 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e04f      	b.n	800328e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ee:	4b2b      	ldr	r3, [pc, #172]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 020c 	and.w	r2, r3, #12
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d1eb      	bne.n	80031d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003200:	4b25      	ldr	r3, [pc, #148]	@ (8003298 <HAL_RCC_ClockConfig+0x1b8>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	683a      	ldr	r2, [r7, #0]
 800320a:	429a      	cmp	r2, r3
 800320c:	d20c      	bcs.n	8003228 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320e:	4b22      	ldr	r3, [pc, #136]	@ (8003298 <HAL_RCC_ClockConfig+0x1b8>)
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003216:	4b20      	ldr	r3, [pc, #128]	@ (8003298 <HAL_RCC_ClockConfig+0x1b8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	429a      	cmp	r2, r3
 8003222:	d001      	beq.n	8003228 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e032      	b.n	800328e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003234:	4b19      	ldr	r3, [pc, #100]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	4916      	ldr	r1, [pc, #88]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003242:	4313      	orrs	r3, r2
 8003244:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0308 	and.w	r3, r3, #8
 800324e:	2b00      	cmp	r3, #0
 8003250:	d009      	beq.n	8003266 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003252:	4b12      	ldr	r3, [pc, #72]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	490e      	ldr	r1, [pc, #56]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 8003262:	4313      	orrs	r3, r2
 8003264:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003266:	f000 f821 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 800326a:	4602      	mov	r2, r0
 800326c:	4b0b      	ldr	r3, [pc, #44]	@ (800329c <HAL_RCC_ClockConfig+0x1bc>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	091b      	lsrs	r3, r3, #4
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	490a      	ldr	r1, [pc, #40]	@ (80032a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003278:	5ccb      	ldrb	r3, [r1, r3]
 800327a:	fa22 f303 	lsr.w	r3, r2, r3
 800327e:	4a09      	ldr	r2, [pc, #36]	@ (80032a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003280:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003282:	4b09      	ldr	r3, [pc, #36]	@ (80032a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff f98a 	bl	80025a0 <HAL_InitTick>

  return HAL_OK;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	40023c00 	.word	0x40023c00
 800329c:	40023800 	.word	0x40023800
 80032a0:	08008594 	.word	0x08008594
 80032a4:	2000006c 	.word	0x2000006c
 80032a8:	20000070 	.word	0x20000070

080032ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032b0:	b090      	sub	sp, #64	@ 0x40
 80032b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80032b8:	2300      	movs	r3, #0
 80032ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80032bc:	2300      	movs	r3, #0
 80032be:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032c4:	4b59      	ldr	r3, [pc, #356]	@ (800342c <HAL_RCC_GetSysClockFreq+0x180>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 030c 	and.w	r3, r3, #12
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d00d      	beq.n	80032ec <HAL_RCC_GetSysClockFreq+0x40>
 80032d0:	2b08      	cmp	r3, #8
 80032d2:	f200 80a1 	bhi.w	8003418 <HAL_RCC_GetSysClockFreq+0x16c>
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d002      	beq.n	80032e0 <HAL_RCC_GetSysClockFreq+0x34>
 80032da:	2b04      	cmp	r3, #4
 80032dc:	d003      	beq.n	80032e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80032de:	e09b      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032e0:	4b53      	ldr	r3, [pc, #332]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x184>)
 80032e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80032e4:	e09b      	b.n	800341e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032e6:	4b53      	ldr	r3, [pc, #332]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x188>)
 80032e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80032ea:	e098      	b.n	800341e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032ec:	4b4f      	ldr	r3, [pc, #316]	@ (800342c <HAL_RCC_GetSysClockFreq+0x180>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032f6:	4b4d      	ldr	r3, [pc, #308]	@ (800342c <HAL_RCC_GetSysClockFreq+0x180>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d028      	beq.n	8003354 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003302:	4b4a      	ldr	r3, [pc, #296]	@ (800342c <HAL_RCC_GetSysClockFreq+0x180>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	099b      	lsrs	r3, r3, #6
 8003308:	2200      	movs	r2, #0
 800330a:	623b      	str	r3, [r7, #32]
 800330c:	627a      	str	r2, [r7, #36]	@ 0x24
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003314:	2100      	movs	r1, #0
 8003316:	4b47      	ldr	r3, [pc, #284]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x188>)
 8003318:	fb03 f201 	mul.w	r2, r3, r1
 800331c:	2300      	movs	r3, #0
 800331e:	fb00 f303 	mul.w	r3, r0, r3
 8003322:	4413      	add	r3, r2
 8003324:	4a43      	ldr	r2, [pc, #268]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x188>)
 8003326:	fba0 1202 	umull	r1, r2, r0, r2
 800332a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800332c:	460a      	mov	r2, r1
 800332e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003330:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003332:	4413      	add	r3, r2
 8003334:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003338:	2200      	movs	r2, #0
 800333a:	61bb      	str	r3, [r7, #24]
 800333c:	61fa      	str	r2, [r7, #28]
 800333e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003342:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003346:	f7fc ff93 	bl	8000270 <__aeabi_uldivmod>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4613      	mov	r3, r2
 8003350:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003352:	e053      	b.n	80033fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003354:	4b35      	ldr	r3, [pc, #212]	@ (800342c <HAL_RCC_GetSysClockFreq+0x180>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	099b      	lsrs	r3, r3, #6
 800335a:	2200      	movs	r2, #0
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	617a      	str	r2, [r7, #20]
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003366:	f04f 0b00 	mov.w	fp, #0
 800336a:	4652      	mov	r2, sl
 800336c:	465b      	mov	r3, fp
 800336e:	f04f 0000 	mov.w	r0, #0
 8003372:	f04f 0100 	mov.w	r1, #0
 8003376:	0159      	lsls	r1, r3, #5
 8003378:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800337c:	0150      	lsls	r0, r2, #5
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	ebb2 080a 	subs.w	r8, r2, sl
 8003386:	eb63 090b 	sbc.w	r9, r3, fp
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	f04f 0300 	mov.w	r3, #0
 8003392:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003396:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800339a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800339e:	ebb2 0408 	subs.w	r4, r2, r8
 80033a2:	eb63 0509 	sbc.w	r5, r3, r9
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	00eb      	lsls	r3, r5, #3
 80033b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033b4:	00e2      	lsls	r2, r4, #3
 80033b6:	4614      	mov	r4, r2
 80033b8:	461d      	mov	r5, r3
 80033ba:	eb14 030a 	adds.w	r3, r4, sl
 80033be:	603b      	str	r3, [r7, #0]
 80033c0:	eb45 030b 	adc.w	r3, r5, fp
 80033c4:	607b      	str	r3, [r7, #4]
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	f04f 0300 	mov.w	r3, #0
 80033ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033d2:	4629      	mov	r1, r5
 80033d4:	028b      	lsls	r3, r1, #10
 80033d6:	4621      	mov	r1, r4
 80033d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033dc:	4621      	mov	r1, r4
 80033de:	028a      	lsls	r2, r1, #10
 80033e0:	4610      	mov	r0, r2
 80033e2:	4619      	mov	r1, r3
 80033e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033e6:	2200      	movs	r2, #0
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	60fa      	str	r2, [r7, #12]
 80033ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033f0:	f7fc ff3e 	bl	8000270 <__aeabi_uldivmod>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4613      	mov	r3, r2
 80033fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80033fc:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <HAL_RCC_GetSysClockFreq+0x180>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	0c1b      	lsrs	r3, r3, #16
 8003402:	f003 0303 	and.w	r3, r3, #3
 8003406:	3301      	adds	r3, #1
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800340c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800340e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003410:	fbb2 f3f3 	udiv	r3, r2, r3
 8003414:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003416:	e002      	b.n	800341e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x184>)
 800341a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800341c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800341e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003420:	4618      	mov	r0, r3
 8003422:	3740      	adds	r7, #64	@ 0x40
 8003424:	46bd      	mov	sp, r7
 8003426:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800342a:	bf00      	nop
 800342c:	40023800 	.word	0x40023800
 8003430:	00f42400 	.word	0x00f42400
 8003434:	017d7840 	.word	0x017d7840

08003438 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800343c:	4b03      	ldr	r3, [pc, #12]	@ (800344c <HAL_RCC_GetHCLKFreq+0x14>)
 800343e:	681b      	ldr	r3, [r3, #0]
}
 8003440:	4618      	mov	r0, r3
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	2000006c 	.word	0x2000006c

08003450 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003454:	f7ff fff0 	bl	8003438 <HAL_RCC_GetHCLKFreq>
 8003458:	4602      	mov	r2, r0
 800345a:	4b05      	ldr	r3, [pc, #20]	@ (8003470 <HAL_RCC_GetPCLK1Freq+0x20>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	0a9b      	lsrs	r3, r3, #10
 8003460:	f003 0307 	and.w	r3, r3, #7
 8003464:	4903      	ldr	r1, [pc, #12]	@ (8003474 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003466:	5ccb      	ldrb	r3, [r1, r3]
 8003468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800346c:	4618      	mov	r0, r3
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40023800 	.word	0x40023800
 8003474:	080085a4 	.word	0x080085a4

08003478 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800347c:	f7ff ffdc 	bl	8003438 <HAL_RCC_GetHCLKFreq>
 8003480:	4602      	mov	r2, r0
 8003482:	4b05      	ldr	r3, [pc, #20]	@ (8003498 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	0b5b      	lsrs	r3, r3, #13
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	4903      	ldr	r1, [pc, #12]	@ (800349c <HAL_RCC_GetPCLK2Freq+0x24>)
 800348e:	5ccb      	ldrb	r3, [r1, r3]
 8003490:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003494:	4618      	mov	r0, r3
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40023800 	.word	0x40023800
 800349c:	080085a4 	.word	0x080085a4

080034a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e07b      	b.n	80035aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d108      	bne.n	80034cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034c2:	d009      	beq.n	80034d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	61da      	str	r2, [r3, #28]
 80034ca:	e005      	b.n	80034d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d106      	bne.n	80034f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7fe fe78 	bl	80021e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800350e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003520:	431a      	orrs	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	431a      	orrs	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003548:	431a      	orrs	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69db      	ldr	r3, [r3, #28]
 800354e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003552:	431a      	orrs	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800355c:	ea42 0103 	orr.w	r1, r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003564:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	0c1b      	lsrs	r3, r3, #16
 8003576:	f003 0104 	and.w	r1, r3, #4
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357e:	f003 0210 	and.w	r2, r3, #16
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	430a      	orrs	r2, r1
 8003588:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	69da      	ldr	r2, [r3, #28]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003598:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b088      	sub	sp, #32
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	60f8      	str	r0, [r7, #12]
 80035ba:	60b9      	str	r1, [r7, #8]
 80035bc:	603b      	str	r3, [r7, #0]
 80035be:	4613      	mov	r3, r2
 80035c0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035c2:	f7ff f831 	bl	8002628 <HAL_GetTick>
 80035c6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80035c8:	88fb      	ldrh	r3, [r7, #6]
 80035ca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d001      	beq.n	80035dc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80035d8:	2302      	movs	r3, #2
 80035da:	e12a      	b.n	8003832 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d002      	beq.n	80035e8 <HAL_SPI_Transmit+0x36>
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e122      	b.n	8003832 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d101      	bne.n	80035fa <HAL_SPI_Transmit+0x48>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e11b      	b.n	8003832 <HAL_SPI_Transmit+0x280>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2203      	movs	r2, #3
 8003606:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	88fa      	ldrh	r2, [r7, #6]
 8003620:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003648:	d10f      	bne.n	800366a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003658:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003668:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003674:	2b40      	cmp	r3, #64	@ 0x40
 8003676:	d007      	beq.n	8003688 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003686:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003690:	d152      	bne.n	8003738 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d002      	beq.n	80036a0 <HAL_SPI_Transmit+0xee>
 800369a:	8b7b      	ldrh	r3, [r7, #26]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d145      	bne.n	800372c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a4:	881a      	ldrh	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b0:	1c9a      	adds	r2, r3, #2
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80036c4:	e032      	b.n	800372c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d112      	bne.n	80036fa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d8:	881a      	ldrh	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e4:	1c9a      	adds	r2, r3, #2
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80036f8:	e018      	b.n	800372c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036fa:	f7fe ff95 	bl	8002628 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	429a      	cmp	r2, r3
 8003708:	d803      	bhi.n	8003712 <HAL_SPI_Transmit+0x160>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003710:	d102      	bne.n	8003718 <HAL_SPI_Transmit+0x166>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d109      	bne.n	800372c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e082      	b.n	8003832 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003730:	b29b      	uxth	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1c7      	bne.n	80036c6 <HAL_SPI_Transmit+0x114>
 8003736:	e053      	b.n	80037e0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d002      	beq.n	8003746 <HAL_SPI_Transmit+0x194>
 8003740:	8b7b      	ldrh	r3, [r7, #26]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d147      	bne.n	80037d6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	330c      	adds	r3, #12
 8003750:	7812      	ldrb	r2, [r2, #0]
 8003752:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003758:	1c5a      	adds	r2, r3, #1
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003762:	b29b      	uxth	r3, r3
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800376c:	e033      	b.n	80037d6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b02      	cmp	r3, #2
 800377a:	d113      	bne.n	80037a4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	330c      	adds	r3, #12
 8003786:	7812      	ldrb	r2, [r2, #0]
 8003788:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378e:	1c5a      	adds	r2, r3, #1
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003798:	b29b      	uxth	r3, r3
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80037a2:	e018      	b.n	80037d6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037a4:	f7fe ff40 	bl	8002628 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	683a      	ldr	r2, [r7, #0]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d803      	bhi.n	80037bc <HAL_SPI_Transmit+0x20a>
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ba:	d102      	bne.n	80037c2 <HAL_SPI_Transmit+0x210>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d109      	bne.n	80037d6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e02d      	b.n	8003832 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1c6      	bne.n	800376e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037e0:	69fa      	ldr	r2, [r7, #28]
 80037e2:	6839      	ldr	r1, [r7, #0]
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 f8b1 	bl	800394c <SPI_EndRxTxTransaction>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d002      	beq.n	80037f6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2220      	movs	r2, #32
 80037f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d10a      	bne.n	8003814 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	617b      	str	r3, [r7, #20]
 8003812:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e000      	b.n	8003832 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003830:	2300      	movs	r3, #0
  }
}
 8003832:	4618      	mov	r0, r3
 8003834:	3720      	adds	r7, #32
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
	...

0800383c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	603b      	str	r3, [r7, #0]
 8003848:	4613      	mov	r3, r2
 800384a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800384c:	f7fe feec 	bl	8002628 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003854:	1a9b      	subs	r3, r3, r2
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	4413      	add	r3, r2
 800385a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800385c:	f7fe fee4 	bl	8002628 <HAL_GetTick>
 8003860:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003862:	4b39      	ldr	r3, [pc, #228]	@ (8003948 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	015b      	lsls	r3, r3, #5
 8003868:	0d1b      	lsrs	r3, r3, #20
 800386a:	69fa      	ldr	r2, [r7, #28]
 800386c:	fb02 f303 	mul.w	r3, r2, r3
 8003870:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003872:	e055      	b.n	8003920 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387a:	d051      	beq.n	8003920 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800387c:	f7fe fed4 	bl	8002628 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	69fa      	ldr	r2, [r7, #28]
 8003888:	429a      	cmp	r2, r3
 800388a:	d902      	bls.n	8003892 <SPI_WaitFlagStateUntilTimeout+0x56>
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d13d      	bne.n	800390e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038aa:	d111      	bne.n	80038d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038b4:	d004      	beq.n	80038c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038be:	d107      	bne.n	80038d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038d8:	d10f      	bne.n	80038fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e018      	b.n	8003940 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d102      	bne.n	800391a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003914:	2300      	movs	r3, #0
 8003916:	61fb      	str	r3, [r7, #28]
 8003918:	e002      	b.n	8003920 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	3b01      	subs	r3, #1
 800391e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	4013      	ands	r3, r2
 800392a:	68ba      	ldr	r2, [r7, #8]
 800392c:	429a      	cmp	r2, r3
 800392e:	bf0c      	ite	eq
 8003930:	2301      	moveq	r3, #1
 8003932:	2300      	movne	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	461a      	mov	r2, r3
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	429a      	cmp	r2, r3
 800393c:	d19a      	bne.n	8003874 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3720      	adds	r7, #32
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	2000006c 	.word	0x2000006c

0800394c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af02      	add	r7, sp, #8
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	2201      	movs	r2, #1
 8003960:	2102      	movs	r1, #2
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f7ff ff6a 	bl	800383c <SPI_WaitFlagStateUntilTimeout>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d007      	beq.n	800397e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003972:	f043 0220 	orr.w	r2, r3, #32
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e032      	b.n	80039e4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800397e:	4b1b      	ldr	r3, [pc, #108]	@ (80039ec <SPI_EndRxTxTransaction+0xa0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a1b      	ldr	r2, [pc, #108]	@ (80039f0 <SPI_EndRxTxTransaction+0xa4>)
 8003984:	fba2 2303 	umull	r2, r3, r2, r3
 8003988:	0d5b      	lsrs	r3, r3, #21
 800398a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800398e:	fb02 f303 	mul.w	r3, r2, r3
 8003992:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800399c:	d112      	bne.n	80039c4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2200      	movs	r2, #0
 80039a6:	2180      	movs	r1, #128	@ 0x80
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f7ff ff47 	bl	800383c <SPI_WaitFlagStateUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d016      	beq.n	80039e2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b8:	f043 0220 	orr.w	r2, r3, #32
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e00f      	b.n	80039e4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00a      	beq.n	80039e0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	3b01      	subs	r3, #1
 80039ce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039da:	2b80      	cmp	r3, #128	@ 0x80
 80039dc:	d0f2      	beq.n	80039c4 <SPI_EndRxTxTransaction+0x78>
 80039de:	e000      	b.n	80039e2 <SPI_EndRxTxTransaction+0x96>
        break;
 80039e0:	bf00      	nop
  }

  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	2000006c 	.word	0x2000006c
 80039f0:	165e9f81 	.word	0x165e9f81

080039f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e042      	b.n	8003a8c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7fe fc2c 	bl	8002278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2224      	movs	r2, #36	@ 0x24
 8003a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f82b 	bl	8003a94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	695a      	ldr	r2, [r3, #20]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68da      	ldr	r2, [r3, #12]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a98:	b0c0      	sub	sp, #256	@ 0x100
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab0:	68d9      	ldr	r1, [r3, #12]
 8003ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	ea40 0301 	orr.w	r3, r0, r1
 8003abc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac2:	689a      	ldr	r2, [r3, #8]
 8003ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	431a      	orrs	r2, r3
 8003acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003aec:	f021 010c 	bic.w	r1, r1, #12
 8003af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003afa:	430b      	orrs	r3, r1
 8003afc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0e:	6999      	ldr	r1, [r3, #24]
 8003b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	ea40 0301 	orr.w	r3, r0, r1
 8003b1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	4b8f      	ldr	r3, [pc, #572]	@ (8003d60 <UART_SetConfig+0x2cc>)
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d005      	beq.n	8003b34 <UART_SetConfig+0xa0>
 8003b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	4b8d      	ldr	r3, [pc, #564]	@ (8003d64 <UART_SetConfig+0x2d0>)
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d104      	bne.n	8003b3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b34:	f7ff fca0 	bl	8003478 <HAL_RCC_GetPCLK2Freq>
 8003b38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b3c:	e003      	b.n	8003b46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b3e:	f7ff fc87 	bl	8003450 <HAL_RCC_GetPCLK1Freq>
 8003b42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b4a:	69db      	ldr	r3, [r3, #28]
 8003b4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b50:	f040 810c 	bne.w	8003d6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b66:	4622      	mov	r2, r4
 8003b68:	462b      	mov	r3, r5
 8003b6a:	1891      	adds	r1, r2, r2
 8003b6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b6e:	415b      	adcs	r3, r3
 8003b70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b76:	4621      	mov	r1, r4
 8003b78:	eb12 0801 	adds.w	r8, r2, r1
 8003b7c:	4629      	mov	r1, r5
 8003b7e:	eb43 0901 	adc.w	r9, r3, r1
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b96:	4690      	mov	r8, r2
 8003b98:	4699      	mov	r9, r3
 8003b9a:	4623      	mov	r3, r4
 8003b9c:	eb18 0303 	adds.w	r3, r8, r3
 8003ba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ba4:	462b      	mov	r3, r5
 8003ba6:	eb49 0303 	adc.w	r3, r9, r3
 8003baa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003bba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003bbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	18db      	adds	r3, r3, r3
 8003bc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bc8:	4613      	mov	r3, r2
 8003bca:	eb42 0303 	adc.w	r3, r2, r3
 8003bce:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003bd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003bd8:	f7fc fb4a 	bl	8000270 <__aeabi_uldivmod>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4b61      	ldr	r3, [pc, #388]	@ (8003d68 <UART_SetConfig+0x2d4>)
 8003be2:	fba3 2302 	umull	r2, r3, r3, r2
 8003be6:	095b      	lsrs	r3, r3, #5
 8003be8:	011c      	lsls	r4, r3, #4
 8003bea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bf4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003bf8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003bfc:	4642      	mov	r2, r8
 8003bfe:	464b      	mov	r3, r9
 8003c00:	1891      	adds	r1, r2, r2
 8003c02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c04:	415b      	adcs	r3, r3
 8003c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c0c:	4641      	mov	r1, r8
 8003c0e:	eb12 0a01 	adds.w	sl, r2, r1
 8003c12:	4649      	mov	r1, r9
 8003c14:	eb43 0b01 	adc.w	fp, r3, r1
 8003c18:	f04f 0200 	mov.w	r2, #0
 8003c1c:	f04f 0300 	mov.w	r3, #0
 8003c20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c2c:	4692      	mov	sl, r2
 8003c2e:	469b      	mov	fp, r3
 8003c30:	4643      	mov	r3, r8
 8003c32:	eb1a 0303 	adds.w	r3, sl, r3
 8003c36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c3a:	464b      	mov	r3, r9
 8003c3c:	eb4b 0303 	adc.w	r3, fp, r3
 8003c40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	18db      	adds	r3, r3, r3
 8003c5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c5e:	4613      	mov	r3, r2
 8003c60:	eb42 0303 	adc.w	r3, r2, r3
 8003c64:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c6e:	f7fc faff 	bl	8000270 <__aeabi_uldivmod>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4611      	mov	r1, r2
 8003c78:	4b3b      	ldr	r3, [pc, #236]	@ (8003d68 <UART_SetConfig+0x2d4>)
 8003c7a:	fba3 2301 	umull	r2, r3, r3, r1
 8003c7e:	095b      	lsrs	r3, r3, #5
 8003c80:	2264      	movs	r2, #100	@ 0x64
 8003c82:	fb02 f303 	mul.w	r3, r2, r3
 8003c86:	1acb      	subs	r3, r1, r3
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c8e:	4b36      	ldr	r3, [pc, #216]	@ (8003d68 <UART_SetConfig+0x2d4>)
 8003c90:	fba3 2302 	umull	r2, r3, r3, r2
 8003c94:	095b      	lsrs	r3, r3, #5
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c9c:	441c      	add	r4, r3
 8003c9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ca8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003cac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003cb0:	4642      	mov	r2, r8
 8003cb2:	464b      	mov	r3, r9
 8003cb4:	1891      	adds	r1, r2, r2
 8003cb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003cb8:	415b      	adcs	r3, r3
 8003cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003cc0:	4641      	mov	r1, r8
 8003cc2:	1851      	adds	r1, r2, r1
 8003cc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8003cc6:	4649      	mov	r1, r9
 8003cc8:	414b      	adcs	r3, r1
 8003cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ccc:	f04f 0200 	mov.w	r2, #0
 8003cd0:	f04f 0300 	mov.w	r3, #0
 8003cd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003cd8:	4659      	mov	r1, fp
 8003cda:	00cb      	lsls	r3, r1, #3
 8003cdc:	4651      	mov	r1, sl
 8003cde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ce2:	4651      	mov	r1, sl
 8003ce4:	00ca      	lsls	r2, r1, #3
 8003ce6:	4610      	mov	r0, r2
 8003ce8:	4619      	mov	r1, r3
 8003cea:	4603      	mov	r3, r0
 8003cec:	4642      	mov	r2, r8
 8003cee:	189b      	adds	r3, r3, r2
 8003cf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cf4:	464b      	mov	r3, r9
 8003cf6:	460a      	mov	r2, r1
 8003cf8:	eb42 0303 	adc.w	r3, r2, r3
 8003cfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003d10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d14:	460b      	mov	r3, r1
 8003d16:	18db      	adds	r3, r3, r3
 8003d18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	eb42 0303 	adc.w	r3, r2, r3
 8003d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003d2a:	f7fc faa1 	bl	8000270 <__aeabi_uldivmod>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	4b0d      	ldr	r3, [pc, #52]	@ (8003d68 <UART_SetConfig+0x2d4>)
 8003d34:	fba3 1302 	umull	r1, r3, r3, r2
 8003d38:	095b      	lsrs	r3, r3, #5
 8003d3a:	2164      	movs	r1, #100	@ 0x64
 8003d3c:	fb01 f303 	mul.w	r3, r1, r3
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	00db      	lsls	r3, r3, #3
 8003d44:	3332      	adds	r3, #50	@ 0x32
 8003d46:	4a08      	ldr	r2, [pc, #32]	@ (8003d68 <UART_SetConfig+0x2d4>)
 8003d48:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4c:	095b      	lsrs	r3, r3, #5
 8003d4e:	f003 0207 	and.w	r2, r3, #7
 8003d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4422      	add	r2, r4
 8003d5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d5c:	e106      	b.n	8003f6c <UART_SetConfig+0x4d8>
 8003d5e:	bf00      	nop
 8003d60:	40011000 	.word	0x40011000
 8003d64:	40011400 	.word	0x40011400
 8003d68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d70:	2200      	movs	r2, #0
 8003d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d7e:	4642      	mov	r2, r8
 8003d80:	464b      	mov	r3, r9
 8003d82:	1891      	adds	r1, r2, r2
 8003d84:	6239      	str	r1, [r7, #32]
 8003d86:	415b      	adcs	r3, r3
 8003d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d8e:	4641      	mov	r1, r8
 8003d90:	1854      	adds	r4, r2, r1
 8003d92:	4649      	mov	r1, r9
 8003d94:	eb43 0501 	adc.w	r5, r3, r1
 8003d98:	f04f 0200 	mov.w	r2, #0
 8003d9c:	f04f 0300 	mov.w	r3, #0
 8003da0:	00eb      	lsls	r3, r5, #3
 8003da2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003da6:	00e2      	lsls	r2, r4, #3
 8003da8:	4614      	mov	r4, r2
 8003daa:	461d      	mov	r5, r3
 8003dac:	4643      	mov	r3, r8
 8003dae:	18e3      	adds	r3, r4, r3
 8003db0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003db4:	464b      	mov	r3, r9
 8003db6:	eb45 0303 	adc.w	r3, r5, r3
 8003dba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003dca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003dda:	4629      	mov	r1, r5
 8003ddc:	008b      	lsls	r3, r1, #2
 8003dde:	4621      	mov	r1, r4
 8003de0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003de4:	4621      	mov	r1, r4
 8003de6:	008a      	lsls	r2, r1, #2
 8003de8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003dec:	f7fc fa40 	bl	8000270 <__aeabi_uldivmod>
 8003df0:	4602      	mov	r2, r0
 8003df2:	460b      	mov	r3, r1
 8003df4:	4b60      	ldr	r3, [pc, #384]	@ (8003f78 <UART_SetConfig+0x4e4>)
 8003df6:	fba3 2302 	umull	r2, r3, r3, r2
 8003dfa:	095b      	lsrs	r3, r3, #5
 8003dfc:	011c      	lsls	r4, r3, #4
 8003dfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e02:	2200      	movs	r2, #0
 8003e04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003e10:	4642      	mov	r2, r8
 8003e12:	464b      	mov	r3, r9
 8003e14:	1891      	adds	r1, r2, r2
 8003e16:	61b9      	str	r1, [r7, #24]
 8003e18:	415b      	adcs	r3, r3
 8003e1a:	61fb      	str	r3, [r7, #28]
 8003e1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e20:	4641      	mov	r1, r8
 8003e22:	1851      	adds	r1, r2, r1
 8003e24:	6139      	str	r1, [r7, #16]
 8003e26:	4649      	mov	r1, r9
 8003e28:	414b      	adcs	r3, r1
 8003e2a:	617b      	str	r3, [r7, #20]
 8003e2c:	f04f 0200 	mov.w	r2, #0
 8003e30:	f04f 0300 	mov.w	r3, #0
 8003e34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e38:	4659      	mov	r1, fp
 8003e3a:	00cb      	lsls	r3, r1, #3
 8003e3c:	4651      	mov	r1, sl
 8003e3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e42:	4651      	mov	r1, sl
 8003e44:	00ca      	lsls	r2, r1, #3
 8003e46:	4610      	mov	r0, r2
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	4642      	mov	r2, r8
 8003e4e:	189b      	adds	r3, r3, r2
 8003e50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e54:	464b      	mov	r3, r9
 8003e56:	460a      	mov	r2, r1
 8003e58:	eb42 0303 	adc.w	r3, r2, r3
 8003e5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e6c:	f04f 0200 	mov.w	r2, #0
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e78:	4649      	mov	r1, r9
 8003e7a:	008b      	lsls	r3, r1, #2
 8003e7c:	4641      	mov	r1, r8
 8003e7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e82:	4641      	mov	r1, r8
 8003e84:	008a      	lsls	r2, r1, #2
 8003e86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e8a:	f7fc f9f1 	bl	8000270 <__aeabi_uldivmod>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	4611      	mov	r1, r2
 8003e94:	4b38      	ldr	r3, [pc, #224]	@ (8003f78 <UART_SetConfig+0x4e4>)
 8003e96:	fba3 2301 	umull	r2, r3, r3, r1
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	2264      	movs	r2, #100	@ 0x64
 8003e9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ea2:	1acb      	subs	r3, r1, r3
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	3332      	adds	r3, #50	@ 0x32
 8003ea8:	4a33      	ldr	r2, [pc, #204]	@ (8003f78 <UART_SetConfig+0x4e4>)
 8003eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8003eae:	095b      	lsrs	r3, r3, #5
 8003eb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eb4:	441c      	add	r4, r3
 8003eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003eba:	2200      	movs	r2, #0
 8003ebc:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ebe:	677a      	str	r2, [r7, #116]	@ 0x74
 8003ec0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003ec4:	4642      	mov	r2, r8
 8003ec6:	464b      	mov	r3, r9
 8003ec8:	1891      	adds	r1, r2, r2
 8003eca:	60b9      	str	r1, [r7, #8]
 8003ecc:	415b      	adcs	r3, r3
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ed4:	4641      	mov	r1, r8
 8003ed6:	1851      	adds	r1, r2, r1
 8003ed8:	6039      	str	r1, [r7, #0]
 8003eda:	4649      	mov	r1, r9
 8003edc:	414b      	adcs	r3, r1
 8003ede:	607b      	str	r3, [r7, #4]
 8003ee0:	f04f 0200 	mov.w	r2, #0
 8003ee4:	f04f 0300 	mov.w	r3, #0
 8003ee8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003eec:	4659      	mov	r1, fp
 8003eee:	00cb      	lsls	r3, r1, #3
 8003ef0:	4651      	mov	r1, sl
 8003ef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ef6:	4651      	mov	r1, sl
 8003ef8:	00ca      	lsls	r2, r1, #3
 8003efa:	4610      	mov	r0, r2
 8003efc:	4619      	mov	r1, r3
 8003efe:	4603      	mov	r3, r0
 8003f00:	4642      	mov	r2, r8
 8003f02:	189b      	adds	r3, r3, r2
 8003f04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f06:	464b      	mov	r3, r9
 8003f08:	460a      	mov	r2, r1
 8003f0a:	eb42 0303 	adc.w	r3, r2, r3
 8003f0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f1c:	f04f 0200 	mov.w	r2, #0
 8003f20:	f04f 0300 	mov.w	r3, #0
 8003f24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003f28:	4649      	mov	r1, r9
 8003f2a:	008b      	lsls	r3, r1, #2
 8003f2c:	4641      	mov	r1, r8
 8003f2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f32:	4641      	mov	r1, r8
 8003f34:	008a      	lsls	r2, r1, #2
 8003f36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f3a:	f7fc f999 	bl	8000270 <__aeabi_uldivmod>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4b0d      	ldr	r3, [pc, #52]	@ (8003f78 <UART_SetConfig+0x4e4>)
 8003f44:	fba3 1302 	umull	r1, r3, r3, r2
 8003f48:	095b      	lsrs	r3, r3, #5
 8003f4a:	2164      	movs	r1, #100	@ 0x64
 8003f4c:	fb01 f303 	mul.w	r3, r1, r3
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	3332      	adds	r3, #50	@ 0x32
 8003f56:	4a08      	ldr	r2, [pc, #32]	@ (8003f78 <UART_SetConfig+0x4e4>)
 8003f58:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5c:	095b      	lsrs	r3, r3, #5
 8003f5e:	f003 020f 	and.w	r2, r3, #15
 8003f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4422      	add	r2, r4
 8003f6a:	609a      	str	r2, [r3, #8]
}
 8003f6c:	bf00      	nop
 8003f6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f72:	46bd      	mov	sp, r7
 8003f74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f78:	51eb851f 	.word	0x51eb851f

08003f7c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	4603      	mov	r3, r0
 8003f84:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003f8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f8e:	2b84      	cmp	r3, #132	@ 0x84
 8003f90:	d005      	beq.n	8003f9e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003f92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	4413      	add	r3, r2
 8003f9a:	3303      	adds	r3, #3
 8003f9c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fb2:	f3ef 8305 	mrs	r3, IPSR
 8003fb6:	607b      	str	r3, [r7, #4]
  return(result);
 8003fb8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	bf14      	ite	ne
 8003fbe:	2301      	movne	r3, #1
 8003fc0:	2300      	moveq	r3, #0
 8003fc2:	b2db      	uxtb	r3, r3
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003fd4:	f001 f95c 	bl	8005290 <vTaskStartScheduler>
  
  return osOK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003fde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fe0:	b089      	sub	sp, #36	@ 0x24
 8003fe2:	af04      	add	r7, sp, #16
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d020      	beq.n	8004032 <osThreadCreate+0x54>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d01c      	beq.n	8004032 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685c      	ldr	r4, [r3, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691e      	ldr	r6, [r3, #16]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff ffb6 	bl	8003f7c <makeFreeRtosPriority>
 8004010:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800401a:	9202      	str	r2, [sp, #8]
 800401c:	9301      	str	r3, [sp, #4]
 800401e:	9100      	str	r1, [sp, #0]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	4632      	mov	r2, r6
 8004024:	4629      	mov	r1, r5
 8004026:	4620      	mov	r0, r4
 8004028:	f000 ff64 	bl	8004ef4 <xTaskCreateStatic>
 800402c:	4603      	mov	r3, r0
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	e01c      	b.n	800406c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685c      	ldr	r4, [r3, #4]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800403e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff ff98 	bl	8003f7c <makeFreeRtosPriority>
 800404c:	4602      	mov	r2, r0
 800404e:	f107 030c 	add.w	r3, r7, #12
 8004052:	9301      	str	r3, [sp, #4]
 8004054:	9200      	str	r2, [sp, #0]
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	4632      	mov	r2, r6
 800405a:	4629      	mov	r1, r5
 800405c:	4620      	mov	r0, r4
 800405e:	f000 ffa9 	bl	8004fb4 <xTaskCreate>
 8004062:	4603      	mov	r3, r0
 8004064:	2b01      	cmp	r3, #1
 8004066:	d001      	beq.n	800406c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004068:	2300      	movs	r3, #0
 800406a:	e000      	b.n	800406e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800406c:	68fb      	ldr	r3, [r7, #12]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3714      	adds	r7, #20
 8004072:	46bd      	mov	sp, r7
 8004074:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004076 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b084      	sub	sp, #16
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <osDelay+0x16>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	e000      	b.n	800408e <osDelay+0x18>
 800408c:	2301      	movs	r3, #1
 800408e:	4618      	mov	r0, r3
 8004090:	f001 f8c8 	bl	8005224 <vTaskDelay>
  
  return osOK;
 8004094:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b082      	sub	sp, #8
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d007      	beq.n	80040be <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	4619      	mov	r1, r3
 80040b4:	2001      	movs	r0, #1
 80040b6:	f000 fab6 	bl	8004626 <xQueueCreateMutexStatic>
 80040ba:	4603      	mov	r3, r0
 80040bc:	e003      	b.n	80040c6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80040be:	2001      	movs	r0, #1
 80040c0:	f000 fa99 	bl	80045f6 <xQueueCreateMutex>
 80040c4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
	...

080040d0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80040da:	2300      	movs	r3, #0
 80040dc:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <osMutexWait+0x18>
    return osErrorParameter;
 80040e4:	2380      	movs	r3, #128	@ 0x80
 80040e6:	e03a      	b.n	800415e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80040e8:	2300      	movs	r3, #0
 80040ea:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f2:	d103      	bne.n	80040fc <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80040f4:	f04f 33ff 	mov.w	r3, #4294967295
 80040f8:	60fb      	str	r3, [r7, #12]
 80040fa:	e009      	b.n	8004110 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d006      	beq.n	8004110 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <osMutexWait+0x40>
      ticks = 1;
 800410c:	2301      	movs	r3, #1
 800410e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004110:	f7ff ff4c 	bl	8003fac <inHandlerMode>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d017      	beq.n	800414a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800411a:	f107 0308 	add.w	r3, r7, #8
 800411e:	461a      	mov	r2, r3
 8004120:	2100      	movs	r1, #0
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 fd3c 	bl	8004ba0 <xQueueReceiveFromISR>
 8004128:	4603      	mov	r3, r0
 800412a:	2b01      	cmp	r3, #1
 800412c:	d001      	beq.n	8004132 <osMutexWait+0x62>
      return osErrorOS;
 800412e:	23ff      	movs	r3, #255	@ 0xff
 8004130:	e015      	b.n	800415e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d011      	beq.n	800415c <osMutexWait+0x8c>
 8004138:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <osMutexWait+0x98>)
 800413a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	e008      	b.n	800415c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800414a:	68f9      	ldr	r1, [r7, #12]
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f000 fc17 	bl	8004980 <xQueueSemaphoreTake>
 8004152:	4603      	mov	r3, r0
 8004154:	2b01      	cmp	r3, #1
 8004156:	d001      	beq.n	800415c <osMutexWait+0x8c>
    return osErrorOS;
 8004158:	23ff      	movs	r3, #255	@ 0xff
 800415a:	e000      	b.n	800415e <osMutexWait+0x8e>
  }
  
  return osOK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	e000ed04 	.word	0xe000ed04

0800416c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004174:	2300      	movs	r3, #0
 8004176:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8004178:	2300      	movs	r3, #0
 800417a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800417c:	f7ff ff16 	bl	8003fac <inHandlerMode>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d016      	beq.n	80041b4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8004186:	f107 0308 	add.w	r3, r7, #8
 800418a:	4619      	mov	r1, r3
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 fb67 	bl	8004860 <xQueueGiveFromISR>
 8004192:	4603      	mov	r3, r0
 8004194:	2b01      	cmp	r3, #1
 8004196:	d001      	beq.n	800419c <osMutexRelease+0x30>
      return osErrorOS;
 8004198:	23ff      	movs	r3, #255	@ 0xff
 800419a:	e017      	b.n	80041cc <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d013      	beq.n	80041ca <osMutexRelease+0x5e>
 80041a2:	4b0c      	ldr	r3, [pc, #48]	@ (80041d4 <osMutexRelease+0x68>)
 80041a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	e00a      	b.n	80041ca <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80041b4:	2300      	movs	r3, #0
 80041b6:	2200      	movs	r2, #0
 80041b8:	2100      	movs	r1, #0
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 fa4e 	bl	800465c <xQueueGenericSend>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d001      	beq.n	80041ca <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80041c6:	23ff      	movs	r3, #255	@ 0xff
 80041c8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80041ca:	68fb      	ldr	r3, [r7, #12]
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	e000ed04 	.word	0xe000ed04

080041d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f103 0208 	add.w	r2, r3, #8
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f04f 32ff 	mov.w	r2, #4294967295
 80041f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f103 0208 	add.w	r2, r3, #8
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f103 0208 	add.w	r2, r3, #8
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004226:	bf00      	nop
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004232:	b480      	push	{r7}
 8004234:	b085      	sub	sp, #20
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
 800423a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	601a      	str	r2, [r3, #0]
}
 800426e:	bf00      	nop
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800427a:	b480      	push	{r7}
 800427c:	b085      	sub	sp, #20
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
 8004282:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004290:	d103      	bne.n	800429a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	e00c      	b.n	80042b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	3308      	adds	r3, #8
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	e002      	b.n	80042a8 <vListInsert+0x2e>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	60fb      	str	r3, [r7, #12]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d2f6      	bcs.n	80042a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	683a      	ldr	r2, [r7, #0]
 80042ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	601a      	str	r2, [r3, #0]
}
 80042e0:	bf00      	nop
 80042e2:	3714      	adds	r7, #20
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80042ec:	b480      	push	{r7}
 80042ee:	b085      	sub	sp, #20
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6892      	ldr	r2, [r2, #8]
 8004302:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6852      	ldr	r2, [r2, #4]
 800430c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	429a      	cmp	r2, r3
 8004316:	d103      	bne.n	8004320 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	1e5a      	subs	r2, r3, #1
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10b      	bne.n	800436c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004358:	f383 8811 	msr	BASEPRI, r3
 800435c:	f3bf 8f6f 	isb	sy
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004366:	bf00      	nop
 8004368:	bf00      	nop
 800436a:	e7fd      	b.n	8004368 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800436c:	f001 fef4 	bl	8006158 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004378:	68f9      	ldr	r1, [r7, #12]
 800437a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800437c:	fb01 f303 	mul.w	r3, r1, r3
 8004380:	441a      	add	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800439c:	3b01      	subs	r3, #1
 800439e:	68f9      	ldr	r1, [r7, #12]
 80043a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80043a2:	fb01 f303 	mul.w	r3, r1, r3
 80043a6:	441a      	add	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	22ff      	movs	r2, #255	@ 0xff
 80043b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	22ff      	movs	r2, #255	@ 0xff
 80043b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d114      	bne.n	80043ec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d01a      	beq.n	8004400 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	3310      	adds	r3, #16
 80043ce:	4618      	mov	r0, r3
 80043d0:	f001 f9a8 	bl	8005724 <xTaskRemoveFromEventList>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d012      	beq.n	8004400 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80043da:	4b0d      	ldr	r3, [pc, #52]	@ (8004410 <xQueueGenericReset+0xd0>)
 80043dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043e0:	601a      	str	r2, [r3, #0]
 80043e2:	f3bf 8f4f 	dsb	sy
 80043e6:	f3bf 8f6f 	isb	sy
 80043ea:	e009      	b.n	8004400 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	3310      	adds	r3, #16
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff fef1 	bl	80041d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	3324      	adds	r3, #36	@ 0x24
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7ff feec 	bl	80041d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004400:	f001 fedc 	bl	80061bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004404:	2301      	movs	r3, #1
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	e000ed04 	.word	0xe000ed04

08004414 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004414:	b580      	push	{r7, lr}
 8004416:	b08e      	sub	sp, #56	@ 0x38
 8004418:	af02      	add	r7, sp, #8
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
 8004420:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10b      	bne.n	8004440 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800442c:	f383 8811 	msr	BASEPRI, r3
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	f3bf 8f4f 	dsb	sy
 8004438:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800443a:	bf00      	nop
 800443c:	bf00      	nop
 800443e:	e7fd      	b.n	800443c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10b      	bne.n	800445e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800444a:	f383 8811 	msr	BASEPRI, r3
 800444e:	f3bf 8f6f 	isb	sy
 8004452:	f3bf 8f4f 	dsb	sy
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004458:	bf00      	nop
 800445a:	bf00      	nop
 800445c:	e7fd      	b.n	800445a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <xQueueGenericCreateStatic+0x56>
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <xQueueGenericCreateStatic+0x5a>
 800446a:	2301      	movs	r3, #1
 800446c:	e000      	b.n	8004470 <xQueueGenericCreateStatic+0x5c>
 800446e:	2300      	movs	r3, #0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10b      	bne.n	800448c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004478:	f383 8811 	msr	BASEPRI, r3
 800447c:	f3bf 8f6f 	isb	sy
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	623b      	str	r3, [r7, #32]
}
 8004486:	bf00      	nop
 8004488:	bf00      	nop
 800448a:	e7fd      	b.n	8004488 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d102      	bne.n	8004498 <xQueueGenericCreateStatic+0x84>
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <xQueueGenericCreateStatic+0x88>
 8004498:	2301      	movs	r3, #1
 800449a:	e000      	b.n	800449e <xQueueGenericCreateStatic+0x8a>
 800449c:	2300      	movs	r3, #0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d10b      	bne.n	80044ba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	61fb      	str	r3, [r7, #28]
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop
 80044b8:	e7fd      	b.n	80044b6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80044ba:	2348      	movs	r3, #72	@ 0x48
 80044bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	2b48      	cmp	r3, #72	@ 0x48
 80044c2:	d00b      	beq.n	80044dc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80044c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c8:	f383 8811 	msr	BASEPRI, r3
 80044cc:	f3bf 8f6f 	isb	sy
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	61bb      	str	r3, [r7, #24]
}
 80044d6:	bf00      	nop
 80044d8:	bf00      	nop
 80044da:	e7fd      	b.n	80044d8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80044dc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80044e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00d      	beq.n	8004504 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80044e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80044f0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80044f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	4613      	mov	r3, r2
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	68b9      	ldr	r1, [r7, #8]
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 f840 	bl	8004584 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004506:	4618      	mov	r0, r3
 8004508:	3730      	adds	r7, #48	@ 0x30
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800450e:	b580      	push	{r7, lr}
 8004510:	b08a      	sub	sp, #40	@ 0x28
 8004512:	af02      	add	r7, sp, #8
 8004514:	60f8      	str	r0, [r7, #12]
 8004516:	60b9      	str	r1, [r7, #8]
 8004518:	4613      	mov	r3, r2
 800451a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10b      	bne.n	800453a <xQueueGenericCreate+0x2c>
	__asm volatile
 8004522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004526:	f383 8811 	msr	BASEPRI, r3
 800452a:	f3bf 8f6f 	isb	sy
 800452e:	f3bf 8f4f 	dsb	sy
 8004532:	613b      	str	r3, [r7, #16]
}
 8004534:	bf00      	nop
 8004536:	bf00      	nop
 8004538:	e7fd      	b.n	8004536 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	fb02 f303 	mul.w	r3, r2, r3
 8004542:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	3348      	adds	r3, #72	@ 0x48
 8004548:	4618      	mov	r0, r3
 800454a:	f001 ff27 	bl	800639c <pvPortMalloc>
 800454e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d011      	beq.n	800457a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	3348      	adds	r3, #72	@ 0x48
 800455e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004568:	79fa      	ldrb	r2, [r7, #7]
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	4613      	mov	r3, r2
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	68b9      	ldr	r1, [r7, #8]
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 f805 	bl	8004584 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800457a:	69bb      	ldr	r3, [r7, #24]
	}
 800457c:	4618      	mov	r0, r3
 800457e:	3720      	adds	r7, #32
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d103      	bne.n	80045a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	e002      	b.n	80045a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80045b2:	2101      	movs	r1, #1
 80045b4:	69b8      	ldr	r0, [r7, #24]
 80045b6:	f7ff fec3 	bl	8004340 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80045ba:	bf00      	nop
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b082      	sub	sp, #8
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00e      	beq.n	80045ee <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80045e2:	2300      	movs	r3, #0
 80045e4:	2200      	movs	r2, #0
 80045e6:	2100      	movs	r1, #0
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f837 	bl	800465c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80045ee:	bf00      	nop
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b086      	sub	sp, #24
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	4603      	mov	r3, r0
 80045fe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004600:	2301      	movs	r3, #1
 8004602:	617b      	str	r3, [r7, #20]
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004608:	79fb      	ldrb	r3, [r7, #7]
 800460a:	461a      	mov	r2, r3
 800460c:	6939      	ldr	r1, [r7, #16]
 800460e:	6978      	ldr	r0, [r7, #20]
 8004610:	f7ff ff7d 	bl	800450e <xQueueGenericCreate>
 8004614:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f7ff ffd3 	bl	80045c2 <prvInitialiseMutex>

		return xNewQueue;
 800461c:	68fb      	ldr	r3, [r7, #12]
	}
 800461e:	4618      	mov	r0, r3
 8004620:	3718      	adds	r7, #24
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004626:	b580      	push	{r7, lr}
 8004628:	b088      	sub	sp, #32
 800462a:	af02      	add	r7, sp, #8
 800462c:	4603      	mov	r3, r0
 800462e:	6039      	str	r1, [r7, #0]
 8004630:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004632:	2301      	movs	r3, #1
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	2300      	movs	r3, #0
 8004638:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	2200      	movs	r2, #0
 8004642:	6939      	ldr	r1, [r7, #16]
 8004644:	6978      	ldr	r0, [r7, #20]
 8004646:	f7ff fee5 	bl	8004414 <xQueueGenericCreateStatic>
 800464a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f7ff ffb8 	bl	80045c2 <prvInitialiseMutex>

		return xNewQueue;
 8004652:	68fb      	ldr	r3, [r7, #12]
	}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b08e      	sub	sp, #56	@ 0x38
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
 8004668:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800466a:	2300      	movs	r3, #0
 800466c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004674:	2b00      	cmp	r3, #0
 8004676:	d10b      	bne.n	8004690 <xQueueGenericSend+0x34>
	__asm volatile
 8004678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800467c:	f383 8811 	msr	BASEPRI, r3
 8004680:	f3bf 8f6f 	isb	sy
 8004684:	f3bf 8f4f 	dsb	sy
 8004688:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800468a:	bf00      	nop
 800468c:	bf00      	nop
 800468e:	e7fd      	b.n	800468c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d103      	bne.n	800469e <xQueueGenericSend+0x42>
 8004696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <xQueueGenericSend+0x46>
 800469e:	2301      	movs	r3, #1
 80046a0:	e000      	b.n	80046a4 <xQueueGenericSend+0x48>
 80046a2:	2300      	movs	r3, #0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10b      	bne.n	80046c0 <xQueueGenericSend+0x64>
	__asm volatile
 80046a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80046ba:	bf00      	nop
 80046bc:	bf00      	nop
 80046be:	e7fd      	b.n	80046bc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d103      	bne.n	80046ce <xQueueGenericSend+0x72>
 80046c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d101      	bne.n	80046d2 <xQueueGenericSend+0x76>
 80046ce:	2301      	movs	r3, #1
 80046d0:	e000      	b.n	80046d4 <xQueueGenericSend+0x78>
 80046d2:	2300      	movs	r3, #0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10b      	bne.n	80046f0 <xQueueGenericSend+0x94>
	__asm volatile
 80046d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046dc:	f383 8811 	msr	BASEPRI, r3
 80046e0:	f3bf 8f6f 	isb	sy
 80046e4:	f3bf 8f4f 	dsb	sy
 80046e8:	623b      	str	r3, [r7, #32]
}
 80046ea:	bf00      	nop
 80046ec:	bf00      	nop
 80046ee:	e7fd      	b.n	80046ec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046f0:	f001 f9d8 	bl	8005aa4 <xTaskGetSchedulerState>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d102      	bne.n	8004700 <xQueueGenericSend+0xa4>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <xQueueGenericSend+0xa8>
 8004700:	2301      	movs	r3, #1
 8004702:	e000      	b.n	8004706 <xQueueGenericSend+0xaa>
 8004704:	2300      	movs	r3, #0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10b      	bne.n	8004722 <xQueueGenericSend+0xc6>
	__asm volatile
 800470a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800470e:	f383 8811 	msr	BASEPRI, r3
 8004712:	f3bf 8f6f 	isb	sy
 8004716:	f3bf 8f4f 	dsb	sy
 800471a:	61fb      	str	r3, [r7, #28]
}
 800471c:	bf00      	nop
 800471e:	bf00      	nop
 8004720:	e7fd      	b.n	800471e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004722:	f001 fd19 	bl	8006158 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800472e:	429a      	cmp	r2, r3
 8004730:	d302      	bcc.n	8004738 <xQueueGenericSend+0xdc>
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	2b02      	cmp	r3, #2
 8004736:	d129      	bne.n	800478c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	68b9      	ldr	r1, [r7, #8]
 800473c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800473e:	f000 fac9 	bl	8004cd4 <prvCopyDataToQueue>
 8004742:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004748:	2b00      	cmp	r3, #0
 800474a:	d010      	beq.n	800476e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800474c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474e:	3324      	adds	r3, #36	@ 0x24
 8004750:	4618      	mov	r0, r3
 8004752:	f000 ffe7 	bl	8005724 <xTaskRemoveFromEventList>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d013      	beq.n	8004784 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800475c:	4b3f      	ldr	r3, [pc, #252]	@ (800485c <xQueueGenericSend+0x200>)
 800475e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	f3bf 8f6f 	isb	sy
 800476c:	e00a      	b.n	8004784 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800476e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004770:	2b00      	cmp	r3, #0
 8004772:	d007      	beq.n	8004784 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004774:	4b39      	ldr	r3, [pc, #228]	@ (800485c <xQueueGenericSend+0x200>)
 8004776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	f3bf 8f4f 	dsb	sy
 8004780:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004784:	f001 fd1a 	bl	80061bc <vPortExitCritical>
				return pdPASS;
 8004788:	2301      	movs	r3, #1
 800478a:	e063      	b.n	8004854 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d103      	bne.n	800479a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004792:	f001 fd13 	bl	80061bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004796:	2300      	movs	r3, #0
 8004798:	e05c      	b.n	8004854 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800479a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800479c:	2b00      	cmp	r3, #0
 800479e:	d106      	bne.n	80047ae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80047a0:	f107 0314 	add.w	r3, r7, #20
 80047a4:	4618      	mov	r0, r3
 80047a6:	f001 f821 	bl	80057ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80047aa:	2301      	movs	r3, #1
 80047ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80047ae:	f001 fd05 	bl	80061bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80047b2:	f000 fdcf 	bl	8005354 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80047b6:	f001 fccf 	bl	8006158 <vPortEnterCritical>
 80047ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047c0:	b25b      	sxtb	r3, r3
 80047c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c6:	d103      	bne.n	80047d0 <xQueueGenericSend+0x174>
 80047c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047d6:	b25b      	sxtb	r3, r3
 80047d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047dc:	d103      	bne.n	80047e6 <xQueueGenericSend+0x18a>
 80047de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047e6:	f001 fce9 	bl	80061bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047ea:	1d3a      	adds	r2, r7, #4
 80047ec:	f107 0314 	add.w	r3, r7, #20
 80047f0:	4611      	mov	r1, r2
 80047f2:	4618      	mov	r0, r3
 80047f4:	f001 f810 	bl	8005818 <xTaskCheckForTimeOut>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d124      	bne.n	8004848 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80047fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004800:	f000 fb60 	bl	8004ec4 <prvIsQueueFull>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d018      	beq.n	800483c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800480a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480c:	3310      	adds	r3, #16
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	4611      	mov	r1, r2
 8004812:	4618      	mov	r0, r3
 8004814:	f000 ff60 	bl	80056d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004818:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800481a:	f000 faeb 	bl	8004df4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800481e:	f000 fda7 	bl	8005370 <xTaskResumeAll>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	f47f af7c 	bne.w	8004722 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800482a:	4b0c      	ldr	r3, [pc, #48]	@ (800485c <xQueueGenericSend+0x200>)
 800482c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004830:	601a      	str	r2, [r3, #0]
 8004832:	f3bf 8f4f 	dsb	sy
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	e772      	b.n	8004722 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800483c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800483e:	f000 fad9 	bl	8004df4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004842:	f000 fd95 	bl	8005370 <xTaskResumeAll>
 8004846:	e76c      	b.n	8004722 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004848:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800484a:	f000 fad3 	bl	8004df4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800484e:	f000 fd8f 	bl	8005370 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004852:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004854:	4618      	mov	r0, r3
 8004856:	3738      	adds	r7, #56	@ 0x38
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	e000ed04 	.word	0xe000ed04

08004860 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b08e      	sub	sp, #56	@ 0x38
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800486e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10b      	bne.n	800488c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004878:	f383 8811 	msr	BASEPRI, r3
 800487c:	f3bf 8f6f 	isb	sy
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	623b      	str	r3, [r7, #32]
}
 8004886:	bf00      	nop
 8004888:	bf00      	nop
 800488a:	e7fd      	b.n	8004888 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800488c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00b      	beq.n	80048ac <xQueueGiveFromISR+0x4c>
	__asm volatile
 8004894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004898:	f383 8811 	msr	BASEPRI, r3
 800489c:	f3bf 8f6f 	isb	sy
 80048a0:	f3bf 8f4f 	dsb	sy
 80048a4:	61fb      	str	r3, [r7, #28]
}
 80048a6:	bf00      	nop
 80048a8:	bf00      	nop
 80048aa:	e7fd      	b.n	80048a8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80048ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d103      	bne.n	80048bc <xQueueGiveFromISR+0x5c>
 80048b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <xQueueGiveFromISR+0x60>
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <xQueueGiveFromISR+0x62>
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10b      	bne.n	80048de <xQueueGiveFromISR+0x7e>
	__asm volatile
 80048c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	61bb      	str	r3, [r7, #24]
}
 80048d8:	bf00      	nop
 80048da:	bf00      	nop
 80048dc:	e7fd      	b.n	80048da <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80048de:	f001 fd1b 	bl	8006318 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80048e2:	f3ef 8211 	mrs	r2, BASEPRI
 80048e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ea:	f383 8811 	msr	BASEPRI, r3
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	f3bf 8f4f 	dsb	sy
 80048f6:	617a      	str	r2, [r7, #20]
 80048f8:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80048fa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80048fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004902:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004908:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800490a:	429a      	cmp	r2, r3
 800490c:	d22b      	bcs.n	8004966 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800490e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004910:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004914:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004920:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004928:	d112      	bne.n	8004950 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800492a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	2b00      	cmp	r3, #0
 8004930:	d016      	beq.n	8004960 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004934:	3324      	adds	r3, #36	@ 0x24
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fef4 	bl	8005724 <xTaskRemoveFromEventList>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00e      	beq.n	8004960 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	2201      	movs	r2, #1
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	e007      	b.n	8004960 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004950:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004954:	3301      	adds	r3, #1
 8004956:	b2db      	uxtb	r3, r3
 8004958:	b25a      	sxtb	r2, r3
 800495a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004960:	2301      	movs	r3, #1
 8004962:	637b      	str	r3, [r7, #52]	@ 0x34
 8004964:	e001      	b.n	800496a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004966:	2300      	movs	r3, #0
 8004968:	637b      	str	r3, [r7, #52]	@ 0x34
 800496a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800496c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004974:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004978:	4618      	mov	r0, r3
 800497a:	3738      	adds	r7, #56	@ 0x38
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b08e      	sub	sp, #56	@ 0x38
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800498a:	2300      	movs	r3, #0
 800498c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004992:	2300      	movs	r3, #0
 8004994:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10b      	bne.n	80049b4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800499c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a0:	f383 8811 	msr	BASEPRI, r3
 80049a4:	f3bf 8f6f 	isb	sy
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	623b      	str	r3, [r7, #32]
}
 80049ae:	bf00      	nop
 80049b0:	bf00      	nop
 80049b2:	e7fd      	b.n	80049b0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80049b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00b      	beq.n	80049d4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80049bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049c0:	f383 8811 	msr	BASEPRI, r3
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	f3bf 8f4f 	dsb	sy
 80049cc:	61fb      	str	r3, [r7, #28]
}
 80049ce:	bf00      	nop
 80049d0:	bf00      	nop
 80049d2:	e7fd      	b.n	80049d0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049d4:	f001 f866 	bl	8005aa4 <xTaskGetSchedulerState>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d102      	bne.n	80049e4 <xQueueSemaphoreTake+0x64>
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <xQueueSemaphoreTake+0x68>
 80049e4:	2301      	movs	r3, #1
 80049e6:	e000      	b.n	80049ea <xQueueSemaphoreTake+0x6a>
 80049e8:	2300      	movs	r3, #0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10b      	bne.n	8004a06 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80049ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f2:	f383 8811 	msr	BASEPRI, r3
 80049f6:	f3bf 8f6f 	isb	sy
 80049fa:	f3bf 8f4f 	dsb	sy
 80049fe:	61bb      	str	r3, [r7, #24]
}
 8004a00:	bf00      	nop
 8004a02:	bf00      	nop
 8004a04:	e7fd      	b.n	8004a02 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a06:	f001 fba7 	bl	8006158 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d024      	beq.n	8004a60 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a18:	1e5a      	subs	r2, r3, #1
 8004a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a1c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d104      	bne.n	8004a30 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004a26:	f001 f9e9 	bl	8005dfc <pvTaskIncrementMutexHeldCount>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a2e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00f      	beq.n	8004a58 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a3a:	3310      	adds	r3, #16
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f000 fe71 	bl	8005724 <xTaskRemoveFromEventList>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d007      	beq.n	8004a58 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004a48:	4b54      	ldr	r3, [pc, #336]	@ (8004b9c <xQueueSemaphoreTake+0x21c>)
 8004a4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a4e:	601a      	str	r2, [r3, #0]
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a58:	f001 fbb0 	bl	80061bc <vPortExitCritical>
				return pdPASS;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e098      	b.n	8004b92 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d112      	bne.n	8004a8c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00b      	beq.n	8004a84 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	617b      	str	r3, [r7, #20]
}
 8004a7e:	bf00      	nop
 8004a80:	bf00      	nop
 8004a82:	e7fd      	b.n	8004a80 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004a84:	f001 fb9a 	bl	80061bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	e082      	b.n	8004b92 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d106      	bne.n	8004aa0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a92:	f107 030c 	add.w	r3, r7, #12
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 fea8 	bl	80057ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004aa0:	f001 fb8c 	bl	80061bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004aa4:	f000 fc56 	bl	8005354 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004aa8:	f001 fb56 	bl	8006158 <vPortEnterCritical>
 8004aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ab2:	b25b      	sxtb	r3, r3
 8004ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab8:	d103      	bne.n	8004ac2 <xQueueSemaphoreTake+0x142>
 8004aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ac4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ac8:	b25b      	sxtb	r3, r3
 8004aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ace:	d103      	bne.n	8004ad8 <xQueueSemaphoreTake+0x158>
 8004ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ad8:	f001 fb70 	bl	80061bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004adc:	463a      	mov	r2, r7
 8004ade:	f107 030c 	add.w	r3, r7, #12
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fe97 	bl	8005818 <xTaskCheckForTimeOut>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d132      	bne.n	8004b56 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004af0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004af2:	f000 f9d1 	bl	8004e98 <prvIsQueueEmpty>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d026      	beq.n	8004b4a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d109      	bne.n	8004b18 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004b04:	f001 fb28 	bl	8006158 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 ffe7 	bl	8005ae0 <xTaskPriorityInherit>
 8004b12:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004b14:	f001 fb52 	bl	80061bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b1a:	3324      	adds	r3, #36	@ 0x24
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	4611      	mov	r1, r2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 fdd9 	bl	80056d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004b28:	f000 f964 	bl	8004df4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b2c:	f000 fc20 	bl	8005370 <xTaskResumeAll>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f47f af67 	bne.w	8004a06 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004b38:	4b18      	ldr	r3, [pc, #96]	@ (8004b9c <xQueueSemaphoreTake+0x21c>)
 8004b3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	f3bf 8f4f 	dsb	sy
 8004b44:	f3bf 8f6f 	isb	sy
 8004b48:	e75d      	b.n	8004a06 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004b4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004b4c:	f000 f952 	bl	8004df4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b50:	f000 fc0e 	bl	8005370 <xTaskResumeAll>
 8004b54:	e757      	b.n	8004a06 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004b56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004b58:	f000 f94c 	bl	8004df4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b5c:	f000 fc08 	bl	8005370 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004b62:	f000 f999 	bl	8004e98 <prvIsQueueEmpty>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f43f af4c 	beq.w	8004a06 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00d      	beq.n	8004b90 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004b74:	f001 faf0 	bl	8006158 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004b78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004b7a:	f000 f893 	bl	8004ca4 <prvGetDisinheritPriorityAfterTimeout>
 8004b7e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b86:	4618      	mov	r0, r3
 8004b88:	f001 f8a8 	bl	8005cdc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004b8c:	f001 fb16 	bl	80061bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b90:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3738      	adds	r7, #56	@ 0x38
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	e000ed04 	.word	0xe000ed04

08004ba0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b08e      	sub	sp, #56	@ 0x38
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10b      	bne.n	8004bce <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bba:	f383 8811 	msr	BASEPRI, r3
 8004bbe:	f3bf 8f6f 	isb	sy
 8004bc2:	f3bf 8f4f 	dsb	sy
 8004bc6:	623b      	str	r3, [r7, #32]
}
 8004bc8:	bf00      	nop
 8004bca:	bf00      	nop
 8004bcc:	e7fd      	b.n	8004bca <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d103      	bne.n	8004bdc <xQueueReceiveFromISR+0x3c>
 8004bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <xQueueReceiveFromISR+0x40>
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e000      	b.n	8004be2 <xQueueReceiveFromISR+0x42>
 8004be0:	2300      	movs	r3, #0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10b      	bne.n	8004bfe <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bea:	f383 8811 	msr	BASEPRI, r3
 8004bee:	f3bf 8f6f 	isb	sy
 8004bf2:	f3bf 8f4f 	dsb	sy
 8004bf6:	61fb      	str	r3, [r7, #28]
}
 8004bf8:	bf00      	nop
 8004bfa:	bf00      	nop
 8004bfc:	e7fd      	b.n	8004bfa <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bfe:	f001 fb8b 	bl	8006318 <vPortValidateInterruptPriority>
	__asm volatile
 8004c02:	f3ef 8211 	mrs	r2, BASEPRI
 8004c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	61ba      	str	r2, [r7, #24]
 8004c18:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004c1a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c22:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d02f      	beq.n	8004c8a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c34:	68b9      	ldr	r1, [r7, #8]
 8004c36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c38:	f000 f8b6 	bl	8004da8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3e:	1e5a      	subs	r2, r3, #1
 8004c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c42:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004c44:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c4c:	d112      	bne.n	8004c74 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d016      	beq.n	8004c84 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c58:	3310      	adds	r3, #16
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fd62 	bl	8005724 <xTaskRemoveFromEventList>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00e      	beq.n	8004c84 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00b      	beq.n	8004c84 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	e007      	b.n	8004c84 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004c74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c78:	3301      	adds	r3, #1
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	b25a      	sxtb	r2, r3
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004c84:	2301      	movs	r3, #1
 8004c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c88:	e001      	b.n	8004c8e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c90:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	f383 8811 	msr	BASEPRI, r3
}
 8004c98:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3738      	adds	r7, #56	@ 0x38
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d006      	beq.n	8004cc2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f1c3 0307 	rsb	r3, r3, #7
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	e001      	b.n	8004cc6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
	}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10d      	bne.n	8004d0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d14d      	bne.n	8004d96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 ff64 	bl	8005bcc <xTaskPriorityDisinherit>
 8004d04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	609a      	str	r2, [r3, #8]
 8004d0c:	e043      	b.n	8004d96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d119      	bne.n	8004d48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6858      	ldr	r0, [r3, #4]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	68b9      	ldr	r1, [r7, #8]
 8004d20:	f001 ff39 	bl	8006b96 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2c:	441a      	add	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d32b      	bcc.n	8004d96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	605a      	str	r2, [r3, #4]
 8004d46:	e026      	b.n	8004d96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	68d8      	ldr	r0, [r3, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	461a      	mov	r2, r3
 8004d52:	68b9      	ldr	r1, [r7, #8]
 8004d54:	f001 ff1f 	bl	8006b96 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	68da      	ldr	r2, [r3, #12]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d60:	425b      	negs	r3, r3
 8004d62:	441a      	add	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	68da      	ldr	r2, [r3, #12]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d207      	bcs.n	8004d84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7c:	425b      	negs	r3, r3
 8004d7e:	441a      	add	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d105      	bne.n	8004d96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d002      	beq.n	8004d96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004d9e:	697b      	ldr	r3, [r7, #20]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3718      	adds	r7, #24
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d018      	beq.n	8004dec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc2:	441a      	add	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d303      	bcc.n	8004ddc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	68d9      	ldr	r1, [r3, #12]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de4:	461a      	mov	r2, r3
 8004de6:	6838      	ldr	r0, [r7, #0]
 8004de8:	f001 fed5 	bl	8006b96 <memcpy>
	}
}
 8004dec:	bf00      	nop
 8004dee:	3708      	adds	r7, #8
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004dfc:	f001 f9ac 	bl	8006158 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e08:	e011      	b.n	8004e2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d012      	beq.n	8004e38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	3324      	adds	r3, #36	@ 0x24
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 fc84 	bl	8005724 <xTaskRemoveFromEventList>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e22:	f000 fd5d 	bl	80058e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e26:	7bfb      	ldrb	r3, [r7, #15]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	dce9      	bgt.n	8004e0a <prvUnlockQueue+0x16>
 8004e36:	e000      	b.n	8004e3a <prvUnlockQueue+0x46>
					break;
 8004e38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	22ff      	movs	r2, #255	@ 0xff
 8004e3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004e42:	f001 f9bb 	bl	80061bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e46:	f001 f987 	bl	8006158 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e52:	e011      	b.n	8004e78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d012      	beq.n	8004e82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3310      	adds	r3, #16
 8004e60:	4618      	mov	r0, r3
 8004e62:	f000 fc5f 	bl	8005724 <xTaskRemoveFromEventList>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e6c:	f000 fd38 	bl	80058e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e70:	7bbb      	ldrb	r3, [r7, #14]
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	dce9      	bgt.n	8004e54 <prvUnlockQueue+0x60>
 8004e80:	e000      	b.n	8004e84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004e82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	22ff      	movs	r2, #255	@ 0xff
 8004e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004e8c:	f001 f996 	bl	80061bc <vPortExitCritical>
}
 8004e90:	bf00      	nop
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ea0:	f001 f95a 	bl	8006158 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d102      	bne.n	8004eb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004eac:	2301      	movs	r3, #1
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	e001      	b.n	8004eb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004eb6:	f001 f981 	bl	80061bc <vPortExitCritical>

	return xReturn;
 8004eba:	68fb      	ldr	r3, [r7, #12]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ecc:	f001 f944 	bl	8006158 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d102      	bne.n	8004ee2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004edc:	2301      	movs	r3, #1
 8004ede:	60fb      	str	r3, [r7, #12]
 8004ee0:	e001      	b.n	8004ee6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ee6:	f001 f969 	bl	80061bc <vPortExitCritical>

	return xReturn;
 8004eea:	68fb      	ldr	r3, [r7, #12]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08e      	sub	sp, #56	@ 0x38
 8004ef8:	af04      	add	r7, sp, #16
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
 8004f00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10b      	bne.n	8004f20 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	623b      	str	r3, [r7, #32]
}
 8004f1a:	bf00      	nop
 8004f1c:	bf00      	nop
 8004f1e:	e7fd      	b.n	8004f1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10b      	bne.n	8004f3e <xTaskCreateStatic+0x4a>
	__asm volatile
 8004f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	61fb      	str	r3, [r7, #28]
}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	e7fd      	b.n	8004f3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f3e:	2354      	movs	r3, #84	@ 0x54
 8004f40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2b54      	cmp	r3, #84	@ 0x54
 8004f46:	d00b      	beq.n	8004f60 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	61bb      	str	r3, [r7, #24]
}
 8004f5a:	bf00      	nop
 8004f5c:	bf00      	nop
 8004f5e:	e7fd      	b.n	8004f5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d01e      	beq.n	8004fa6 <xTaskCreateStatic+0xb2>
 8004f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d01b      	beq.n	8004fa6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f80:	2300      	movs	r3, #0
 8004f82:	9303      	str	r3, [sp, #12]
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	9302      	str	r3, [sp, #8]
 8004f88:	f107 0314 	add.w	r3, r7, #20
 8004f8c:	9301      	str	r3, [sp, #4]
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f850 	bl	800503e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004fa0:	f000 f8d6 	bl	8005150 <prvAddNewTaskToReadyList>
 8004fa4:	e001      	b.n	8004faa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004faa:	697b      	ldr	r3, [r7, #20]
	}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3728      	adds	r7, #40	@ 0x28
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b08c      	sub	sp, #48	@ 0x30
 8004fb8:	af04      	add	r7, sp, #16
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004fc4:	88fb      	ldrh	r3, [r7, #6]
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f001 f9e7 	bl	800639c <pvPortMalloc>
 8004fce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00e      	beq.n	8004ff4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004fd6:	2054      	movs	r0, #84	@ 0x54
 8004fd8:	f001 f9e0 	bl	800639c <pvPortMalloc>
 8004fdc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fea:	e005      	b.n	8004ff8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fec:	6978      	ldr	r0, [r7, #20]
 8004fee:	f001 faa3 	bl	8006538 <vPortFree>
 8004ff2:	e001      	b.n	8004ff8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d017      	beq.n	800502e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005006:	88fa      	ldrh	r2, [r7, #6]
 8005008:	2300      	movs	r3, #0
 800500a:	9303      	str	r3, [sp, #12]
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	9302      	str	r3, [sp, #8]
 8005010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005012:	9301      	str	r3, [sp, #4]
 8005014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005016:	9300      	str	r3, [sp, #0]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f80e 	bl	800503e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005022:	69f8      	ldr	r0, [r7, #28]
 8005024:	f000 f894 	bl	8005150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005028:	2301      	movs	r3, #1
 800502a:	61bb      	str	r3, [r7, #24]
 800502c:	e002      	b.n	8005034 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800502e:	f04f 33ff 	mov.w	r3, #4294967295
 8005032:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005034:	69bb      	ldr	r3, [r7, #24]
	}
 8005036:	4618      	mov	r0, r3
 8005038:	3720      	adds	r7, #32
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b088      	sub	sp, #32
 8005042:	af00      	add	r7, sp, #0
 8005044:	60f8      	str	r0, [r7, #12]
 8005046:	60b9      	str	r1, [r7, #8]
 8005048:	607a      	str	r2, [r7, #4]
 800504a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800504c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005056:	3b01      	subs	r3, #1
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4413      	add	r3, r2
 800505c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	f023 0307 	bic.w	r3, r3, #7
 8005064:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00b      	beq.n	8005088 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	617b      	str	r3, [r7, #20]
}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d01f      	beq.n	80050ce <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800508e:	2300      	movs	r3, #0
 8005090:	61fb      	str	r3, [r7, #28]
 8005092:	e012      	b.n	80050ba <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	4413      	add	r3, r2
 800509a:	7819      	ldrb	r1, [r3, #0]
 800509c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	4413      	add	r3, r2
 80050a2:	3334      	adds	r3, #52	@ 0x34
 80050a4:	460a      	mov	r2, r1
 80050a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	4413      	add	r3, r2
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d006      	beq.n	80050c2 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	3301      	adds	r3, #1
 80050b8:	61fb      	str	r3, [r7, #28]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	2b0f      	cmp	r3, #15
 80050be:	d9e9      	bls.n	8005094 <prvInitialiseNewTask+0x56>
 80050c0:	e000      	b.n	80050c4 <prvInitialiseNewTask+0x86>
			{
				break;
 80050c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80050c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050cc:	e003      	b.n	80050d6 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d8:	2b06      	cmp	r3, #6
 80050da:	d901      	bls.n	80050e0 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050dc:	2306      	movs	r3, #6
 80050de:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050e4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050ea:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80050ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ee:	2200      	movs	r2, #0
 80050f0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f4:	3304      	adds	r3, #4
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7ff f88e 	bl	8004218 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fe:	3318      	adds	r3, #24
 8005100:	4618      	mov	r0, r3
 8005102:	f7ff f889 	bl	8004218 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005108:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800510a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800510c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510e:	f1c3 0207 	rsb	r2, r3, #7
 8005112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005114:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800511a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800511c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511e:	2200      	movs	r2, #0
 8005120:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	68f9      	ldr	r1, [r7, #12]
 800512e:	69b8      	ldr	r0, [r7, #24]
 8005130:	f000 fede 	bl	8005ef0 <pxPortInitialiseStack>
 8005134:	4602      	mov	r2, r0
 8005136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005138:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800513a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005146:	bf00      	nop
 8005148:	3720      	adds	r7, #32
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005158:	f000 fffe 	bl	8006158 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800515c:	4b2a      	ldr	r3, [pc, #168]	@ (8005208 <prvAddNewTaskToReadyList+0xb8>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a29      	ldr	r2, [pc, #164]	@ (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005166:	4b29      	ldr	r3, [pc, #164]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800516e:	4a27      	ldr	r2, [pc, #156]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005174:	4b24      	ldr	r3, [pc, #144]	@ (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d110      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800517c:	f000 fbd4 	bl	8005928 <prvInitialiseTaskLists>
 8005180:	e00d      	b.n	800519e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005182:	4b23      	ldr	r3, [pc, #140]	@ (8005210 <prvAddNewTaskToReadyList+0xc0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800518a:	4b20      	ldr	r3, [pc, #128]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005194:	429a      	cmp	r2, r3
 8005196:	d802      	bhi.n	800519e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005198:	4a1c      	ldr	r2, [pc, #112]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800519e:	4b1d      	ldr	r3, [pc, #116]	@ (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ac:	2201      	movs	r2, #1
 80051ae:	409a      	lsls	r2, r3
 80051b0:	4b19      	ldr	r3, [pc, #100]	@ (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	4a18      	ldr	r2, [pc, #96]	@ (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4a15      	ldr	r2, [pc, #84]	@ (800521c <prvAddNewTaskToReadyList+0xcc>)
 80051c8:	441a      	add	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4619      	mov	r1, r3
 80051d0:	4610      	mov	r0, r2
 80051d2:	f7ff f82e 	bl	8004232 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051d6:	f000 fff1 	bl	80061bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051da:	4b0d      	ldr	r3, [pc, #52]	@ (8005210 <prvAddNewTaskToReadyList+0xc0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00e      	beq.n	8005200 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051e2:	4b0a      	ldr	r3, [pc, #40]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d207      	bcs.n	8005200 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	2000051c 	.word	0x2000051c
 800520c:	2000041c 	.word	0x2000041c
 8005210:	20000528 	.word	0x20000528
 8005214:	20000538 	.word	0x20000538
 8005218:	20000524 	.word	0x20000524
 800521c:	20000420 	.word	0x20000420
 8005220:	e000ed04 	.word	0xe000ed04

08005224 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800522c:	2300      	movs	r3, #0
 800522e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d018      	beq.n	8005268 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005236:	4b14      	ldr	r3, [pc, #80]	@ (8005288 <vTaskDelay+0x64>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00b      	beq.n	8005256 <vTaskDelay+0x32>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	60bb      	str	r3, [r7, #8]
}
 8005250:	bf00      	nop
 8005252:	bf00      	nop
 8005254:	e7fd      	b.n	8005252 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005256:	f000 f87d 	bl	8005354 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800525a:	2100      	movs	r1, #0
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 fde1 	bl	8005e24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005262:	f000 f885 	bl	8005370 <xTaskResumeAll>
 8005266:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d107      	bne.n	800527e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800526e:	4b07      	ldr	r3, [pc, #28]	@ (800528c <vTaskDelay+0x68>)
 8005270:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800527e:	bf00      	nop
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	20000544 	.word	0x20000544
 800528c:	e000ed04 	.word	0xe000ed04

08005290 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08a      	sub	sp, #40	@ 0x28
 8005294:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800529a:	2300      	movs	r3, #0
 800529c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800529e:	463a      	mov	r2, r7
 80052a0:	1d39      	adds	r1, r7, #4
 80052a2:	f107 0308 	add.w	r3, r7, #8
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7fb f978 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052ac:	6839      	ldr	r1, [r7, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	9202      	str	r2, [sp, #8]
 80052b4:	9301      	str	r3, [sp, #4]
 80052b6:	2300      	movs	r3, #0
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	2300      	movs	r3, #0
 80052bc:	460a      	mov	r2, r1
 80052be:	491f      	ldr	r1, [pc, #124]	@ (800533c <vTaskStartScheduler+0xac>)
 80052c0:	481f      	ldr	r0, [pc, #124]	@ (8005340 <vTaskStartScheduler+0xb0>)
 80052c2:	f7ff fe17 	bl	8004ef4 <xTaskCreateStatic>
 80052c6:	4603      	mov	r3, r0
 80052c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005344 <vTaskStartScheduler+0xb4>)
 80052ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052cc:	4b1d      	ldr	r3, [pc, #116]	@ (8005344 <vTaskStartScheduler+0xb4>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d002      	beq.n	80052da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052d4:	2301      	movs	r3, #1
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	e001      	b.n	80052de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80052da:	2300      	movs	r3, #0
 80052dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d116      	bne.n	8005312 <vTaskStartScheduler+0x82>
	__asm volatile
 80052e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e8:	f383 8811 	msr	BASEPRI, r3
 80052ec:	f3bf 8f6f 	isb	sy
 80052f0:	f3bf 8f4f 	dsb	sy
 80052f4:	613b      	str	r3, [r7, #16]
}
 80052f6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80052f8:	4b13      	ldr	r3, [pc, #76]	@ (8005348 <vTaskStartScheduler+0xb8>)
 80052fa:	f04f 32ff 	mov.w	r2, #4294967295
 80052fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005300:	4b12      	ldr	r3, [pc, #72]	@ (800534c <vTaskStartScheduler+0xbc>)
 8005302:	2201      	movs	r2, #1
 8005304:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005306:	4b12      	ldr	r3, [pc, #72]	@ (8005350 <vTaskStartScheduler+0xc0>)
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800530c:	f000 fe80 	bl	8006010 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005310:	e00f      	b.n	8005332 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005318:	d10b      	bne.n	8005332 <vTaskStartScheduler+0xa2>
	__asm volatile
 800531a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800531e:	f383 8811 	msr	BASEPRI, r3
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	f3bf 8f4f 	dsb	sy
 800532a:	60fb      	str	r3, [r7, #12]
}
 800532c:	bf00      	nop
 800532e:	bf00      	nop
 8005330:	e7fd      	b.n	800532e <vTaskStartScheduler+0x9e>
}
 8005332:	bf00      	nop
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	08007e10 	.word	0x08007e10
 8005340:	080058f9 	.word	0x080058f9
 8005344:	20000540 	.word	0x20000540
 8005348:	2000053c 	.word	0x2000053c
 800534c:	20000528 	.word	0x20000528
 8005350:	20000520 	.word	0x20000520

08005354 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005354:	b480      	push	{r7}
 8005356:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005358:	4b04      	ldr	r3, [pc, #16]	@ (800536c <vTaskSuspendAll+0x18>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3301      	adds	r3, #1
 800535e:	4a03      	ldr	r2, [pc, #12]	@ (800536c <vTaskSuspendAll+0x18>)
 8005360:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005362:	bf00      	nop
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr
 800536c:	20000544 	.word	0x20000544

08005370 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005376:	2300      	movs	r3, #0
 8005378:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800537a:	2300      	movs	r3, #0
 800537c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800537e:	4b42      	ldr	r3, [pc, #264]	@ (8005488 <xTaskResumeAll+0x118>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10b      	bne.n	800539e <xTaskResumeAll+0x2e>
	__asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	603b      	str	r3, [r7, #0]
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	e7fd      	b.n	800539a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800539e:	f000 fedb 	bl	8006158 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053a2:	4b39      	ldr	r3, [pc, #228]	@ (8005488 <xTaskResumeAll+0x118>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	3b01      	subs	r3, #1
 80053a8:	4a37      	ldr	r2, [pc, #220]	@ (8005488 <xTaskResumeAll+0x118>)
 80053aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053ac:	4b36      	ldr	r3, [pc, #216]	@ (8005488 <xTaskResumeAll+0x118>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d161      	bne.n	8005478 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053b4:	4b35      	ldr	r3, [pc, #212]	@ (800548c <xTaskResumeAll+0x11c>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d05d      	beq.n	8005478 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053bc:	e02e      	b.n	800541c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053be:	4b34      	ldr	r3, [pc, #208]	@ (8005490 <xTaskResumeAll+0x120>)
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	3318      	adds	r3, #24
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fe ff8e 	bl	80042ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	3304      	adds	r3, #4
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7fe ff89 	bl	80042ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053de:	2201      	movs	r2, #1
 80053e0:	409a      	lsls	r2, r3
 80053e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005494 <xTaskResumeAll+0x124>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005494 <xTaskResumeAll+0x124>)
 80053ea:	6013      	str	r3, [r2, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053f0:	4613      	mov	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4a27      	ldr	r2, [pc, #156]	@ (8005498 <xTaskResumeAll+0x128>)
 80053fa:	441a      	add	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	3304      	adds	r3, #4
 8005400:	4619      	mov	r1, r3
 8005402:	4610      	mov	r0, r2
 8005404:	f7fe ff15 	bl	8004232 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800540c:	4b23      	ldr	r3, [pc, #140]	@ (800549c <xTaskResumeAll+0x12c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005412:	429a      	cmp	r2, r3
 8005414:	d302      	bcc.n	800541c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005416:	4b22      	ldr	r3, [pc, #136]	@ (80054a0 <xTaskResumeAll+0x130>)
 8005418:	2201      	movs	r2, #1
 800541a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800541c:	4b1c      	ldr	r3, [pc, #112]	@ (8005490 <xTaskResumeAll+0x120>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1cc      	bne.n	80053be <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800542a:	f000 fb1b 	bl	8005a64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800542e:	4b1d      	ldr	r3, [pc, #116]	@ (80054a4 <xTaskResumeAll+0x134>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d010      	beq.n	800545c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800543a:	f000 f837 	bl	80054ac <xTaskIncrementTick>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005444:	4b16      	ldr	r3, [pc, #88]	@ (80054a0 <xTaskResumeAll+0x130>)
 8005446:	2201      	movs	r2, #1
 8005448:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	3b01      	subs	r3, #1
 800544e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1f1      	bne.n	800543a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005456:	4b13      	ldr	r3, [pc, #76]	@ (80054a4 <xTaskResumeAll+0x134>)
 8005458:	2200      	movs	r2, #0
 800545a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800545c:	4b10      	ldr	r3, [pc, #64]	@ (80054a0 <xTaskResumeAll+0x130>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d009      	beq.n	8005478 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005464:	2301      	movs	r3, #1
 8005466:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005468:	4b0f      	ldr	r3, [pc, #60]	@ (80054a8 <xTaskResumeAll+0x138>)
 800546a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800546e:	601a      	str	r2, [r3, #0]
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005478:	f000 fea0 	bl	80061bc <vPortExitCritical>

	return xAlreadyYielded;
 800547c:	68bb      	ldr	r3, [r7, #8]
}
 800547e:	4618      	mov	r0, r3
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	20000544 	.word	0x20000544
 800548c:	2000051c 	.word	0x2000051c
 8005490:	200004dc 	.word	0x200004dc
 8005494:	20000524 	.word	0x20000524
 8005498:	20000420 	.word	0x20000420
 800549c:	2000041c 	.word	0x2000041c
 80054a0:	20000530 	.word	0x20000530
 80054a4:	2000052c 	.word	0x2000052c
 80054a8:	e000ed04 	.word	0xe000ed04

080054ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054b2:	2300      	movs	r3, #0
 80054b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054b6:	4b4f      	ldr	r3, [pc, #316]	@ (80055f4 <xTaskIncrementTick+0x148>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f040 808f 	bne.w	80055de <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054c0:	4b4d      	ldr	r3, [pc, #308]	@ (80055f8 <xTaskIncrementTick+0x14c>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3301      	adds	r3, #1
 80054c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054c8:	4a4b      	ldr	r2, [pc, #300]	@ (80055f8 <xTaskIncrementTick+0x14c>)
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d121      	bne.n	8005518 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80054d4:	4b49      	ldr	r3, [pc, #292]	@ (80055fc <xTaskIncrementTick+0x150>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00b      	beq.n	80054f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80054de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e2:	f383 8811 	msr	BASEPRI, r3
 80054e6:	f3bf 8f6f 	isb	sy
 80054ea:	f3bf 8f4f 	dsb	sy
 80054ee:	603b      	str	r3, [r7, #0]
}
 80054f0:	bf00      	nop
 80054f2:	bf00      	nop
 80054f4:	e7fd      	b.n	80054f2 <xTaskIncrementTick+0x46>
 80054f6:	4b41      	ldr	r3, [pc, #260]	@ (80055fc <xTaskIncrementTick+0x150>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	4b40      	ldr	r3, [pc, #256]	@ (8005600 <xTaskIncrementTick+0x154>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a3e      	ldr	r2, [pc, #248]	@ (80055fc <xTaskIncrementTick+0x150>)
 8005502:	6013      	str	r3, [r2, #0]
 8005504:	4a3e      	ldr	r2, [pc, #248]	@ (8005600 <xTaskIncrementTick+0x154>)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6013      	str	r3, [r2, #0]
 800550a:	4b3e      	ldr	r3, [pc, #248]	@ (8005604 <xTaskIncrementTick+0x158>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3301      	adds	r3, #1
 8005510:	4a3c      	ldr	r2, [pc, #240]	@ (8005604 <xTaskIncrementTick+0x158>)
 8005512:	6013      	str	r3, [r2, #0]
 8005514:	f000 faa6 	bl	8005a64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005518:	4b3b      	ldr	r3, [pc, #236]	@ (8005608 <xTaskIncrementTick+0x15c>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	429a      	cmp	r2, r3
 8005520:	d348      	bcc.n	80055b4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005522:	4b36      	ldr	r3, [pc, #216]	@ (80055fc <xTaskIncrementTick+0x150>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d104      	bne.n	8005536 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800552c:	4b36      	ldr	r3, [pc, #216]	@ (8005608 <xTaskIncrementTick+0x15c>)
 800552e:	f04f 32ff 	mov.w	r2, #4294967295
 8005532:	601a      	str	r2, [r3, #0]
					break;
 8005534:	e03e      	b.n	80055b4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005536:	4b31      	ldr	r3, [pc, #196]	@ (80055fc <xTaskIncrementTick+0x150>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	429a      	cmp	r2, r3
 800554c:	d203      	bcs.n	8005556 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800554e:	4a2e      	ldr	r2, [pc, #184]	@ (8005608 <xTaskIncrementTick+0x15c>)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005554:	e02e      	b.n	80055b4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	3304      	adds	r3, #4
 800555a:	4618      	mov	r0, r3
 800555c:	f7fe fec6 	bl	80042ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	3318      	adds	r3, #24
 800556c:	4618      	mov	r0, r3
 800556e:	f7fe febd 	bl	80042ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005576:	2201      	movs	r2, #1
 8005578:	409a      	lsls	r2, r3
 800557a:	4b24      	ldr	r3, [pc, #144]	@ (800560c <xTaskIncrementTick+0x160>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4313      	orrs	r3, r2
 8005580:	4a22      	ldr	r2, [pc, #136]	@ (800560c <xTaskIncrementTick+0x160>)
 8005582:	6013      	str	r3, [r2, #0]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005588:	4613      	mov	r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	4413      	add	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	4a1f      	ldr	r2, [pc, #124]	@ (8005610 <xTaskIncrementTick+0x164>)
 8005592:	441a      	add	r2, r3
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	3304      	adds	r3, #4
 8005598:	4619      	mov	r1, r3
 800559a:	4610      	mov	r0, r2
 800559c:	f7fe fe49 	bl	8004232 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005614 <xTaskIncrementTick+0x168>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d3b9      	bcc.n	8005522 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80055ae:	2301      	movs	r3, #1
 80055b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055b2:	e7b6      	b.n	8005522 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055b4:	4b17      	ldr	r3, [pc, #92]	@ (8005614 <xTaskIncrementTick+0x168>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ba:	4915      	ldr	r1, [pc, #84]	@ (8005610 <xTaskIncrementTick+0x164>)
 80055bc:	4613      	mov	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	440b      	add	r3, r1
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d901      	bls.n	80055d0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80055cc:	2301      	movs	r3, #1
 80055ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80055d0:	4b11      	ldr	r3, [pc, #68]	@ (8005618 <xTaskIncrementTick+0x16c>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d007      	beq.n	80055e8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80055d8:	2301      	movs	r3, #1
 80055da:	617b      	str	r3, [r7, #20]
 80055dc:	e004      	b.n	80055e8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80055de:	4b0f      	ldr	r3, [pc, #60]	@ (800561c <xTaskIncrementTick+0x170>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	3301      	adds	r3, #1
 80055e4:	4a0d      	ldr	r2, [pc, #52]	@ (800561c <xTaskIncrementTick+0x170>)
 80055e6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80055e8:	697b      	ldr	r3, [r7, #20]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	20000544 	.word	0x20000544
 80055f8:	20000520 	.word	0x20000520
 80055fc:	200004d4 	.word	0x200004d4
 8005600:	200004d8 	.word	0x200004d8
 8005604:	20000534 	.word	0x20000534
 8005608:	2000053c 	.word	0x2000053c
 800560c:	20000524 	.word	0x20000524
 8005610:	20000420 	.word	0x20000420
 8005614:	2000041c 	.word	0x2000041c
 8005618:	20000530 	.word	0x20000530
 800561c:	2000052c 	.word	0x2000052c

08005620 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005626:	4b27      	ldr	r3, [pc, #156]	@ (80056c4 <vTaskSwitchContext+0xa4>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800562e:	4b26      	ldr	r3, [pc, #152]	@ (80056c8 <vTaskSwitchContext+0xa8>)
 8005630:	2201      	movs	r2, #1
 8005632:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005634:	e040      	b.n	80056b8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005636:	4b24      	ldr	r3, [pc, #144]	@ (80056c8 <vTaskSwitchContext+0xa8>)
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800563c:	4b23      	ldr	r3, [pc, #140]	@ (80056cc <vTaskSwitchContext+0xac>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	fab3 f383 	clz	r3, r3
 8005648:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800564a:	7afb      	ldrb	r3, [r7, #11]
 800564c:	f1c3 031f 	rsb	r3, r3, #31
 8005650:	617b      	str	r3, [r7, #20]
 8005652:	491f      	ldr	r1, [pc, #124]	@ (80056d0 <vTaskSwitchContext+0xb0>)
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	4613      	mov	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	440b      	add	r3, r1
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10b      	bne.n	800567e <vTaskSwitchContext+0x5e>
	__asm volatile
 8005666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566a:	f383 8811 	msr	BASEPRI, r3
 800566e:	f3bf 8f6f 	isb	sy
 8005672:	f3bf 8f4f 	dsb	sy
 8005676:	607b      	str	r3, [r7, #4]
}
 8005678:	bf00      	nop
 800567a:	bf00      	nop
 800567c:	e7fd      	b.n	800567a <vTaskSwitchContext+0x5a>
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	4613      	mov	r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	4413      	add	r3, r2
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	4a11      	ldr	r2, [pc, #68]	@ (80056d0 <vTaskSwitchContext+0xb0>)
 800568a:	4413      	add	r3, r2
 800568c:	613b      	str	r3, [r7, #16]
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	605a      	str	r2, [r3, #4]
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	3308      	adds	r3, #8
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d104      	bne.n	80056ae <vTaskSwitchContext+0x8e>
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	605a      	str	r2, [r3, #4]
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	4a07      	ldr	r2, [pc, #28]	@ (80056d4 <vTaskSwitchContext+0xb4>)
 80056b6:	6013      	str	r3, [r2, #0]
}
 80056b8:	bf00      	nop
 80056ba:	371c      	adds	r7, #28
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr
 80056c4:	20000544 	.word	0x20000544
 80056c8:	20000530 	.word	0x20000530
 80056cc:	20000524 	.word	0x20000524
 80056d0:	20000420 	.word	0x20000420
 80056d4:	2000041c 	.word	0x2000041c

080056d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10b      	bne.n	8005700 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80056e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ec:	f383 8811 	msr	BASEPRI, r3
 80056f0:	f3bf 8f6f 	isb	sy
 80056f4:	f3bf 8f4f 	dsb	sy
 80056f8:	60fb      	str	r3, [r7, #12]
}
 80056fa:	bf00      	nop
 80056fc:	bf00      	nop
 80056fe:	e7fd      	b.n	80056fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005700:	4b07      	ldr	r3, [pc, #28]	@ (8005720 <vTaskPlaceOnEventList+0x48>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3318      	adds	r3, #24
 8005706:	4619      	mov	r1, r3
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f7fe fdb6 	bl	800427a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800570e:	2101      	movs	r1, #1
 8005710:	6838      	ldr	r0, [r7, #0]
 8005712:	f000 fb87 	bl	8005e24 <prvAddCurrentTaskToDelayedList>
}
 8005716:	bf00      	nop
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	2000041c 	.word	0x2000041c

08005724 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10b      	bne.n	8005752 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573e:	f383 8811 	msr	BASEPRI, r3
 8005742:	f3bf 8f6f 	isb	sy
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	60fb      	str	r3, [r7, #12]
}
 800574c:	bf00      	nop
 800574e:	bf00      	nop
 8005750:	e7fd      	b.n	800574e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	3318      	adds	r3, #24
 8005756:	4618      	mov	r0, r3
 8005758:	f7fe fdc8 	bl	80042ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800575c:	4b1d      	ldr	r3, [pc, #116]	@ (80057d4 <xTaskRemoveFromEventList+0xb0>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d11c      	bne.n	800579e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	3304      	adds	r3, #4
 8005768:	4618      	mov	r0, r3
 800576a:	f7fe fdbf 	bl	80042ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005772:	2201      	movs	r2, #1
 8005774:	409a      	lsls	r2, r3
 8005776:	4b18      	ldr	r3, [pc, #96]	@ (80057d8 <xTaskRemoveFromEventList+0xb4>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4313      	orrs	r3, r2
 800577c:	4a16      	ldr	r2, [pc, #88]	@ (80057d8 <xTaskRemoveFromEventList+0xb4>)
 800577e:	6013      	str	r3, [r2, #0]
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005784:	4613      	mov	r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4413      	add	r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4a13      	ldr	r2, [pc, #76]	@ (80057dc <xTaskRemoveFromEventList+0xb8>)
 800578e:	441a      	add	r2, r3
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	3304      	adds	r3, #4
 8005794:	4619      	mov	r1, r3
 8005796:	4610      	mov	r0, r2
 8005798:	f7fe fd4b 	bl	8004232 <vListInsertEnd>
 800579c:	e005      	b.n	80057aa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	3318      	adds	r3, #24
 80057a2:	4619      	mov	r1, r3
 80057a4:	480e      	ldr	r0, [pc, #56]	@ (80057e0 <xTaskRemoveFromEventList+0xbc>)
 80057a6:	f7fe fd44 	bl	8004232 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ae:	4b0d      	ldr	r3, [pc, #52]	@ (80057e4 <xTaskRemoveFromEventList+0xc0>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d905      	bls.n	80057c4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057b8:	2301      	movs	r3, #1
 80057ba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057bc:	4b0a      	ldr	r3, [pc, #40]	@ (80057e8 <xTaskRemoveFromEventList+0xc4>)
 80057be:	2201      	movs	r2, #1
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	e001      	b.n	80057c8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80057c4:	2300      	movs	r3, #0
 80057c6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80057c8:	697b      	ldr	r3, [r7, #20]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3718      	adds	r7, #24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	20000544 	.word	0x20000544
 80057d8:	20000524 	.word	0x20000524
 80057dc:	20000420 	.word	0x20000420
 80057e0:	200004dc 	.word	0x200004dc
 80057e4:	2000041c 	.word	0x2000041c
 80057e8:	20000530 	.word	0x20000530

080057ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057f4:	4b06      	ldr	r3, [pc, #24]	@ (8005810 <vTaskInternalSetTimeOutState+0x24>)
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057fc:	4b05      	ldr	r3, [pc, #20]	@ (8005814 <vTaskInternalSetTimeOutState+0x28>)
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	605a      	str	r2, [r3, #4]
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	20000534 	.word	0x20000534
 8005814:	20000520 	.word	0x20000520

08005818 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b088      	sub	sp, #32
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10b      	bne.n	8005840 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800582c:	f383 8811 	msr	BASEPRI, r3
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	613b      	str	r3, [r7, #16]
}
 800583a:	bf00      	nop
 800583c:	bf00      	nop
 800583e:	e7fd      	b.n	800583c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10b      	bne.n	800585e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584a:	f383 8811 	msr	BASEPRI, r3
 800584e:	f3bf 8f6f 	isb	sy
 8005852:	f3bf 8f4f 	dsb	sy
 8005856:	60fb      	str	r3, [r7, #12]
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	e7fd      	b.n	800585a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800585e:	f000 fc7b 	bl	8006158 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005862:	4b1d      	ldr	r3, [pc, #116]	@ (80058d8 <xTaskCheckForTimeOut+0xc0>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587a:	d102      	bne.n	8005882 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800587c:	2300      	movs	r3, #0
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	e023      	b.n	80058ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	4b15      	ldr	r3, [pc, #84]	@ (80058dc <xTaskCheckForTimeOut+0xc4>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d007      	beq.n	800589e <xTaskCheckForTimeOut+0x86>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	429a      	cmp	r2, r3
 8005896:	d302      	bcc.n	800589e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	e015      	b.n	80058ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d20b      	bcs.n	80058c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	1ad2      	subs	r2, r2, r3
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7ff ff99 	bl	80057ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80058ba:	2300      	movs	r3, #0
 80058bc:	61fb      	str	r3, [r7, #28]
 80058be:	e004      	b.n	80058ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80058c6:	2301      	movs	r3, #1
 80058c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80058ca:	f000 fc77 	bl	80061bc <vPortExitCritical>

	return xReturn;
 80058ce:	69fb      	ldr	r3, [r7, #28]
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3720      	adds	r7, #32
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	20000520 	.word	0x20000520
 80058dc:	20000534 	.word	0x20000534

080058e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80058e4:	4b03      	ldr	r3, [pc, #12]	@ (80058f4 <vTaskMissedYield+0x14>)
 80058e6:	2201      	movs	r2, #1
 80058e8:	601a      	str	r2, [r3, #0]
}
 80058ea:	bf00      	nop
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	20000530 	.word	0x20000530

080058f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005900:	f000 f852 	bl	80059a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005904:	4b06      	ldr	r3, [pc, #24]	@ (8005920 <prvIdleTask+0x28>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d9f9      	bls.n	8005900 <prvIdleTask+0x8>
			{
				taskYIELD();
 800590c:	4b05      	ldr	r3, [pc, #20]	@ (8005924 <prvIdleTask+0x2c>)
 800590e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005912:	601a      	str	r2, [r3, #0]
 8005914:	f3bf 8f4f 	dsb	sy
 8005918:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800591c:	e7f0      	b.n	8005900 <prvIdleTask+0x8>
 800591e:	bf00      	nop
 8005920:	20000420 	.word	0x20000420
 8005924:	e000ed04 	.word	0xe000ed04

08005928 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800592e:	2300      	movs	r3, #0
 8005930:	607b      	str	r3, [r7, #4]
 8005932:	e00c      	b.n	800594e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4a12      	ldr	r2, [pc, #72]	@ (8005988 <prvInitialiseTaskLists+0x60>)
 8005940:	4413      	add	r3, r2
 8005942:	4618      	mov	r0, r3
 8005944:	f7fe fc48 	bl	80041d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	3301      	adds	r3, #1
 800594c:	607b      	str	r3, [r7, #4]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b06      	cmp	r3, #6
 8005952:	d9ef      	bls.n	8005934 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005954:	480d      	ldr	r0, [pc, #52]	@ (800598c <prvInitialiseTaskLists+0x64>)
 8005956:	f7fe fc3f 	bl	80041d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800595a:	480d      	ldr	r0, [pc, #52]	@ (8005990 <prvInitialiseTaskLists+0x68>)
 800595c:	f7fe fc3c 	bl	80041d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005960:	480c      	ldr	r0, [pc, #48]	@ (8005994 <prvInitialiseTaskLists+0x6c>)
 8005962:	f7fe fc39 	bl	80041d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005966:	480c      	ldr	r0, [pc, #48]	@ (8005998 <prvInitialiseTaskLists+0x70>)
 8005968:	f7fe fc36 	bl	80041d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800596c:	480b      	ldr	r0, [pc, #44]	@ (800599c <prvInitialiseTaskLists+0x74>)
 800596e:	f7fe fc33 	bl	80041d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005972:	4b0b      	ldr	r3, [pc, #44]	@ (80059a0 <prvInitialiseTaskLists+0x78>)
 8005974:	4a05      	ldr	r2, [pc, #20]	@ (800598c <prvInitialiseTaskLists+0x64>)
 8005976:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005978:	4b0a      	ldr	r3, [pc, #40]	@ (80059a4 <prvInitialiseTaskLists+0x7c>)
 800597a:	4a05      	ldr	r2, [pc, #20]	@ (8005990 <prvInitialiseTaskLists+0x68>)
 800597c:	601a      	str	r2, [r3, #0]
}
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	20000420 	.word	0x20000420
 800598c:	200004ac 	.word	0x200004ac
 8005990:	200004c0 	.word	0x200004c0
 8005994:	200004dc 	.word	0x200004dc
 8005998:	200004f0 	.word	0x200004f0
 800599c:	20000508 	.word	0x20000508
 80059a0:	200004d4 	.word	0x200004d4
 80059a4:	200004d8 	.word	0x200004d8

080059a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059ae:	e019      	b.n	80059e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059b0:	f000 fbd2 	bl	8006158 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059b4:	4b10      	ldr	r3, [pc, #64]	@ (80059f8 <prvCheckTasksWaitingTermination+0x50>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	3304      	adds	r3, #4
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7fe fc93 	bl	80042ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059c6:	4b0d      	ldr	r3, [pc, #52]	@ (80059fc <prvCheckTasksWaitingTermination+0x54>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	4a0b      	ldr	r2, [pc, #44]	@ (80059fc <prvCheckTasksWaitingTermination+0x54>)
 80059ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005a00 <prvCheckTasksWaitingTermination+0x58>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005a00 <prvCheckTasksWaitingTermination+0x58>)
 80059d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059da:	f000 fbef 	bl	80061bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f810 	bl	8005a04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059e4:	4b06      	ldr	r3, [pc, #24]	@ (8005a00 <prvCheckTasksWaitingTermination+0x58>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e1      	bne.n	80059b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059ec:	bf00      	nop
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	200004f0 	.word	0x200004f0
 80059fc:	2000051c 	.word	0x2000051c
 8005a00:	20000504 	.word	0x20000504

08005a04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d108      	bne.n	8005a28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fd8c 	bl	8006538 <vPortFree>
				vPortFree( pxTCB );
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 fd89 	bl	8006538 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a26:	e019      	b.n	8005a5c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d103      	bne.n	8005a3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 fd80 	bl	8006538 <vPortFree>
	}
 8005a38:	e010      	b.n	8005a5c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d00b      	beq.n	8005a5c <prvDeleteTCB+0x58>
	__asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	60fb      	str	r3, [r7, #12]
}
 8005a56:	bf00      	nop
 8005a58:	bf00      	nop
 8005a5a:	e7fd      	b.n	8005a58 <prvDeleteTCB+0x54>
	}
 8005a5c:	bf00      	nop
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a9c <prvResetNextTaskUnblockTime+0x38>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d104      	bne.n	8005a7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a74:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa0 <prvResetNextTaskUnblockTime+0x3c>)
 8005a76:	f04f 32ff 	mov.w	r2, #4294967295
 8005a7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a7c:	e008      	b.n	8005a90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a7e:	4b07      	ldr	r3, [pc, #28]	@ (8005a9c <prvResetNextTaskUnblockTime+0x38>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	4a04      	ldr	r2, [pc, #16]	@ (8005aa0 <prvResetNextTaskUnblockTime+0x3c>)
 8005a8e:	6013      	str	r3, [r2, #0]
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	200004d4 	.word	0x200004d4
 8005aa0:	2000053c 	.word	0x2000053c

08005aa4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8005ad8 <xTaskGetSchedulerState+0x34>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d102      	bne.n	8005ab8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	607b      	str	r3, [r7, #4]
 8005ab6:	e008      	b.n	8005aca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ab8:	4b08      	ldr	r3, [pc, #32]	@ (8005adc <xTaskGetSchedulerState+0x38>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d102      	bne.n	8005ac6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	607b      	str	r3, [r7, #4]
 8005ac4:	e001      	b.n	8005aca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005aca:	687b      	ldr	r3, [r7, #4]
	}
 8005acc:	4618      	mov	r0, r3
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr
 8005ad8:	20000528 	.word	0x20000528
 8005adc:	20000544 	.word	0x20000544

08005ae0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005aec:	2300      	movs	r3, #0
 8005aee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d05e      	beq.n	8005bb4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005afa:	4b31      	ldr	r3, [pc, #196]	@ (8005bc0 <xTaskPriorityInherit+0xe0>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d24e      	bcs.n	8005ba2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	db06      	blt.n	8005b1a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b0c:	4b2c      	ldr	r3, [pc, #176]	@ (8005bc0 <xTaskPriorityInherit+0xe0>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b12:	f1c3 0207 	rsb	r2, r3, #7
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	6959      	ldr	r1, [r3, #20]
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b22:	4613      	mov	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4413      	add	r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	4a26      	ldr	r2, [pc, #152]	@ (8005bc4 <xTaskPriorityInherit+0xe4>)
 8005b2c:	4413      	add	r3, r2
 8005b2e:	4299      	cmp	r1, r3
 8005b30:	d12f      	bne.n	8005b92 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	3304      	adds	r3, #4
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7fe fbd8 	bl	80042ec <uxListRemove>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10a      	bne.n	8005b58 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b46:	2201      	movs	r2, #1
 8005b48:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4c:	43da      	mvns	r2, r3
 8005b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005bc8 <xTaskPriorityInherit+0xe8>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4013      	ands	r3, r2
 8005b54:	4a1c      	ldr	r2, [pc, #112]	@ (8005bc8 <xTaskPriorityInherit+0xe8>)
 8005b56:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005b58:	4b19      	ldr	r3, [pc, #100]	@ (8005bc0 <xTaskPriorityInherit+0xe0>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b66:	2201      	movs	r2, #1
 8005b68:	409a      	lsls	r2, r3
 8005b6a:	4b17      	ldr	r3, [pc, #92]	@ (8005bc8 <xTaskPriorityInherit+0xe8>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	4a15      	ldr	r2, [pc, #84]	@ (8005bc8 <xTaskPriorityInherit+0xe8>)
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b78:	4613      	mov	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4a10      	ldr	r2, [pc, #64]	@ (8005bc4 <xTaskPriorityInherit+0xe4>)
 8005b82:	441a      	add	r2, r3
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	3304      	adds	r3, #4
 8005b88:	4619      	mov	r1, r3
 8005b8a:	4610      	mov	r0, r2
 8005b8c:	f7fe fb51 	bl	8004232 <vListInsertEnd>
 8005b90:	e004      	b.n	8005b9c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005b92:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc0 <xTaskPriorityInherit+0xe0>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	e008      	b.n	8005bb4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ba6:	4b06      	ldr	r3, [pc, #24]	@ (8005bc0 <xTaskPriorityInherit+0xe0>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d201      	bcs.n	8005bb4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
	}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3710      	adds	r7, #16
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	2000041c 	.word	0x2000041c
 8005bc4:	20000420 	.word	0x20000420
 8005bc8:	20000524 	.word	0x20000524

08005bcc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b086      	sub	sp, #24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d070      	beq.n	8005cc4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005be2:	4b3b      	ldr	r3, [pc, #236]	@ (8005cd0 <xTaskPriorityDisinherit+0x104>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d00b      	beq.n	8005c04 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf0:	f383 8811 	msr	BASEPRI, r3
 8005bf4:	f3bf 8f6f 	isb	sy
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	60fb      	str	r3, [r7, #12]
}
 8005bfe:	bf00      	nop
 8005c00:	bf00      	nop
 8005c02:	e7fd      	b.n	8005c00 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10b      	bne.n	8005c24 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c10:	f383 8811 	msr	BASEPRI, r3
 8005c14:	f3bf 8f6f 	isb	sy
 8005c18:	f3bf 8f4f 	dsb	sy
 8005c1c:	60bb      	str	r3, [r7, #8]
}
 8005c1e:	bf00      	nop
 8005c20:	bf00      	nop
 8005c22:	e7fd      	b.n	8005c20 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c28:	1e5a      	subs	r2, r3, #1
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d044      	beq.n	8005cc4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d140      	bne.n	8005cc4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	3304      	adds	r3, #4
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7fe fb50 	bl	80042ec <uxListRemove>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d115      	bne.n	8005c7e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c56:	491f      	ldr	r1, [pc, #124]	@ (8005cd4 <xTaskPriorityDisinherit+0x108>)
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	440b      	add	r3, r1
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10a      	bne.n	8005c7e <xTaskPriorityDisinherit+0xb2>
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c72:	43da      	mvns	r2, r3
 8005c74:	4b18      	ldr	r3, [pc, #96]	@ (8005cd8 <xTaskPriorityDisinherit+0x10c>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4013      	ands	r3, r2
 8005c7a:	4a17      	ldr	r2, [pc, #92]	@ (8005cd8 <xTaskPriorityDisinherit+0x10c>)
 8005c7c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8a:	f1c3 0207 	rsb	r2, r3, #7
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c96:	2201      	movs	r2, #1
 8005c98:	409a      	lsls	r2, r3
 8005c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8005cd8 <xTaskPriorityDisinherit+0x10c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8005cd8 <xTaskPriorityDisinherit+0x10c>)
 8005ca2:	6013      	str	r3, [r2, #0]
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca8:	4613      	mov	r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4413      	add	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	4a08      	ldr	r2, [pc, #32]	@ (8005cd4 <xTaskPriorityDisinherit+0x108>)
 8005cb2:	441a      	add	r2, r3
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	3304      	adds	r3, #4
 8005cb8:	4619      	mov	r1, r3
 8005cba:	4610      	mov	r0, r2
 8005cbc:	f7fe fab9 	bl	8004232 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005cc4:	697b      	ldr	r3, [r7, #20]
	}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3718      	adds	r7, #24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	2000041c 	.word	0x2000041c
 8005cd4:	20000420 	.word	0x20000420
 8005cd8:	20000524 	.word	0x20000524

08005cdc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005cea:	2301      	movs	r3, #1
 8005cec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d079      	beq.n	8005de8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d10b      	bne.n	8005d14 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d00:	f383 8811 	msr	BASEPRI, r3
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	f3bf 8f4f 	dsb	sy
 8005d0c:	60fb      	str	r3, [r7, #12]
}
 8005d0e:	bf00      	nop
 8005d10:	bf00      	nop
 8005d12:	e7fd      	b.n	8005d10 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d902      	bls.n	8005d24 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	61fb      	str	r3, [r7, #28]
 8005d22:	e002      	b.n	8005d2a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d28:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2e:	69fa      	ldr	r2, [r7, #28]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d059      	beq.n	8005de8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d154      	bne.n	8005de8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8005df0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	69ba      	ldr	r2, [r7, #24]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d10b      	bne.n	8005d60 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d4c:	f383 8811 	msr	BASEPRI, r3
 8005d50:	f3bf 8f6f 	isb	sy
 8005d54:	f3bf 8f4f 	dsb	sy
 8005d58:	60bb      	str	r3, [r7, #8]
}
 8005d5a:	bf00      	nop
 8005d5c:	bf00      	nop
 8005d5e:	e7fd      	b.n	8005d5c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d64:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	69fa      	ldr	r2, [r7, #28]
 8005d6a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	db04      	blt.n	8005d7e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f1c3 0207 	rsb	r2, r3, #7
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	6959      	ldr	r1, [r3, #20]
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	4613      	mov	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4413      	add	r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	4a19      	ldr	r2, [pc, #100]	@ (8005df4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005d8e:	4413      	add	r3, r2
 8005d90:	4299      	cmp	r1, r3
 8005d92:	d129      	bne.n	8005de8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	3304      	adds	r3, #4
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7fe faa7 	bl	80042ec <uxListRemove>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10a      	bne.n	8005dba <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da8:	2201      	movs	r2, #1
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	43da      	mvns	r2, r3
 8005db0:	4b11      	ldr	r3, [pc, #68]	@ (8005df8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4013      	ands	r3, r2
 8005db6:	4a10      	ldr	r2, [pc, #64]	@ (8005df8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005db8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	409a      	lsls	r2, r3
 8005dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8005df8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8005df8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005dca:	6013      	str	r3, [r2, #0]
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	4a06      	ldr	r2, [pc, #24]	@ (8005df4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005dda:	441a      	add	r2, r3
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	3304      	adds	r3, #4
 8005de0:	4619      	mov	r1, r3
 8005de2:	4610      	mov	r0, r2
 8005de4:	f7fe fa25 	bl	8004232 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005de8:	bf00      	nop
 8005dea:	3720      	adds	r7, #32
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	2000041c 	.word	0x2000041c
 8005df4:	20000420 	.word	0x20000420
 8005df8:	20000524 	.word	0x20000524

08005dfc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005dfc:	b480      	push	{r7}
 8005dfe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005e00:	4b07      	ldr	r3, [pc, #28]	@ (8005e20 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d004      	beq.n	8005e12 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005e08:	4b05      	ldr	r3, [pc, #20]	@ (8005e20 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e0e:	3201      	adds	r2, #1
 8005e10:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005e12:	4b03      	ldr	r3, [pc, #12]	@ (8005e20 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e14:	681b      	ldr	r3, [r3, #0]
	}
 8005e16:	4618      	mov	r0, r3
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	2000041c 	.word	0x2000041c

08005e24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e2e:	4b29      	ldr	r3, [pc, #164]	@ (8005ed4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e34:	4b28      	ldr	r3, [pc, #160]	@ (8005ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3304      	adds	r3, #4
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fe fa56 	bl	80042ec <uxListRemove>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10b      	bne.n	8005e5e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005e46:	4b24      	ldr	r3, [pc, #144]	@ (8005ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e52:	43da      	mvns	r2, r3
 8005e54:	4b21      	ldr	r3, [pc, #132]	@ (8005edc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4013      	ands	r3, r2
 8005e5a:	4a20      	ldr	r2, [pc, #128]	@ (8005edc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005e5c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e64:	d10a      	bne.n	8005e7c <prvAddCurrentTaskToDelayedList+0x58>
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d007      	beq.n	8005e7c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	3304      	adds	r3, #4
 8005e72:	4619      	mov	r1, r3
 8005e74:	481a      	ldr	r0, [pc, #104]	@ (8005ee0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005e76:	f7fe f9dc 	bl	8004232 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e7a:	e026      	b.n	8005eca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4413      	add	r3, r2
 8005e82:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e84:	4b14      	ldr	r3, [pc, #80]	@ (8005ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	68ba      	ldr	r2, [r7, #8]
 8005e8a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d209      	bcs.n	8005ea8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e94:	4b13      	ldr	r3, [pc, #76]	@ (8005ee4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	4b0f      	ldr	r3, [pc, #60]	@ (8005ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	f7fe f9ea 	bl	800427a <vListInsert>
}
 8005ea6:	e010      	b.n	8005eca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	f7fe f9e0 	bl	800427a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005eba:	4b0c      	ldr	r3, [pc, #48]	@ (8005eec <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d202      	bcs.n	8005eca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005ec4:	4a09      	ldr	r2, [pc, #36]	@ (8005eec <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	6013      	str	r3, [r2, #0]
}
 8005eca:	bf00      	nop
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	20000520 	.word	0x20000520
 8005ed8:	2000041c 	.word	0x2000041c
 8005edc:	20000524 	.word	0x20000524
 8005ee0:	20000508 	.word	0x20000508
 8005ee4:	200004d8 	.word	0x200004d8
 8005ee8:	200004d4 	.word	0x200004d4
 8005eec:	2000053c 	.word	0x2000053c

08005ef0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	3b04      	subs	r3, #4
 8005f00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005f08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	3b04      	subs	r3, #4
 8005f0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f023 0201 	bic.w	r2, r3, #1
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	3b04      	subs	r3, #4
 8005f1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005f20:	4a0c      	ldr	r2, [pc, #48]	@ (8005f54 <pxPortInitialiseStack+0x64>)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	3b14      	subs	r3, #20
 8005f2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	3b04      	subs	r3, #4
 8005f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f06f 0202 	mvn.w	r2, #2
 8005f3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	3b20      	subs	r3, #32
 8005f44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005f46:	68fb      	ldr	r3, [r7, #12]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3714      	adds	r7, #20
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	08005f59 	.word	0x08005f59

08005f58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005f62:	4b13      	ldr	r3, [pc, #76]	@ (8005fb0 <prvTaskExitError+0x58>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6a:	d00b      	beq.n	8005f84 <prvTaskExitError+0x2c>
	__asm volatile
 8005f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f70:	f383 8811 	msr	BASEPRI, r3
 8005f74:	f3bf 8f6f 	isb	sy
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	60fb      	str	r3, [r7, #12]
}
 8005f7e:	bf00      	nop
 8005f80:	bf00      	nop
 8005f82:	e7fd      	b.n	8005f80 <prvTaskExitError+0x28>
	__asm volatile
 8005f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f88:	f383 8811 	msr	BASEPRI, r3
 8005f8c:	f3bf 8f6f 	isb	sy
 8005f90:	f3bf 8f4f 	dsb	sy
 8005f94:	60bb      	str	r3, [r7, #8]
}
 8005f96:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005f98:	bf00      	nop
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d0fc      	beq.n	8005f9a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005fa0:	bf00      	nop
 8005fa2:	bf00      	nop
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	20000078 	.word	0x20000078
	...

08005fc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005fc0:	4b07      	ldr	r3, [pc, #28]	@ (8005fe0 <pxCurrentTCBConst2>)
 8005fc2:	6819      	ldr	r1, [r3, #0]
 8005fc4:	6808      	ldr	r0, [r1, #0]
 8005fc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fca:	f380 8809 	msr	PSP, r0
 8005fce:	f3bf 8f6f 	isb	sy
 8005fd2:	f04f 0000 	mov.w	r0, #0
 8005fd6:	f380 8811 	msr	BASEPRI, r0
 8005fda:	4770      	bx	lr
 8005fdc:	f3af 8000 	nop.w

08005fe0 <pxCurrentTCBConst2>:
 8005fe0:	2000041c 	.word	0x2000041c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop

08005fe8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005fe8:	4808      	ldr	r0, [pc, #32]	@ (800600c <prvPortStartFirstTask+0x24>)
 8005fea:	6800      	ldr	r0, [r0, #0]
 8005fec:	6800      	ldr	r0, [r0, #0]
 8005fee:	f380 8808 	msr	MSP, r0
 8005ff2:	f04f 0000 	mov.w	r0, #0
 8005ff6:	f380 8814 	msr	CONTROL, r0
 8005ffa:	b662      	cpsie	i
 8005ffc:	b661      	cpsie	f
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	f3bf 8f6f 	isb	sy
 8006006:	df00      	svc	0
 8006008:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800600a:	bf00      	nop
 800600c:	e000ed08 	.word	0xe000ed08

08006010 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006016:	4b47      	ldr	r3, [pc, #284]	@ (8006134 <xPortStartScheduler+0x124>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a47      	ldr	r2, [pc, #284]	@ (8006138 <xPortStartScheduler+0x128>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d10b      	bne.n	8006038 <xPortStartScheduler+0x28>
	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	60fb      	str	r3, [r7, #12]
}
 8006032:	bf00      	nop
 8006034:	bf00      	nop
 8006036:	e7fd      	b.n	8006034 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006038:	4b3e      	ldr	r3, [pc, #248]	@ (8006134 <xPortStartScheduler+0x124>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a3f      	ldr	r2, [pc, #252]	@ (800613c <xPortStartScheduler+0x12c>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d10b      	bne.n	800605a <xPortStartScheduler+0x4a>
	__asm volatile
 8006042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006046:	f383 8811 	msr	BASEPRI, r3
 800604a:	f3bf 8f6f 	isb	sy
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	613b      	str	r3, [r7, #16]
}
 8006054:	bf00      	nop
 8006056:	bf00      	nop
 8006058:	e7fd      	b.n	8006056 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800605a:	4b39      	ldr	r3, [pc, #228]	@ (8006140 <xPortStartScheduler+0x130>)
 800605c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	b2db      	uxtb	r3, r3
 8006064:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	22ff      	movs	r2, #255	@ 0xff
 800606a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	b2db      	uxtb	r3, r3
 8006072:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006074:	78fb      	ldrb	r3, [r7, #3]
 8006076:	b2db      	uxtb	r3, r3
 8006078:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800607c:	b2da      	uxtb	r2, r3
 800607e:	4b31      	ldr	r3, [pc, #196]	@ (8006144 <xPortStartScheduler+0x134>)
 8006080:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006082:	4b31      	ldr	r3, [pc, #196]	@ (8006148 <xPortStartScheduler+0x138>)
 8006084:	2207      	movs	r2, #7
 8006086:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006088:	e009      	b.n	800609e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800608a:	4b2f      	ldr	r3, [pc, #188]	@ (8006148 <xPortStartScheduler+0x138>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	3b01      	subs	r3, #1
 8006090:	4a2d      	ldr	r2, [pc, #180]	@ (8006148 <xPortStartScheduler+0x138>)
 8006092:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	b2db      	uxtb	r3, r3
 8006098:	005b      	lsls	r3, r3, #1
 800609a:	b2db      	uxtb	r3, r3
 800609c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a6:	2b80      	cmp	r3, #128	@ 0x80
 80060a8:	d0ef      	beq.n	800608a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80060aa:	4b27      	ldr	r3, [pc, #156]	@ (8006148 <xPortStartScheduler+0x138>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f1c3 0307 	rsb	r3, r3, #7
 80060b2:	2b04      	cmp	r3, #4
 80060b4:	d00b      	beq.n	80060ce <xPortStartScheduler+0xbe>
	__asm volatile
 80060b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ba:	f383 8811 	msr	BASEPRI, r3
 80060be:	f3bf 8f6f 	isb	sy
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	60bb      	str	r3, [r7, #8]
}
 80060c8:	bf00      	nop
 80060ca:	bf00      	nop
 80060cc:	e7fd      	b.n	80060ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80060ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006148 <xPortStartScheduler+0x138>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	021b      	lsls	r3, r3, #8
 80060d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006148 <xPortStartScheduler+0x138>)
 80060d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80060d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006148 <xPortStartScheduler+0x138>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80060e0:	4a19      	ldr	r2, [pc, #100]	@ (8006148 <xPortStartScheduler+0x138>)
 80060e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	b2da      	uxtb	r2, r3
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80060ec:	4b17      	ldr	r3, [pc, #92]	@ (800614c <xPortStartScheduler+0x13c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a16      	ldr	r2, [pc, #88]	@ (800614c <xPortStartScheduler+0x13c>)
 80060f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80060f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80060f8:	4b14      	ldr	r3, [pc, #80]	@ (800614c <xPortStartScheduler+0x13c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a13      	ldr	r2, [pc, #76]	@ (800614c <xPortStartScheduler+0x13c>)
 80060fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006102:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006104:	f000 f8da 	bl	80062bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006108:	4b11      	ldr	r3, [pc, #68]	@ (8006150 <xPortStartScheduler+0x140>)
 800610a:	2200      	movs	r2, #0
 800610c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800610e:	f000 f8f9 	bl	8006304 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006112:	4b10      	ldr	r3, [pc, #64]	@ (8006154 <xPortStartScheduler+0x144>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a0f      	ldr	r2, [pc, #60]	@ (8006154 <xPortStartScheduler+0x144>)
 8006118:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800611c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800611e:	f7ff ff63 	bl	8005fe8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006122:	f7ff fa7d 	bl	8005620 <vTaskSwitchContext>
	prvTaskExitError();
 8006126:	f7ff ff17 	bl	8005f58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3718      	adds	r7, #24
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	e000ed00 	.word	0xe000ed00
 8006138:	410fc271 	.word	0x410fc271
 800613c:	410fc270 	.word	0x410fc270
 8006140:	e000e400 	.word	0xe000e400
 8006144:	20000548 	.word	0x20000548
 8006148:	2000054c 	.word	0x2000054c
 800614c:	e000ed20 	.word	0xe000ed20
 8006150:	20000078 	.word	0x20000078
 8006154:	e000ef34 	.word	0xe000ef34

08006158 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
	__asm volatile
 800615e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	607b      	str	r3, [r7, #4]
}
 8006170:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006172:	4b10      	ldr	r3, [pc, #64]	@ (80061b4 <vPortEnterCritical+0x5c>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	3301      	adds	r3, #1
 8006178:	4a0e      	ldr	r2, [pc, #56]	@ (80061b4 <vPortEnterCritical+0x5c>)
 800617a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800617c:	4b0d      	ldr	r3, [pc, #52]	@ (80061b4 <vPortEnterCritical+0x5c>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d110      	bne.n	80061a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006184:	4b0c      	ldr	r3, [pc, #48]	@ (80061b8 <vPortEnterCritical+0x60>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00b      	beq.n	80061a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800618e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006192:	f383 8811 	msr	BASEPRI, r3
 8006196:	f3bf 8f6f 	isb	sy
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	603b      	str	r3, [r7, #0]
}
 80061a0:	bf00      	nop
 80061a2:	bf00      	nop
 80061a4:	e7fd      	b.n	80061a2 <vPortEnterCritical+0x4a>
	}
}
 80061a6:	bf00      	nop
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	20000078 	.word	0x20000078
 80061b8:	e000ed04 	.word	0xe000ed04

080061bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80061c2:	4b12      	ldr	r3, [pc, #72]	@ (800620c <vPortExitCritical+0x50>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10b      	bne.n	80061e2 <vPortExitCritical+0x26>
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	607b      	str	r3, [r7, #4]
}
 80061dc:	bf00      	nop
 80061de:	bf00      	nop
 80061e0:	e7fd      	b.n	80061de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80061e2:	4b0a      	ldr	r3, [pc, #40]	@ (800620c <vPortExitCritical+0x50>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	4a08      	ldr	r2, [pc, #32]	@ (800620c <vPortExitCritical+0x50>)
 80061ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80061ec:	4b07      	ldr	r3, [pc, #28]	@ (800620c <vPortExitCritical+0x50>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d105      	bne.n	8006200 <vPortExitCritical+0x44>
 80061f4:	2300      	movs	r3, #0
 80061f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	f383 8811 	msr	BASEPRI, r3
}
 80061fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr
 800620c:	20000078 	.word	0x20000078

08006210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006210:	f3ef 8009 	mrs	r0, PSP
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	4b15      	ldr	r3, [pc, #84]	@ (8006270 <pxCurrentTCBConst>)
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	f01e 0f10 	tst.w	lr, #16
 8006220:	bf08      	it	eq
 8006222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800622a:	6010      	str	r0, [r2, #0]
 800622c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006230:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006234:	f380 8811 	msr	BASEPRI, r0
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	f7ff f9ee 	bl	8005620 <vTaskSwitchContext>
 8006244:	f04f 0000 	mov.w	r0, #0
 8006248:	f380 8811 	msr	BASEPRI, r0
 800624c:	bc09      	pop	{r0, r3}
 800624e:	6819      	ldr	r1, [r3, #0]
 8006250:	6808      	ldr	r0, [r1, #0]
 8006252:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006256:	f01e 0f10 	tst.w	lr, #16
 800625a:	bf08      	it	eq
 800625c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006260:	f380 8809 	msr	PSP, r0
 8006264:	f3bf 8f6f 	isb	sy
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	f3af 8000 	nop.w

08006270 <pxCurrentTCBConst>:
 8006270:	2000041c 	.word	0x2000041c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop

08006278 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
	__asm volatile
 800627e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006282:	f383 8811 	msr	BASEPRI, r3
 8006286:	f3bf 8f6f 	isb	sy
 800628a:	f3bf 8f4f 	dsb	sy
 800628e:	607b      	str	r3, [r7, #4]
}
 8006290:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006292:	f7ff f90b 	bl	80054ac <xTaskIncrementTick>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d003      	beq.n	80062a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800629c:	4b06      	ldr	r3, [pc, #24]	@ (80062b8 <xPortSysTickHandler+0x40>)
 800629e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062a2:	601a      	str	r2, [r3, #0]
 80062a4:	2300      	movs	r3, #0
 80062a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	f383 8811 	msr	BASEPRI, r3
}
 80062ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80062b0:	bf00      	nop
 80062b2:	3708      	adds	r7, #8
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	e000ed04 	.word	0xe000ed04

080062bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80062c0:	4b0b      	ldr	r3, [pc, #44]	@ (80062f0 <vPortSetupTimerInterrupt+0x34>)
 80062c2:	2200      	movs	r2, #0
 80062c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80062c6:	4b0b      	ldr	r3, [pc, #44]	@ (80062f4 <vPortSetupTimerInterrupt+0x38>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80062cc:	4b0a      	ldr	r3, [pc, #40]	@ (80062f8 <vPortSetupTimerInterrupt+0x3c>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a0a      	ldr	r2, [pc, #40]	@ (80062fc <vPortSetupTimerInterrupt+0x40>)
 80062d2:	fba2 2303 	umull	r2, r3, r2, r3
 80062d6:	099b      	lsrs	r3, r3, #6
 80062d8:	4a09      	ldr	r2, [pc, #36]	@ (8006300 <vPortSetupTimerInterrupt+0x44>)
 80062da:	3b01      	subs	r3, #1
 80062dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80062de:	4b04      	ldr	r3, [pc, #16]	@ (80062f0 <vPortSetupTimerInterrupt+0x34>)
 80062e0:	2207      	movs	r2, #7
 80062e2:	601a      	str	r2, [r3, #0]
}
 80062e4:	bf00      	nop
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	e000e010 	.word	0xe000e010
 80062f4:	e000e018 	.word	0xe000e018
 80062f8:	2000006c 	.word	0x2000006c
 80062fc:	10624dd3 	.word	0x10624dd3
 8006300:	e000e014 	.word	0xe000e014

08006304 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006304:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006314 <vPortEnableVFP+0x10>
 8006308:	6801      	ldr	r1, [r0, #0]
 800630a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800630e:	6001      	str	r1, [r0, #0]
 8006310:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006312:	bf00      	nop
 8006314:	e000ed88 	.word	0xe000ed88

08006318 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800631e:	f3ef 8305 	mrs	r3, IPSR
 8006322:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2b0f      	cmp	r3, #15
 8006328:	d915      	bls.n	8006356 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800632a:	4a18      	ldr	r2, [pc, #96]	@ (800638c <vPortValidateInterruptPriority+0x74>)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	4413      	add	r3, r2
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006334:	4b16      	ldr	r3, [pc, #88]	@ (8006390 <vPortValidateInterruptPriority+0x78>)
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	7afa      	ldrb	r2, [r7, #11]
 800633a:	429a      	cmp	r2, r3
 800633c:	d20b      	bcs.n	8006356 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800633e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	607b      	str	r3, [r7, #4]
}
 8006350:	bf00      	nop
 8006352:	bf00      	nop
 8006354:	e7fd      	b.n	8006352 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006356:	4b0f      	ldr	r3, [pc, #60]	@ (8006394 <vPortValidateInterruptPriority+0x7c>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800635e:	4b0e      	ldr	r3, [pc, #56]	@ (8006398 <vPortValidateInterruptPriority+0x80>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	429a      	cmp	r2, r3
 8006364:	d90b      	bls.n	800637e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800636a:	f383 8811 	msr	BASEPRI, r3
 800636e:	f3bf 8f6f 	isb	sy
 8006372:	f3bf 8f4f 	dsb	sy
 8006376:	603b      	str	r3, [r7, #0]
}
 8006378:	bf00      	nop
 800637a:	bf00      	nop
 800637c:	e7fd      	b.n	800637a <vPortValidateInterruptPriority+0x62>
	}
 800637e:	bf00      	nop
 8006380:	3714      	adds	r7, #20
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	e000e3f0 	.word	0xe000e3f0
 8006390:	20000548 	.word	0x20000548
 8006394:	e000ed0c 	.word	0xe000ed0c
 8006398:	2000054c 	.word	0x2000054c

0800639c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b08a      	sub	sp, #40	@ 0x28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80063a4:	2300      	movs	r3, #0
 80063a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80063a8:	f7fe ffd4 	bl	8005354 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80063ac:	4b5c      	ldr	r3, [pc, #368]	@ (8006520 <pvPortMalloc+0x184>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d101      	bne.n	80063b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80063b4:	f000 f924 	bl	8006600 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80063b8:	4b5a      	ldr	r3, [pc, #360]	@ (8006524 <pvPortMalloc+0x188>)
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4013      	ands	r3, r2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f040 8095 	bne.w	80064f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d01e      	beq.n	800640a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80063cc:	2208      	movs	r2, #8
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4413      	add	r3, r2
 80063d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f003 0307 	and.w	r3, r3, #7
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d015      	beq.n	800640a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f023 0307 	bic.w	r3, r3, #7
 80063e4:	3308      	adds	r3, #8
 80063e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f003 0307 	and.w	r3, r3, #7
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00b      	beq.n	800640a <pvPortMalloc+0x6e>
	__asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	617b      	str	r3, [r7, #20]
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	e7fd      	b.n	8006406 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d06f      	beq.n	80064f0 <pvPortMalloc+0x154>
 8006410:	4b45      	ldr	r3, [pc, #276]	@ (8006528 <pvPortMalloc+0x18c>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	429a      	cmp	r2, r3
 8006418:	d86a      	bhi.n	80064f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800641a:	4b44      	ldr	r3, [pc, #272]	@ (800652c <pvPortMalloc+0x190>)
 800641c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800641e:	4b43      	ldr	r3, [pc, #268]	@ (800652c <pvPortMalloc+0x190>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006424:	e004      	b.n	8006430 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006428:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	429a      	cmp	r2, r3
 8006438:	d903      	bls.n	8006442 <pvPortMalloc+0xa6>
 800643a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1f1      	bne.n	8006426 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006442:	4b37      	ldr	r3, [pc, #220]	@ (8006520 <pvPortMalloc+0x184>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006448:	429a      	cmp	r2, r3
 800644a:	d051      	beq.n	80064f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800644c:	6a3b      	ldr	r3, [r7, #32]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2208      	movs	r2, #8
 8006452:	4413      	add	r3, r2
 8006454:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800645e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006460:	685a      	ldr	r2, [r3, #4]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	1ad2      	subs	r2, r2, r3
 8006466:	2308      	movs	r3, #8
 8006468:	005b      	lsls	r3, r3, #1
 800646a:	429a      	cmp	r2, r3
 800646c:	d920      	bls.n	80064b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800646e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4413      	add	r3, r2
 8006474:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	f003 0307 	and.w	r3, r3, #7
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00b      	beq.n	8006498 <pvPortMalloc+0xfc>
	__asm volatile
 8006480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006484:	f383 8811 	msr	BASEPRI, r3
 8006488:	f3bf 8f6f 	isb	sy
 800648c:	f3bf 8f4f 	dsb	sy
 8006490:	613b      	str	r3, [r7, #16]
}
 8006492:	bf00      	nop
 8006494:	bf00      	nop
 8006496:	e7fd      	b.n	8006494 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649a:	685a      	ldr	r2, [r3, #4]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	1ad2      	subs	r2, r2, r3
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80064aa:	69b8      	ldr	r0, [r7, #24]
 80064ac:	f000 f90a 	bl	80066c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80064b0:	4b1d      	ldr	r3, [pc, #116]	@ (8006528 <pvPortMalloc+0x18c>)
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006528 <pvPortMalloc+0x18c>)
 80064bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80064be:	4b1a      	ldr	r3, [pc, #104]	@ (8006528 <pvPortMalloc+0x18c>)
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006530 <pvPortMalloc+0x194>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d203      	bcs.n	80064d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80064ca:	4b17      	ldr	r3, [pc, #92]	@ (8006528 <pvPortMalloc+0x18c>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a18      	ldr	r2, [pc, #96]	@ (8006530 <pvPortMalloc+0x194>)
 80064d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80064d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d4:	685a      	ldr	r2, [r3, #4]
 80064d6:	4b13      	ldr	r3, [pc, #76]	@ (8006524 <pvPortMalloc+0x188>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	431a      	orrs	r2, r3
 80064dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80064e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e2:	2200      	movs	r2, #0
 80064e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80064e6:	4b13      	ldr	r3, [pc, #76]	@ (8006534 <pvPortMalloc+0x198>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	3301      	adds	r3, #1
 80064ec:	4a11      	ldr	r2, [pc, #68]	@ (8006534 <pvPortMalloc+0x198>)
 80064ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80064f0:	f7fe ff3e 	bl	8005370 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	f003 0307 	and.w	r3, r3, #7
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00b      	beq.n	8006516 <pvPortMalloc+0x17a>
	__asm volatile
 80064fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	60fb      	str	r3, [r7, #12]
}
 8006510:	bf00      	nop
 8006512:	bf00      	nop
 8006514:	e7fd      	b.n	8006512 <pvPortMalloc+0x176>
	return pvReturn;
 8006516:	69fb      	ldr	r3, [r7, #28]
}
 8006518:	4618      	mov	r0, r3
 800651a:	3728      	adds	r7, #40	@ 0x28
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	20004158 	.word	0x20004158
 8006524:	2000416c 	.word	0x2000416c
 8006528:	2000415c 	.word	0x2000415c
 800652c:	20004150 	.word	0x20004150
 8006530:	20004160 	.word	0x20004160
 8006534:	20004164 	.word	0x20004164

08006538 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d04f      	beq.n	80065ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800654a:	2308      	movs	r3, #8
 800654c:	425b      	negs	r3, r3
 800654e:	697a      	ldr	r2, [r7, #20]
 8006550:	4413      	add	r3, r2
 8006552:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	685a      	ldr	r2, [r3, #4]
 800655c:	4b25      	ldr	r3, [pc, #148]	@ (80065f4 <vPortFree+0xbc>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4013      	ands	r3, r2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10b      	bne.n	800657e <vPortFree+0x46>
	__asm volatile
 8006566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656a:	f383 8811 	msr	BASEPRI, r3
 800656e:	f3bf 8f6f 	isb	sy
 8006572:	f3bf 8f4f 	dsb	sy
 8006576:	60fb      	str	r3, [r7, #12]
}
 8006578:	bf00      	nop
 800657a:	bf00      	nop
 800657c:	e7fd      	b.n	800657a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00b      	beq.n	800659e <vPortFree+0x66>
	__asm volatile
 8006586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658a:	f383 8811 	msr	BASEPRI, r3
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	f3bf 8f4f 	dsb	sy
 8006596:	60bb      	str	r3, [r7, #8]
}
 8006598:	bf00      	nop
 800659a:	bf00      	nop
 800659c:	e7fd      	b.n	800659a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	685a      	ldr	r2, [r3, #4]
 80065a2:	4b14      	ldr	r3, [pc, #80]	@ (80065f4 <vPortFree+0xbc>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4013      	ands	r3, r2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d01e      	beq.n	80065ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d11a      	bne.n	80065ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	685a      	ldr	r2, [r3, #4]
 80065b8:	4b0e      	ldr	r3, [pc, #56]	@ (80065f4 <vPortFree+0xbc>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	43db      	mvns	r3, r3
 80065be:	401a      	ands	r2, r3
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065c4:	f7fe fec6 	bl	8005354 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	4b0a      	ldr	r3, [pc, #40]	@ (80065f8 <vPortFree+0xc0>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4413      	add	r3, r2
 80065d2:	4a09      	ldr	r2, [pc, #36]	@ (80065f8 <vPortFree+0xc0>)
 80065d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80065d6:	6938      	ldr	r0, [r7, #16]
 80065d8:	f000 f874 	bl	80066c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80065dc:	4b07      	ldr	r3, [pc, #28]	@ (80065fc <vPortFree+0xc4>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3301      	adds	r3, #1
 80065e2:	4a06      	ldr	r2, [pc, #24]	@ (80065fc <vPortFree+0xc4>)
 80065e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80065e6:	f7fe fec3 	bl	8005370 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80065ea:	bf00      	nop
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	2000416c 	.word	0x2000416c
 80065f8:	2000415c 	.word	0x2000415c
 80065fc:	20004168 	.word	0x20004168

08006600 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006606:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800660a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800660c:	4b27      	ldr	r3, [pc, #156]	@ (80066ac <prvHeapInit+0xac>)
 800660e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f003 0307 	and.w	r3, r3, #7
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00c      	beq.n	8006634 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	3307      	adds	r3, #7
 800661e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f023 0307 	bic.w	r3, r3, #7
 8006626:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006628:	68ba      	ldr	r2, [r7, #8]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	4a1f      	ldr	r2, [pc, #124]	@ (80066ac <prvHeapInit+0xac>)
 8006630:	4413      	add	r3, r2
 8006632:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006638:	4a1d      	ldr	r2, [pc, #116]	@ (80066b0 <prvHeapInit+0xb0>)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800663e:	4b1c      	ldr	r3, [pc, #112]	@ (80066b0 <prvHeapInit+0xb0>)
 8006640:	2200      	movs	r2, #0
 8006642:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	4413      	add	r3, r2
 800664a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800664c:	2208      	movs	r2, #8
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	1a9b      	subs	r3, r3, r2
 8006652:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f023 0307 	bic.w	r3, r3, #7
 800665a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4a15      	ldr	r2, [pc, #84]	@ (80066b4 <prvHeapInit+0xb4>)
 8006660:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006662:	4b14      	ldr	r3, [pc, #80]	@ (80066b4 <prvHeapInit+0xb4>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2200      	movs	r2, #0
 8006668:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800666a:	4b12      	ldr	r3, [pc, #72]	@ (80066b4 <prvHeapInit+0xb4>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2200      	movs	r2, #0
 8006670:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	1ad2      	subs	r2, r2, r3
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006680:	4b0c      	ldr	r3, [pc, #48]	@ (80066b4 <prvHeapInit+0xb4>)
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	4a0a      	ldr	r2, [pc, #40]	@ (80066b8 <prvHeapInit+0xb8>)
 800668e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	4a09      	ldr	r2, [pc, #36]	@ (80066bc <prvHeapInit+0xbc>)
 8006696:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006698:	4b09      	ldr	r3, [pc, #36]	@ (80066c0 <prvHeapInit+0xc0>)
 800669a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800669e:	601a      	str	r2, [r3, #0]
}
 80066a0:	bf00      	nop
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	20000550 	.word	0x20000550
 80066b0:	20004150 	.word	0x20004150
 80066b4:	20004158 	.word	0x20004158
 80066b8:	20004160 	.word	0x20004160
 80066bc:	2000415c 	.word	0x2000415c
 80066c0:	2000416c 	.word	0x2000416c

080066c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066cc:	4b28      	ldr	r3, [pc, #160]	@ (8006770 <prvInsertBlockIntoFreeList+0xac>)
 80066ce:	60fb      	str	r3, [r7, #12]
 80066d0:	e002      	b.n	80066d8 <prvInsertBlockIntoFreeList+0x14>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	60fb      	str	r3, [r7, #12]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d8f7      	bhi.n	80066d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	4413      	add	r3, r2
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d108      	bne.n	8006706 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	685a      	ldr	r2, [r3, #4]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	441a      	add	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	441a      	add	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	429a      	cmp	r2, r3
 8006718:	d118      	bne.n	800674c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	4b15      	ldr	r3, [pc, #84]	@ (8006774 <prvInsertBlockIntoFreeList+0xb0>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	429a      	cmp	r2, r3
 8006724:	d00d      	beq.n	8006742 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	685a      	ldr	r2, [r3, #4]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	441a      	add	r2, r3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	e008      	b.n	8006754 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006742:	4b0c      	ldr	r3, [pc, #48]	@ (8006774 <prvInsertBlockIntoFreeList+0xb0>)
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	601a      	str	r2, [r3, #0]
 800674a:	e003      	b.n	8006754 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	429a      	cmp	r2, r3
 800675a:	d002      	beq.n	8006762 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006762:	bf00      	nop
 8006764:	3714      	adds	r7, #20
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	20004150 	.word	0x20004150
 8006774:	20004158 	.word	0x20004158

08006778 <srand>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4b10      	ldr	r3, [pc, #64]	@ (80067bc <srand+0x44>)
 800677c:	681d      	ldr	r5, [r3, #0]
 800677e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006780:	4604      	mov	r4, r0
 8006782:	b9b3      	cbnz	r3, 80067b2 <srand+0x3a>
 8006784:	2018      	movs	r0, #24
 8006786:	f000 fa7d 	bl	8006c84 <malloc>
 800678a:	4602      	mov	r2, r0
 800678c:	6328      	str	r0, [r5, #48]	@ 0x30
 800678e:	b920      	cbnz	r0, 800679a <srand+0x22>
 8006790:	4b0b      	ldr	r3, [pc, #44]	@ (80067c0 <srand+0x48>)
 8006792:	480c      	ldr	r0, [pc, #48]	@ (80067c4 <srand+0x4c>)
 8006794:	2146      	movs	r1, #70	@ 0x46
 8006796:	f000 fa0d 	bl	8006bb4 <__assert_func>
 800679a:	490b      	ldr	r1, [pc, #44]	@ (80067c8 <srand+0x50>)
 800679c:	4b0b      	ldr	r3, [pc, #44]	@ (80067cc <srand+0x54>)
 800679e:	e9c0 1300 	strd	r1, r3, [r0]
 80067a2:	4b0b      	ldr	r3, [pc, #44]	@ (80067d0 <srand+0x58>)
 80067a4:	6083      	str	r3, [r0, #8]
 80067a6:	230b      	movs	r3, #11
 80067a8:	8183      	strh	r3, [r0, #12]
 80067aa:	2100      	movs	r1, #0
 80067ac:	2001      	movs	r0, #1
 80067ae:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80067b2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80067b4:	2200      	movs	r2, #0
 80067b6:	611c      	str	r4, [r3, #16]
 80067b8:	615a      	str	r2, [r3, #20]
 80067ba:	bd38      	pop	{r3, r4, r5, pc}
 80067bc:	20000088 	.word	0x20000088
 80067c0:	080085ac 	.word	0x080085ac
 80067c4:	080085c3 	.word	0x080085c3
 80067c8:	abcd330e 	.word	0xabcd330e
 80067cc:	e66d1234 	.word	0xe66d1234
 80067d0:	0005deec 	.word	0x0005deec

080067d4 <rand>:
 80067d4:	4b16      	ldr	r3, [pc, #88]	@ (8006830 <rand+0x5c>)
 80067d6:	b510      	push	{r4, lr}
 80067d8:	681c      	ldr	r4, [r3, #0]
 80067da:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80067dc:	b9b3      	cbnz	r3, 800680c <rand+0x38>
 80067de:	2018      	movs	r0, #24
 80067e0:	f000 fa50 	bl	8006c84 <malloc>
 80067e4:	4602      	mov	r2, r0
 80067e6:	6320      	str	r0, [r4, #48]	@ 0x30
 80067e8:	b920      	cbnz	r0, 80067f4 <rand+0x20>
 80067ea:	4b12      	ldr	r3, [pc, #72]	@ (8006834 <rand+0x60>)
 80067ec:	4812      	ldr	r0, [pc, #72]	@ (8006838 <rand+0x64>)
 80067ee:	2152      	movs	r1, #82	@ 0x52
 80067f0:	f000 f9e0 	bl	8006bb4 <__assert_func>
 80067f4:	4911      	ldr	r1, [pc, #68]	@ (800683c <rand+0x68>)
 80067f6:	4b12      	ldr	r3, [pc, #72]	@ (8006840 <rand+0x6c>)
 80067f8:	e9c0 1300 	strd	r1, r3, [r0]
 80067fc:	4b11      	ldr	r3, [pc, #68]	@ (8006844 <rand+0x70>)
 80067fe:	6083      	str	r3, [r0, #8]
 8006800:	230b      	movs	r3, #11
 8006802:	8183      	strh	r3, [r0, #12]
 8006804:	2100      	movs	r1, #0
 8006806:	2001      	movs	r0, #1
 8006808:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800680c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800680e:	480e      	ldr	r0, [pc, #56]	@ (8006848 <rand+0x74>)
 8006810:	690b      	ldr	r3, [r1, #16]
 8006812:	694c      	ldr	r4, [r1, #20]
 8006814:	4a0d      	ldr	r2, [pc, #52]	@ (800684c <rand+0x78>)
 8006816:	4358      	muls	r0, r3
 8006818:	fb02 0004 	mla	r0, r2, r4, r0
 800681c:	fba3 3202 	umull	r3, r2, r3, r2
 8006820:	3301      	adds	r3, #1
 8006822:	eb40 0002 	adc.w	r0, r0, r2
 8006826:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800682a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800682e:	bd10      	pop	{r4, pc}
 8006830:	20000088 	.word	0x20000088
 8006834:	080085ac 	.word	0x080085ac
 8006838:	080085c3 	.word	0x080085c3
 800683c:	abcd330e 	.word	0xabcd330e
 8006840:	e66d1234 	.word	0xe66d1234
 8006844:	0005deec 	.word	0x0005deec
 8006848:	5851f42d 	.word	0x5851f42d
 800684c:	4c957f2d 	.word	0x4c957f2d

08006850 <std>:
 8006850:	2300      	movs	r3, #0
 8006852:	b510      	push	{r4, lr}
 8006854:	4604      	mov	r4, r0
 8006856:	e9c0 3300 	strd	r3, r3, [r0]
 800685a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800685e:	6083      	str	r3, [r0, #8]
 8006860:	8181      	strh	r1, [r0, #12]
 8006862:	6643      	str	r3, [r0, #100]	@ 0x64
 8006864:	81c2      	strh	r2, [r0, #14]
 8006866:	6183      	str	r3, [r0, #24]
 8006868:	4619      	mov	r1, r3
 800686a:	2208      	movs	r2, #8
 800686c:	305c      	adds	r0, #92	@ 0x5c
 800686e:	f000 f916 	bl	8006a9e <memset>
 8006872:	4b0d      	ldr	r3, [pc, #52]	@ (80068a8 <std+0x58>)
 8006874:	6263      	str	r3, [r4, #36]	@ 0x24
 8006876:	4b0d      	ldr	r3, [pc, #52]	@ (80068ac <std+0x5c>)
 8006878:	62a3      	str	r3, [r4, #40]	@ 0x28
 800687a:	4b0d      	ldr	r3, [pc, #52]	@ (80068b0 <std+0x60>)
 800687c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800687e:	4b0d      	ldr	r3, [pc, #52]	@ (80068b4 <std+0x64>)
 8006880:	6323      	str	r3, [r4, #48]	@ 0x30
 8006882:	4b0d      	ldr	r3, [pc, #52]	@ (80068b8 <std+0x68>)
 8006884:	6224      	str	r4, [r4, #32]
 8006886:	429c      	cmp	r4, r3
 8006888:	d006      	beq.n	8006898 <std+0x48>
 800688a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800688e:	4294      	cmp	r4, r2
 8006890:	d002      	beq.n	8006898 <std+0x48>
 8006892:	33d0      	adds	r3, #208	@ 0xd0
 8006894:	429c      	cmp	r4, r3
 8006896:	d105      	bne.n	80068a4 <std+0x54>
 8006898:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800689c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068a0:	f000 b976 	b.w	8006b90 <__retarget_lock_init_recursive>
 80068a4:	bd10      	pop	{r4, pc}
 80068a6:	bf00      	nop
 80068a8:	08006a19 	.word	0x08006a19
 80068ac:	08006a3b 	.word	0x08006a3b
 80068b0:	08006a73 	.word	0x08006a73
 80068b4:	08006a97 	.word	0x08006a97
 80068b8:	20004170 	.word	0x20004170

080068bc <stdio_exit_handler>:
 80068bc:	4a02      	ldr	r2, [pc, #8]	@ (80068c8 <stdio_exit_handler+0xc>)
 80068be:	4903      	ldr	r1, [pc, #12]	@ (80068cc <stdio_exit_handler+0x10>)
 80068c0:	4803      	ldr	r0, [pc, #12]	@ (80068d0 <stdio_exit_handler+0x14>)
 80068c2:	f000 b869 	b.w	8006998 <_fwalk_sglue>
 80068c6:	bf00      	nop
 80068c8:	2000007c 	.word	0x2000007c
 80068cc:	080074c1 	.word	0x080074c1
 80068d0:	2000008c 	.word	0x2000008c

080068d4 <cleanup_stdio>:
 80068d4:	6841      	ldr	r1, [r0, #4]
 80068d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006908 <cleanup_stdio+0x34>)
 80068d8:	4299      	cmp	r1, r3
 80068da:	b510      	push	{r4, lr}
 80068dc:	4604      	mov	r4, r0
 80068de:	d001      	beq.n	80068e4 <cleanup_stdio+0x10>
 80068e0:	f000 fdee 	bl	80074c0 <_fflush_r>
 80068e4:	68a1      	ldr	r1, [r4, #8]
 80068e6:	4b09      	ldr	r3, [pc, #36]	@ (800690c <cleanup_stdio+0x38>)
 80068e8:	4299      	cmp	r1, r3
 80068ea:	d002      	beq.n	80068f2 <cleanup_stdio+0x1e>
 80068ec:	4620      	mov	r0, r4
 80068ee:	f000 fde7 	bl	80074c0 <_fflush_r>
 80068f2:	68e1      	ldr	r1, [r4, #12]
 80068f4:	4b06      	ldr	r3, [pc, #24]	@ (8006910 <cleanup_stdio+0x3c>)
 80068f6:	4299      	cmp	r1, r3
 80068f8:	d004      	beq.n	8006904 <cleanup_stdio+0x30>
 80068fa:	4620      	mov	r0, r4
 80068fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006900:	f000 bdde 	b.w	80074c0 <_fflush_r>
 8006904:	bd10      	pop	{r4, pc}
 8006906:	bf00      	nop
 8006908:	20004170 	.word	0x20004170
 800690c:	200041d8 	.word	0x200041d8
 8006910:	20004240 	.word	0x20004240

08006914 <global_stdio_init.part.0>:
 8006914:	b510      	push	{r4, lr}
 8006916:	4b0b      	ldr	r3, [pc, #44]	@ (8006944 <global_stdio_init.part.0+0x30>)
 8006918:	4c0b      	ldr	r4, [pc, #44]	@ (8006948 <global_stdio_init.part.0+0x34>)
 800691a:	4a0c      	ldr	r2, [pc, #48]	@ (800694c <global_stdio_init.part.0+0x38>)
 800691c:	601a      	str	r2, [r3, #0]
 800691e:	4620      	mov	r0, r4
 8006920:	2200      	movs	r2, #0
 8006922:	2104      	movs	r1, #4
 8006924:	f7ff ff94 	bl	8006850 <std>
 8006928:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800692c:	2201      	movs	r2, #1
 800692e:	2109      	movs	r1, #9
 8006930:	f7ff ff8e 	bl	8006850 <std>
 8006934:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006938:	2202      	movs	r2, #2
 800693a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800693e:	2112      	movs	r1, #18
 8006940:	f7ff bf86 	b.w	8006850 <std>
 8006944:	200042a8 	.word	0x200042a8
 8006948:	20004170 	.word	0x20004170
 800694c:	080068bd 	.word	0x080068bd

08006950 <__sfp_lock_acquire>:
 8006950:	4801      	ldr	r0, [pc, #4]	@ (8006958 <__sfp_lock_acquire+0x8>)
 8006952:	f000 b91e 	b.w	8006b92 <__retarget_lock_acquire_recursive>
 8006956:	bf00      	nop
 8006958:	200042b1 	.word	0x200042b1

0800695c <__sfp_lock_release>:
 800695c:	4801      	ldr	r0, [pc, #4]	@ (8006964 <__sfp_lock_release+0x8>)
 800695e:	f000 b919 	b.w	8006b94 <__retarget_lock_release_recursive>
 8006962:	bf00      	nop
 8006964:	200042b1 	.word	0x200042b1

08006968 <__sinit>:
 8006968:	b510      	push	{r4, lr}
 800696a:	4604      	mov	r4, r0
 800696c:	f7ff fff0 	bl	8006950 <__sfp_lock_acquire>
 8006970:	6a23      	ldr	r3, [r4, #32]
 8006972:	b11b      	cbz	r3, 800697c <__sinit+0x14>
 8006974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006978:	f7ff bff0 	b.w	800695c <__sfp_lock_release>
 800697c:	4b04      	ldr	r3, [pc, #16]	@ (8006990 <__sinit+0x28>)
 800697e:	6223      	str	r3, [r4, #32]
 8006980:	4b04      	ldr	r3, [pc, #16]	@ (8006994 <__sinit+0x2c>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1f5      	bne.n	8006974 <__sinit+0xc>
 8006988:	f7ff ffc4 	bl	8006914 <global_stdio_init.part.0>
 800698c:	e7f2      	b.n	8006974 <__sinit+0xc>
 800698e:	bf00      	nop
 8006990:	080068d5 	.word	0x080068d5
 8006994:	200042a8 	.word	0x200042a8

08006998 <_fwalk_sglue>:
 8006998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800699c:	4607      	mov	r7, r0
 800699e:	4688      	mov	r8, r1
 80069a0:	4614      	mov	r4, r2
 80069a2:	2600      	movs	r6, #0
 80069a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069a8:	f1b9 0901 	subs.w	r9, r9, #1
 80069ac:	d505      	bpl.n	80069ba <_fwalk_sglue+0x22>
 80069ae:	6824      	ldr	r4, [r4, #0]
 80069b0:	2c00      	cmp	r4, #0
 80069b2:	d1f7      	bne.n	80069a4 <_fwalk_sglue+0xc>
 80069b4:	4630      	mov	r0, r6
 80069b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ba:	89ab      	ldrh	r3, [r5, #12]
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d907      	bls.n	80069d0 <_fwalk_sglue+0x38>
 80069c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069c4:	3301      	adds	r3, #1
 80069c6:	d003      	beq.n	80069d0 <_fwalk_sglue+0x38>
 80069c8:	4629      	mov	r1, r5
 80069ca:	4638      	mov	r0, r7
 80069cc:	47c0      	blx	r8
 80069ce:	4306      	orrs	r6, r0
 80069d0:	3568      	adds	r5, #104	@ 0x68
 80069d2:	e7e9      	b.n	80069a8 <_fwalk_sglue+0x10>

080069d4 <siprintf>:
 80069d4:	b40e      	push	{r1, r2, r3}
 80069d6:	b510      	push	{r4, lr}
 80069d8:	b09d      	sub	sp, #116	@ 0x74
 80069da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80069dc:	9002      	str	r0, [sp, #8]
 80069de:	9006      	str	r0, [sp, #24]
 80069e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80069e4:	480a      	ldr	r0, [pc, #40]	@ (8006a10 <siprintf+0x3c>)
 80069e6:	9107      	str	r1, [sp, #28]
 80069e8:	9104      	str	r1, [sp, #16]
 80069ea:	490a      	ldr	r1, [pc, #40]	@ (8006a14 <siprintf+0x40>)
 80069ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80069f0:	9105      	str	r1, [sp, #20]
 80069f2:	2400      	movs	r4, #0
 80069f4:	a902      	add	r1, sp, #8
 80069f6:	6800      	ldr	r0, [r0, #0]
 80069f8:	9301      	str	r3, [sp, #4]
 80069fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80069fc:	f000 fa54 	bl	8006ea8 <_svfiprintf_r>
 8006a00:	9b02      	ldr	r3, [sp, #8]
 8006a02:	701c      	strb	r4, [r3, #0]
 8006a04:	b01d      	add	sp, #116	@ 0x74
 8006a06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a0a:	b003      	add	sp, #12
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	20000088 	.word	0x20000088
 8006a14:	ffff0208 	.word	0xffff0208

08006a18 <__sread>:
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a20:	f000 f868 	bl	8006af4 <_read_r>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	bfab      	itete	ge
 8006a28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a2c:	181b      	addge	r3, r3, r0
 8006a2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a32:	bfac      	ite	ge
 8006a34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a36:	81a3      	strhlt	r3, [r4, #12]
 8006a38:	bd10      	pop	{r4, pc}

08006a3a <__swrite>:
 8006a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3e:	461f      	mov	r7, r3
 8006a40:	898b      	ldrh	r3, [r1, #12]
 8006a42:	05db      	lsls	r3, r3, #23
 8006a44:	4605      	mov	r5, r0
 8006a46:	460c      	mov	r4, r1
 8006a48:	4616      	mov	r6, r2
 8006a4a:	d505      	bpl.n	8006a58 <__swrite+0x1e>
 8006a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a50:	2302      	movs	r3, #2
 8006a52:	2200      	movs	r2, #0
 8006a54:	f000 f83c 	bl	8006ad0 <_lseek_r>
 8006a58:	89a3      	ldrh	r3, [r4, #12]
 8006a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a62:	81a3      	strh	r3, [r4, #12]
 8006a64:	4632      	mov	r2, r6
 8006a66:	463b      	mov	r3, r7
 8006a68:	4628      	mov	r0, r5
 8006a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a6e:	f000 b853 	b.w	8006b18 <_write_r>

08006a72 <__sseek>:
 8006a72:	b510      	push	{r4, lr}
 8006a74:	460c      	mov	r4, r1
 8006a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a7a:	f000 f829 	bl	8006ad0 <_lseek_r>
 8006a7e:	1c43      	adds	r3, r0, #1
 8006a80:	89a3      	ldrh	r3, [r4, #12]
 8006a82:	bf15      	itete	ne
 8006a84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a8e:	81a3      	strheq	r3, [r4, #12]
 8006a90:	bf18      	it	ne
 8006a92:	81a3      	strhne	r3, [r4, #12]
 8006a94:	bd10      	pop	{r4, pc}

08006a96 <__sclose>:
 8006a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a9a:	f000 b809 	b.w	8006ab0 <_close_r>

08006a9e <memset>:
 8006a9e:	4402      	add	r2, r0
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d100      	bne.n	8006aa8 <memset+0xa>
 8006aa6:	4770      	bx	lr
 8006aa8:	f803 1b01 	strb.w	r1, [r3], #1
 8006aac:	e7f9      	b.n	8006aa2 <memset+0x4>
	...

08006ab0 <_close_r>:
 8006ab0:	b538      	push	{r3, r4, r5, lr}
 8006ab2:	4d06      	ldr	r5, [pc, #24]	@ (8006acc <_close_r+0x1c>)
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	4608      	mov	r0, r1
 8006aba:	602b      	str	r3, [r5, #0]
 8006abc:	f7fb fca8 	bl	8002410 <_close>
 8006ac0:	1c43      	adds	r3, r0, #1
 8006ac2:	d102      	bne.n	8006aca <_close_r+0x1a>
 8006ac4:	682b      	ldr	r3, [r5, #0]
 8006ac6:	b103      	cbz	r3, 8006aca <_close_r+0x1a>
 8006ac8:	6023      	str	r3, [r4, #0]
 8006aca:	bd38      	pop	{r3, r4, r5, pc}
 8006acc:	200042ac 	.word	0x200042ac

08006ad0 <_lseek_r>:
 8006ad0:	b538      	push	{r3, r4, r5, lr}
 8006ad2:	4d07      	ldr	r5, [pc, #28]	@ (8006af0 <_lseek_r+0x20>)
 8006ad4:	4604      	mov	r4, r0
 8006ad6:	4608      	mov	r0, r1
 8006ad8:	4611      	mov	r1, r2
 8006ada:	2200      	movs	r2, #0
 8006adc:	602a      	str	r2, [r5, #0]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	f7fb fcbd 	bl	800245e <_lseek>
 8006ae4:	1c43      	adds	r3, r0, #1
 8006ae6:	d102      	bne.n	8006aee <_lseek_r+0x1e>
 8006ae8:	682b      	ldr	r3, [r5, #0]
 8006aea:	b103      	cbz	r3, 8006aee <_lseek_r+0x1e>
 8006aec:	6023      	str	r3, [r4, #0]
 8006aee:	bd38      	pop	{r3, r4, r5, pc}
 8006af0:	200042ac 	.word	0x200042ac

08006af4 <_read_r>:
 8006af4:	b538      	push	{r3, r4, r5, lr}
 8006af6:	4d07      	ldr	r5, [pc, #28]	@ (8006b14 <_read_r+0x20>)
 8006af8:	4604      	mov	r4, r0
 8006afa:	4608      	mov	r0, r1
 8006afc:	4611      	mov	r1, r2
 8006afe:	2200      	movs	r2, #0
 8006b00:	602a      	str	r2, [r5, #0]
 8006b02:	461a      	mov	r2, r3
 8006b04:	f7fb fc4b 	bl	800239e <_read>
 8006b08:	1c43      	adds	r3, r0, #1
 8006b0a:	d102      	bne.n	8006b12 <_read_r+0x1e>
 8006b0c:	682b      	ldr	r3, [r5, #0]
 8006b0e:	b103      	cbz	r3, 8006b12 <_read_r+0x1e>
 8006b10:	6023      	str	r3, [r4, #0]
 8006b12:	bd38      	pop	{r3, r4, r5, pc}
 8006b14:	200042ac 	.word	0x200042ac

08006b18 <_write_r>:
 8006b18:	b538      	push	{r3, r4, r5, lr}
 8006b1a:	4d07      	ldr	r5, [pc, #28]	@ (8006b38 <_write_r+0x20>)
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	4608      	mov	r0, r1
 8006b20:	4611      	mov	r1, r2
 8006b22:	2200      	movs	r2, #0
 8006b24:	602a      	str	r2, [r5, #0]
 8006b26:	461a      	mov	r2, r3
 8006b28:	f7fb fc56 	bl	80023d8 <_write>
 8006b2c:	1c43      	adds	r3, r0, #1
 8006b2e:	d102      	bne.n	8006b36 <_write_r+0x1e>
 8006b30:	682b      	ldr	r3, [r5, #0]
 8006b32:	b103      	cbz	r3, 8006b36 <_write_r+0x1e>
 8006b34:	6023      	str	r3, [r4, #0]
 8006b36:	bd38      	pop	{r3, r4, r5, pc}
 8006b38:	200042ac 	.word	0x200042ac

08006b3c <__errno>:
 8006b3c:	4b01      	ldr	r3, [pc, #4]	@ (8006b44 <__errno+0x8>)
 8006b3e:	6818      	ldr	r0, [r3, #0]
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	20000088 	.word	0x20000088

08006b48 <__libc_init_array>:
 8006b48:	b570      	push	{r4, r5, r6, lr}
 8006b4a:	4d0d      	ldr	r5, [pc, #52]	@ (8006b80 <__libc_init_array+0x38>)
 8006b4c:	4c0d      	ldr	r4, [pc, #52]	@ (8006b84 <__libc_init_array+0x3c>)
 8006b4e:	1b64      	subs	r4, r4, r5
 8006b50:	10a4      	asrs	r4, r4, #2
 8006b52:	2600      	movs	r6, #0
 8006b54:	42a6      	cmp	r6, r4
 8006b56:	d109      	bne.n	8006b6c <__libc_init_array+0x24>
 8006b58:	4d0b      	ldr	r5, [pc, #44]	@ (8006b88 <__libc_init_array+0x40>)
 8006b5a:	4c0c      	ldr	r4, [pc, #48]	@ (8006b8c <__libc_init_array+0x44>)
 8006b5c:	f000 ffee 	bl	8007b3c <_init>
 8006b60:	1b64      	subs	r4, r4, r5
 8006b62:	10a4      	asrs	r4, r4, #2
 8006b64:	2600      	movs	r6, #0
 8006b66:	42a6      	cmp	r6, r4
 8006b68:	d105      	bne.n	8006b76 <__libc_init_array+0x2e>
 8006b6a:	bd70      	pop	{r4, r5, r6, pc}
 8006b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b70:	4798      	blx	r3
 8006b72:	3601      	adds	r6, #1
 8006b74:	e7ee      	b.n	8006b54 <__libc_init_array+0xc>
 8006b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b7a:	4798      	blx	r3
 8006b7c:	3601      	adds	r6, #1
 8006b7e:	e7f2      	b.n	8006b66 <__libc_init_array+0x1e>
 8006b80:	08008694 	.word	0x08008694
 8006b84:	08008694 	.word	0x08008694
 8006b88:	08008694 	.word	0x08008694
 8006b8c:	08008698 	.word	0x08008698

08006b90 <__retarget_lock_init_recursive>:
 8006b90:	4770      	bx	lr

08006b92 <__retarget_lock_acquire_recursive>:
 8006b92:	4770      	bx	lr

08006b94 <__retarget_lock_release_recursive>:
 8006b94:	4770      	bx	lr

08006b96 <memcpy>:
 8006b96:	440a      	add	r2, r1
 8006b98:	4291      	cmp	r1, r2
 8006b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b9e:	d100      	bne.n	8006ba2 <memcpy+0xc>
 8006ba0:	4770      	bx	lr
 8006ba2:	b510      	push	{r4, lr}
 8006ba4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ba8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bac:	4291      	cmp	r1, r2
 8006bae:	d1f9      	bne.n	8006ba4 <memcpy+0xe>
 8006bb0:	bd10      	pop	{r4, pc}
	...

08006bb4 <__assert_func>:
 8006bb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006bb6:	4614      	mov	r4, r2
 8006bb8:	461a      	mov	r2, r3
 8006bba:	4b09      	ldr	r3, [pc, #36]	@ (8006be0 <__assert_func+0x2c>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	68d8      	ldr	r0, [r3, #12]
 8006bc2:	b14c      	cbz	r4, 8006bd8 <__assert_func+0x24>
 8006bc4:	4b07      	ldr	r3, [pc, #28]	@ (8006be4 <__assert_func+0x30>)
 8006bc6:	9100      	str	r1, [sp, #0]
 8006bc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006bcc:	4906      	ldr	r1, [pc, #24]	@ (8006be8 <__assert_func+0x34>)
 8006bce:	462b      	mov	r3, r5
 8006bd0:	f000 fc9e 	bl	8007510 <fiprintf>
 8006bd4:	f000 fcd8 	bl	8007588 <abort>
 8006bd8:	4b04      	ldr	r3, [pc, #16]	@ (8006bec <__assert_func+0x38>)
 8006bda:	461c      	mov	r4, r3
 8006bdc:	e7f3      	b.n	8006bc6 <__assert_func+0x12>
 8006bde:	bf00      	nop
 8006be0:	20000088 	.word	0x20000088
 8006be4:	0800861b 	.word	0x0800861b
 8006be8:	08008628 	.word	0x08008628
 8006bec:	08008656 	.word	0x08008656

08006bf0 <_free_r>:
 8006bf0:	b538      	push	{r3, r4, r5, lr}
 8006bf2:	4605      	mov	r5, r0
 8006bf4:	2900      	cmp	r1, #0
 8006bf6:	d041      	beq.n	8006c7c <_free_r+0x8c>
 8006bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bfc:	1f0c      	subs	r4, r1, #4
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	bfb8      	it	lt
 8006c02:	18e4      	addlt	r4, r4, r3
 8006c04:	f000 f8e8 	bl	8006dd8 <__malloc_lock>
 8006c08:	4a1d      	ldr	r2, [pc, #116]	@ (8006c80 <_free_r+0x90>)
 8006c0a:	6813      	ldr	r3, [r2, #0]
 8006c0c:	b933      	cbnz	r3, 8006c1c <_free_r+0x2c>
 8006c0e:	6063      	str	r3, [r4, #4]
 8006c10:	6014      	str	r4, [r2, #0]
 8006c12:	4628      	mov	r0, r5
 8006c14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c18:	f000 b8e4 	b.w	8006de4 <__malloc_unlock>
 8006c1c:	42a3      	cmp	r3, r4
 8006c1e:	d908      	bls.n	8006c32 <_free_r+0x42>
 8006c20:	6820      	ldr	r0, [r4, #0]
 8006c22:	1821      	adds	r1, r4, r0
 8006c24:	428b      	cmp	r3, r1
 8006c26:	bf01      	itttt	eq
 8006c28:	6819      	ldreq	r1, [r3, #0]
 8006c2a:	685b      	ldreq	r3, [r3, #4]
 8006c2c:	1809      	addeq	r1, r1, r0
 8006c2e:	6021      	streq	r1, [r4, #0]
 8006c30:	e7ed      	b.n	8006c0e <_free_r+0x1e>
 8006c32:	461a      	mov	r2, r3
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	b10b      	cbz	r3, 8006c3c <_free_r+0x4c>
 8006c38:	42a3      	cmp	r3, r4
 8006c3a:	d9fa      	bls.n	8006c32 <_free_r+0x42>
 8006c3c:	6811      	ldr	r1, [r2, #0]
 8006c3e:	1850      	adds	r0, r2, r1
 8006c40:	42a0      	cmp	r0, r4
 8006c42:	d10b      	bne.n	8006c5c <_free_r+0x6c>
 8006c44:	6820      	ldr	r0, [r4, #0]
 8006c46:	4401      	add	r1, r0
 8006c48:	1850      	adds	r0, r2, r1
 8006c4a:	4283      	cmp	r3, r0
 8006c4c:	6011      	str	r1, [r2, #0]
 8006c4e:	d1e0      	bne.n	8006c12 <_free_r+0x22>
 8006c50:	6818      	ldr	r0, [r3, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	6053      	str	r3, [r2, #4]
 8006c56:	4408      	add	r0, r1
 8006c58:	6010      	str	r0, [r2, #0]
 8006c5a:	e7da      	b.n	8006c12 <_free_r+0x22>
 8006c5c:	d902      	bls.n	8006c64 <_free_r+0x74>
 8006c5e:	230c      	movs	r3, #12
 8006c60:	602b      	str	r3, [r5, #0]
 8006c62:	e7d6      	b.n	8006c12 <_free_r+0x22>
 8006c64:	6820      	ldr	r0, [r4, #0]
 8006c66:	1821      	adds	r1, r4, r0
 8006c68:	428b      	cmp	r3, r1
 8006c6a:	bf04      	itt	eq
 8006c6c:	6819      	ldreq	r1, [r3, #0]
 8006c6e:	685b      	ldreq	r3, [r3, #4]
 8006c70:	6063      	str	r3, [r4, #4]
 8006c72:	bf04      	itt	eq
 8006c74:	1809      	addeq	r1, r1, r0
 8006c76:	6021      	streq	r1, [r4, #0]
 8006c78:	6054      	str	r4, [r2, #4]
 8006c7a:	e7ca      	b.n	8006c12 <_free_r+0x22>
 8006c7c:	bd38      	pop	{r3, r4, r5, pc}
 8006c7e:	bf00      	nop
 8006c80:	200042b8 	.word	0x200042b8

08006c84 <malloc>:
 8006c84:	4b02      	ldr	r3, [pc, #8]	@ (8006c90 <malloc+0xc>)
 8006c86:	4601      	mov	r1, r0
 8006c88:	6818      	ldr	r0, [r3, #0]
 8006c8a:	f000 b825 	b.w	8006cd8 <_malloc_r>
 8006c8e:	bf00      	nop
 8006c90:	20000088 	.word	0x20000088

08006c94 <sbrk_aligned>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	4e0f      	ldr	r6, [pc, #60]	@ (8006cd4 <sbrk_aligned+0x40>)
 8006c98:	460c      	mov	r4, r1
 8006c9a:	6831      	ldr	r1, [r6, #0]
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	b911      	cbnz	r1, 8006ca6 <sbrk_aligned+0x12>
 8006ca0:	f000 fc62 	bl	8007568 <_sbrk_r>
 8006ca4:	6030      	str	r0, [r6, #0]
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	4628      	mov	r0, r5
 8006caa:	f000 fc5d 	bl	8007568 <_sbrk_r>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	d103      	bne.n	8006cba <sbrk_aligned+0x26>
 8006cb2:	f04f 34ff 	mov.w	r4, #4294967295
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	bd70      	pop	{r4, r5, r6, pc}
 8006cba:	1cc4      	adds	r4, r0, #3
 8006cbc:	f024 0403 	bic.w	r4, r4, #3
 8006cc0:	42a0      	cmp	r0, r4
 8006cc2:	d0f8      	beq.n	8006cb6 <sbrk_aligned+0x22>
 8006cc4:	1a21      	subs	r1, r4, r0
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	f000 fc4e 	bl	8007568 <_sbrk_r>
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d1f2      	bne.n	8006cb6 <sbrk_aligned+0x22>
 8006cd0:	e7ef      	b.n	8006cb2 <sbrk_aligned+0x1e>
 8006cd2:	bf00      	nop
 8006cd4:	200042b4 	.word	0x200042b4

08006cd8 <_malloc_r>:
 8006cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cdc:	1ccd      	adds	r5, r1, #3
 8006cde:	f025 0503 	bic.w	r5, r5, #3
 8006ce2:	3508      	adds	r5, #8
 8006ce4:	2d0c      	cmp	r5, #12
 8006ce6:	bf38      	it	cc
 8006ce8:	250c      	movcc	r5, #12
 8006cea:	2d00      	cmp	r5, #0
 8006cec:	4606      	mov	r6, r0
 8006cee:	db01      	blt.n	8006cf4 <_malloc_r+0x1c>
 8006cf0:	42a9      	cmp	r1, r5
 8006cf2:	d904      	bls.n	8006cfe <_malloc_r+0x26>
 8006cf4:	230c      	movs	r3, #12
 8006cf6:	6033      	str	r3, [r6, #0]
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dd4 <_malloc_r+0xfc>
 8006d02:	f000 f869 	bl	8006dd8 <__malloc_lock>
 8006d06:	f8d8 3000 	ldr.w	r3, [r8]
 8006d0a:	461c      	mov	r4, r3
 8006d0c:	bb44      	cbnz	r4, 8006d60 <_malloc_r+0x88>
 8006d0e:	4629      	mov	r1, r5
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7ff ffbf 	bl	8006c94 <sbrk_aligned>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	4604      	mov	r4, r0
 8006d1a:	d158      	bne.n	8006dce <_malloc_r+0xf6>
 8006d1c:	f8d8 4000 	ldr.w	r4, [r8]
 8006d20:	4627      	mov	r7, r4
 8006d22:	2f00      	cmp	r7, #0
 8006d24:	d143      	bne.n	8006dae <_malloc_r+0xd6>
 8006d26:	2c00      	cmp	r4, #0
 8006d28:	d04b      	beq.n	8006dc2 <_malloc_r+0xea>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	4639      	mov	r1, r7
 8006d2e:	4630      	mov	r0, r6
 8006d30:	eb04 0903 	add.w	r9, r4, r3
 8006d34:	f000 fc18 	bl	8007568 <_sbrk_r>
 8006d38:	4581      	cmp	r9, r0
 8006d3a:	d142      	bne.n	8006dc2 <_malloc_r+0xea>
 8006d3c:	6821      	ldr	r1, [r4, #0]
 8006d3e:	1a6d      	subs	r5, r5, r1
 8006d40:	4629      	mov	r1, r5
 8006d42:	4630      	mov	r0, r6
 8006d44:	f7ff ffa6 	bl	8006c94 <sbrk_aligned>
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d03a      	beq.n	8006dc2 <_malloc_r+0xea>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	442b      	add	r3, r5
 8006d50:	6023      	str	r3, [r4, #0]
 8006d52:	f8d8 3000 	ldr.w	r3, [r8]
 8006d56:	685a      	ldr	r2, [r3, #4]
 8006d58:	bb62      	cbnz	r2, 8006db4 <_malloc_r+0xdc>
 8006d5a:	f8c8 7000 	str.w	r7, [r8]
 8006d5e:	e00f      	b.n	8006d80 <_malloc_r+0xa8>
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	1b52      	subs	r2, r2, r5
 8006d64:	d420      	bmi.n	8006da8 <_malloc_r+0xd0>
 8006d66:	2a0b      	cmp	r2, #11
 8006d68:	d917      	bls.n	8006d9a <_malloc_r+0xc2>
 8006d6a:	1961      	adds	r1, r4, r5
 8006d6c:	42a3      	cmp	r3, r4
 8006d6e:	6025      	str	r5, [r4, #0]
 8006d70:	bf18      	it	ne
 8006d72:	6059      	strne	r1, [r3, #4]
 8006d74:	6863      	ldr	r3, [r4, #4]
 8006d76:	bf08      	it	eq
 8006d78:	f8c8 1000 	streq.w	r1, [r8]
 8006d7c:	5162      	str	r2, [r4, r5]
 8006d7e:	604b      	str	r3, [r1, #4]
 8006d80:	4630      	mov	r0, r6
 8006d82:	f000 f82f 	bl	8006de4 <__malloc_unlock>
 8006d86:	f104 000b 	add.w	r0, r4, #11
 8006d8a:	1d23      	adds	r3, r4, #4
 8006d8c:	f020 0007 	bic.w	r0, r0, #7
 8006d90:	1ac2      	subs	r2, r0, r3
 8006d92:	bf1c      	itt	ne
 8006d94:	1a1b      	subne	r3, r3, r0
 8006d96:	50a3      	strne	r3, [r4, r2]
 8006d98:	e7af      	b.n	8006cfa <_malloc_r+0x22>
 8006d9a:	6862      	ldr	r2, [r4, #4]
 8006d9c:	42a3      	cmp	r3, r4
 8006d9e:	bf0c      	ite	eq
 8006da0:	f8c8 2000 	streq.w	r2, [r8]
 8006da4:	605a      	strne	r2, [r3, #4]
 8006da6:	e7eb      	b.n	8006d80 <_malloc_r+0xa8>
 8006da8:	4623      	mov	r3, r4
 8006daa:	6864      	ldr	r4, [r4, #4]
 8006dac:	e7ae      	b.n	8006d0c <_malloc_r+0x34>
 8006dae:	463c      	mov	r4, r7
 8006db0:	687f      	ldr	r7, [r7, #4]
 8006db2:	e7b6      	b.n	8006d22 <_malloc_r+0x4a>
 8006db4:	461a      	mov	r2, r3
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	d1fb      	bne.n	8006db4 <_malloc_r+0xdc>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	6053      	str	r3, [r2, #4]
 8006dc0:	e7de      	b.n	8006d80 <_malloc_r+0xa8>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	6033      	str	r3, [r6, #0]
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f000 f80c 	bl	8006de4 <__malloc_unlock>
 8006dcc:	e794      	b.n	8006cf8 <_malloc_r+0x20>
 8006dce:	6005      	str	r5, [r0, #0]
 8006dd0:	e7d6      	b.n	8006d80 <_malloc_r+0xa8>
 8006dd2:	bf00      	nop
 8006dd4:	200042b8 	.word	0x200042b8

08006dd8 <__malloc_lock>:
 8006dd8:	4801      	ldr	r0, [pc, #4]	@ (8006de0 <__malloc_lock+0x8>)
 8006dda:	f7ff beda 	b.w	8006b92 <__retarget_lock_acquire_recursive>
 8006dde:	bf00      	nop
 8006de0:	200042b0 	.word	0x200042b0

08006de4 <__malloc_unlock>:
 8006de4:	4801      	ldr	r0, [pc, #4]	@ (8006dec <__malloc_unlock+0x8>)
 8006de6:	f7ff bed5 	b.w	8006b94 <__retarget_lock_release_recursive>
 8006dea:	bf00      	nop
 8006dec:	200042b0 	.word	0x200042b0

08006df0 <__ssputs_r>:
 8006df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006df4:	688e      	ldr	r6, [r1, #8]
 8006df6:	461f      	mov	r7, r3
 8006df8:	42be      	cmp	r6, r7
 8006dfa:	680b      	ldr	r3, [r1, #0]
 8006dfc:	4682      	mov	sl, r0
 8006dfe:	460c      	mov	r4, r1
 8006e00:	4690      	mov	r8, r2
 8006e02:	d82d      	bhi.n	8006e60 <__ssputs_r+0x70>
 8006e04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e0c:	d026      	beq.n	8006e5c <__ssputs_r+0x6c>
 8006e0e:	6965      	ldr	r5, [r4, #20]
 8006e10:	6909      	ldr	r1, [r1, #16]
 8006e12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e16:	eba3 0901 	sub.w	r9, r3, r1
 8006e1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e1e:	1c7b      	adds	r3, r7, #1
 8006e20:	444b      	add	r3, r9
 8006e22:	106d      	asrs	r5, r5, #1
 8006e24:	429d      	cmp	r5, r3
 8006e26:	bf38      	it	cc
 8006e28:	461d      	movcc	r5, r3
 8006e2a:	0553      	lsls	r3, r2, #21
 8006e2c:	d527      	bpl.n	8006e7e <__ssputs_r+0x8e>
 8006e2e:	4629      	mov	r1, r5
 8006e30:	f7ff ff52 	bl	8006cd8 <_malloc_r>
 8006e34:	4606      	mov	r6, r0
 8006e36:	b360      	cbz	r0, 8006e92 <__ssputs_r+0xa2>
 8006e38:	6921      	ldr	r1, [r4, #16]
 8006e3a:	464a      	mov	r2, r9
 8006e3c:	f7ff feab 	bl	8006b96 <memcpy>
 8006e40:	89a3      	ldrh	r3, [r4, #12]
 8006e42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e4a:	81a3      	strh	r3, [r4, #12]
 8006e4c:	6126      	str	r6, [r4, #16]
 8006e4e:	6165      	str	r5, [r4, #20]
 8006e50:	444e      	add	r6, r9
 8006e52:	eba5 0509 	sub.w	r5, r5, r9
 8006e56:	6026      	str	r6, [r4, #0]
 8006e58:	60a5      	str	r5, [r4, #8]
 8006e5a:	463e      	mov	r6, r7
 8006e5c:	42be      	cmp	r6, r7
 8006e5e:	d900      	bls.n	8006e62 <__ssputs_r+0x72>
 8006e60:	463e      	mov	r6, r7
 8006e62:	6820      	ldr	r0, [r4, #0]
 8006e64:	4632      	mov	r2, r6
 8006e66:	4641      	mov	r1, r8
 8006e68:	f000 fb64 	bl	8007534 <memmove>
 8006e6c:	68a3      	ldr	r3, [r4, #8]
 8006e6e:	1b9b      	subs	r3, r3, r6
 8006e70:	60a3      	str	r3, [r4, #8]
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	4433      	add	r3, r6
 8006e76:	6023      	str	r3, [r4, #0]
 8006e78:	2000      	movs	r0, #0
 8006e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e7e:	462a      	mov	r2, r5
 8006e80:	f000 fb89 	bl	8007596 <_realloc_r>
 8006e84:	4606      	mov	r6, r0
 8006e86:	2800      	cmp	r0, #0
 8006e88:	d1e0      	bne.n	8006e4c <__ssputs_r+0x5c>
 8006e8a:	6921      	ldr	r1, [r4, #16]
 8006e8c:	4650      	mov	r0, sl
 8006e8e:	f7ff feaf 	bl	8006bf0 <_free_r>
 8006e92:	230c      	movs	r3, #12
 8006e94:	f8ca 3000 	str.w	r3, [sl]
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e9e:	81a3      	strh	r3, [r4, #12]
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea4:	e7e9      	b.n	8006e7a <__ssputs_r+0x8a>
	...

08006ea8 <_svfiprintf_r>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	4698      	mov	r8, r3
 8006eae:	898b      	ldrh	r3, [r1, #12]
 8006eb0:	061b      	lsls	r3, r3, #24
 8006eb2:	b09d      	sub	sp, #116	@ 0x74
 8006eb4:	4607      	mov	r7, r0
 8006eb6:	460d      	mov	r5, r1
 8006eb8:	4614      	mov	r4, r2
 8006eba:	d510      	bpl.n	8006ede <_svfiprintf_r+0x36>
 8006ebc:	690b      	ldr	r3, [r1, #16]
 8006ebe:	b973      	cbnz	r3, 8006ede <_svfiprintf_r+0x36>
 8006ec0:	2140      	movs	r1, #64	@ 0x40
 8006ec2:	f7ff ff09 	bl	8006cd8 <_malloc_r>
 8006ec6:	6028      	str	r0, [r5, #0]
 8006ec8:	6128      	str	r0, [r5, #16]
 8006eca:	b930      	cbnz	r0, 8006eda <_svfiprintf_r+0x32>
 8006ecc:	230c      	movs	r3, #12
 8006ece:	603b      	str	r3, [r7, #0]
 8006ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ed4:	b01d      	add	sp, #116	@ 0x74
 8006ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eda:	2340      	movs	r3, #64	@ 0x40
 8006edc:	616b      	str	r3, [r5, #20]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ee2:	2320      	movs	r3, #32
 8006ee4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ee8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006eec:	2330      	movs	r3, #48	@ 0x30
 8006eee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800708c <_svfiprintf_r+0x1e4>
 8006ef2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ef6:	f04f 0901 	mov.w	r9, #1
 8006efa:	4623      	mov	r3, r4
 8006efc:	469a      	mov	sl, r3
 8006efe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f02:	b10a      	cbz	r2, 8006f08 <_svfiprintf_r+0x60>
 8006f04:	2a25      	cmp	r2, #37	@ 0x25
 8006f06:	d1f9      	bne.n	8006efc <_svfiprintf_r+0x54>
 8006f08:	ebba 0b04 	subs.w	fp, sl, r4
 8006f0c:	d00b      	beq.n	8006f26 <_svfiprintf_r+0x7e>
 8006f0e:	465b      	mov	r3, fp
 8006f10:	4622      	mov	r2, r4
 8006f12:	4629      	mov	r1, r5
 8006f14:	4638      	mov	r0, r7
 8006f16:	f7ff ff6b 	bl	8006df0 <__ssputs_r>
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	f000 80a7 	beq.w	800706e <_svfiprintf_r+0x1c6>
 8006f20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f22:	445a      	add	r2, fp
 8006f24:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f26:	f89a 3000 	ldrb.w	r3, [sl]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 809f 	beq.w	800706e <_svfiprintf_r+0x1c6>
 8006f30:	2300      	movs	r3, #0
 8006f32:	f04f 32ff 	mov.w	r2, #4294967295
 8006f36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f3a:	f10a 0a01 	add.w	sl, sl, #1
 8006f3e:	9304      	str	r3, [sp, #16]
 8006f40:	9307      	str	r3, [sp, #28]
 8006f42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f46:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f48:	4654      	mov	r4, sl
 8006f4a:	2205      	movs	r2, #5
 8006f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f50:	484e      	ldr	r0, [pc, #312]	@ (800708c <_svfiprintf_r+0x1e4>)
 8006f52:	f7f9 f93d 	bl	80001d0 <memchr>
 8006f56:	9a04      	ldr	r2, [sp, #16]
 8006f58:	b9d8      	cbnz	r0, 8006f92 <_svfiprintf_r+0xea>
 8006f5a:	06d0      	lsls	r0, r2, #27
 8006f5c:	bf44      	itt	mi
 8006f5e:	2320      	movmi	r3, #32
 8006f60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f64:	0711      	lsls	r1, r2, #28
 8006f66:	bf44      	itt	mi
 8006f68:	232b      	movmi	r3, #43	@ 0x2b
 8006f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f6e:	f89a 3000 	ldrb.w	r3, [sl]
 8006f72:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f74:	d015      	beq.n	8006fa2 <_svfiprintf_r+0xfa>
 8006f76:	9a07      	ldr	r2, [sp, #28]
 8006f78:	4654      	mov	r4, sl
 8006f7a:	2000      	movs	r0, #0
 8006f7c:	f04f 0c0a 	mov.w	ip, #10
 8006f80:	4621      	mov	r1, r4
 8006f82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f86:	3b30      	subs	r3, #48	@ 0x30
 8006f88:	2b09      	cmp	r3, #9
 8006f8a:	d94b      	bls.n	8007024 <_svfiprintf_r+0x17c>
 8006f8c:	b1b0      	cbz	r0, 8006fbc <_svfiprintf_r+0x114>
 8006f8e:	9207      	str	r2, [sp, #28]
 8006f90:	e014      	b.n	8006fbc <_svfiprintf_r+0x114>
 8006f92:	eba0 0308 	sub.w	r3, r0, r8
 8006f96:	fa09 f303 	lsl.w	r3, r9, r3
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	9304      	str	r3, [sp, #16]
 8006f9e:	46a2      	mov	sl, r4
 8006fa0:	e7d2      	b.n	8006f48 <_svfiprintf_r+0xa0>
 8006fa2:	9b03      	ldr	r3, [sp, #12]
 8006fa4:	1d19      	adds	r1, r3, #4
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	9103      	str	r1, [sp, #12]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	bfbb      	ittet	lt
 8006fae:	425b      	neglt	r3, r3
 8006fb0:	f042 0202 	orrlt.w	r2, r2, #2
 8006fb4:	9307      	strge	r3, [sp, #28]
 8006fb6:	9307      	strlt	r3, [sp, #28]
 8006fb8:	bfb8      	it	lt
 8006fba:	9204      	strlt	r2, [sp, #16]
 8006fbc:	7823      	ldrb	r3, [r4, #0]
 8006fbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fc0:	d10a      	bne.n	8006fd8 <_svfiprintf_r+0x130>
 8006fc2:	7863      	ldrb	r3, [r4, #1]
 8006fc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fc6:	d132      	bne.n	800702e <_svfiprintf_r+0x186>
 8006fc8:	9b03      	ldr	r3, [sp, #12]
 8006fca:	1d1a      	adds	r2, r3, #4
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	9203      	str	r2, [sp, #12]
 8006fd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006fd4:	3402      	adds	r4, #2
 8006fd6:	9305      	str	r3, [sp, #20]
 8006fd8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800709c <_svfiprintf_r+0x1f4>
 8006fdc:	7821      	ldrb	r1, [r4, #0]
 8006fde:	2203      	movs	r2, #3
 8006fe0:	4650      	mov	r0, sl
 8006fe2:	f7f9 f8f5 	bl	80001d0 <memchr>
 8006fe6:	b138      	cbz	r0, 8006ff8 <_svfiprintf_r+0x150>
 8006fe8:	9b04      	ldr	r3, [sp, #16]
 8006fea:	eba0 000a 	sub.w	r0, r0, sl
 8006fee:	2240      	movs	r2, #64	@ 0x40
 8006ff0:	4082      	lsls	r2, r0
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	3401      	adds	r4, #1
 8006ff6:	9304      	str	r3, [sp, #16]
 8006ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ffc:	4824      	ldr	r0, [pc, #144]	@ (8007090 <_svfiprintf_r+0x1e8>)
 8006ffe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007002:	2206      	movs	r2, #6
 8007004:	f7f9 f8e4 	bl	80001d0 <memchr>
 8007008:	2800      	cmp	r0, #0
 800700a:	d036      	beq.n	800707a <_svfiprintf_r+0x1d2>
 800700c:	4b21      	ldr	r3, [pc, #132]	@ (8007094 <_svfiprintf_r+0x1ec>)
 800700e:	bb1b      	cbnz	r3, 8007058 <_svfiprintf_r+0x1b0>
 8007010:	9b03      	ldr	r3, [sp, #12]
 8007012:	3307      	adds	r3, #7
 8007014:	f023 0307 	bic.w	r3, r3, #7
 8007018:	3308      	adds	r3, #8
 800701a:	9303      	str	r3, [sp, #12]
 800701c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800701e:	4433      	add	r3, r6
 8007020:	9309      	str	r3, [sp, #36]	@ 0x24
 8007022:	e76a      	b.n	8006efa <_svfiprintf_r+0x52>
 8007024:	fb0c 3202 	mla	r2, ip, r2, r3
 8007028:	460c      	mov	r4, r1
 800702a:	2001      	movs	r0, #1
 800702c:	e7a8      	b.n	8006f80 <_svfiprintf_r+0xd8>
 800702e:	2300      	movs	r3, #0
 8007030:	3401      	adds	r4, #1
 8007032:	9305      	str	r3, [sp, #20]
 8007034:	4619      	mov	r1, r3
 8007036:	f04f 0c0a 	mov.w	ip, #10
 800703a:	4620      	mov	r0, r4
 800703c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007040:	3a30      	subs	r2, #48	@ 0x30
 8007042:	2a09      	cmp	r2, #9
 8007044:	d903      	bls.n	800704e <_svfiprintf_r+0x1a6>
 8007046:	2b00      	cmp	r3, #0
 8007048:	d0c6      	beq.n	8006fd8 <_svfiprintf_r+0x130>
 800704a:	9105      	str	r1, [sp, #20]
 800704c:	e7c4      	b.n	8006fd8 <_svfiprintf_r+0x130>
 800704e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007052:	4604      	mov	r4, r0
 8007054:	2301      	movs	r3, #1
 8007056:	e7f0      	b.n	800703a <_svfiprintf_r+0x192>
 8007058:	ab03      	add	r3, sp, #12
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	462a      	mov	r2, r5
 800705e:	4b0e      	ldr	r3, [pc, #56]	@ (8007098 <_svfiprintf_r+0x1f0>)
 8007060:	a904      	add	r1, sp, #16
 8007062:	4638      	mov	r0, r7
 8007064:	f3af 8000 	nop.w
 8007068:	1c42      	adds	r2, r0, #1
 800706a:	4606      	mov	r6, r0
 800706c:	d1d6      	bne.n	800701c <_svfiprintf_r+0x174>
 800706e:	89ab      	ldrh	r3, [r5, #12]
 8007070:	065b      	lsls	r3, r3, #25
 8007072:	f53f af2d 	bmi.w	8006ed0 <_svfiprintf_r+0x28>
 8007076:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007078:	e72c      	b.n	8006ed4 <_svfiprintf_r+0x2c>
 800707a:	ab03      	add	r3, sp, #12
 800707c:	9300      	str	r3, [sp, #0]
 800707e:	462a      	mov	r2, r5
 8007080:	4b05      	ldr	r3, [pc, #20]	@ (8007098 <_svfiprintf_r+0x1f0>)
 8007082:	a904      	add	r1, sp, #16
 8007084:	4638      	mov	r0, r7
 8007086:	f000 f879 	bl	800717c <_printf_i>
 800708a:	e7ed      	b.n	8007068 <_svfiprintf_r+0x1c0>
 800708c:	08008657 	.word	0x08008657
 8007090:	08008661 	.word	0x08008661
 8007094:	00000000 	.word	0x00000000
 8007098:	08006df1 	.word	0x08006df1
 800709c:	0800865d 	.word	0x0800865d

080070a0 <_printf_common>:
 80070a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a4:	4616      	mov	r6, r2
 80070a6:	4698      	mov	r8, r3
 80070a8:	688a      	ldr	r2, [r1, #8]
 80070aa:	690b      	ldr	r3, [r1, #16]
 80070ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070b0:	4293      	cmp	r3, r2
 80070b2:	bfb8      	it	lt
 80070b4:	4613      	movlt	r3, r2
 80070b6:	6033      	str	r3, [r6, #0]
 80070b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070bc:	4607      	mov	r7, r0
 80070be:	460c      	mov	r4, r1
 80070c0:	b10a      	cbz	r2, 80070c6 <_printf_common+0x26>
 80070c2:	3301      	adds	r3, #1
 80070c4:	6033      	str	r3, [r6, #0]
 80070c6:	6823      	ldr	r3, [r4, #0]
 80070c8:	0699      	lsls	r1, r3, #26
 80070ca:	bf42      	ittt	mi
 80070cc:	6833      	ldrmi	r3, [r6, #0]
 80070ce:	3302      	addmi	r3, #2
 80070d0:	6033      	strmi	r3, [r6, #0]
 80070d2:	6825      	ldr	r5, [r4, #0]
 80070d4:	f015 0506 	ands.w	r5, r5, #6
 80070d8:	d106      	bne.n	80070e8 <_printf_common+0x48>
 80070da:	f104 0a19 	add.w	sl, r4, #25
 80070de:	68e3      	ldr	r3, [r4, #12]
 80070e0:	6832      	ldr	r2, [r6, #0]
 80070e2:	1a9b      	subs	r3, r3, r2
 80070e4:	42ab      	cmp	r3, r5
 80070e6:	dc26      	bgt.n	8007136 <_printf_common+0x96>
 80070e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070ec:	6822      	ldr	r2, [r4, #0]
 80070ee:	3b00      	subs	r3, #0
 80070f0:	bf18      	it	ne
 80070f2:	2301      	movne	r3, #1
 80070f4:	0692      	lsls	r2, r2, #26
 80070f6:	d42b      	bmi.n	8007150 <_printf_common+0xb0>
 80070f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070fc:	4641      	mov	r1, r8
 80070fe:	4638      	mov	r0, r7
 8007100:	47c8      	blx	r9
 8007102:	3001      	adds	r0, #1
 8007104:	d01e      	beq.n	8007144 <_printf_common+0xa4>
 8007106:	6823      	ldr	r3, [r4, #0]
 8007108:	6922      	ldr	r2, [r4, #16]
 800710a:	f003 0306 	and.w	r3, r3, #6
 800710e:	2b04      	cmp	r3, #4
 8007110:	bf02      	ittt	eq
 8007112:	68e5      	ldreq	r5, [r4, #12]
 8007114:	6833      	ldreq	r3, [r6, #0]
 8007116:	1aed      	subeq	r5, r5, r3
 8007118:	68a3      	ldr	r3, [r4, #8]
 800711a:	bf0c      	ite	eq
 800711c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007120:	2500      	movne	r5, #0
 8007122:	4293      	cmp	r3, r2
 8007124:	bfc4      	itt	gt
 8007126:	1a9b      	subgt	r3, r3, r2
 8007128:	18ed      	addgt	r5, r5, r3
 800712a:	2600      	movs	r6, #0
 800712c:	341a      	adds	r4, #26
 800712e:	42b5      	cmp	r5, r6
 8007130:	d11a      	bne.n	8007168 <_printf_common+0xc8>
 8007132:	2000      	movs	r0, #0
 8007134:	e008      	b.n	8007148 <_printf_common+0xa8>
 8007136:	2301      	movs	r3, #1
 8007138:	4652      	mov	r2, sl
 800713a:	4641      	mov	r1, r8
 800713c:	4638      	mov	r0, r7
 800713e:	47c8      	blx	r9
 8007140:	3001      	adds	r0, #1
 8007142:	d103      	bne.n	800714c <_printf_common+0xac>
 8007144:	f04f 30ff 	mov.w	r0, #4294967295
 8007148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800714c:	3501      	adds	r5, #1
 800714e:	e7c6      	b.n	80070de <_printf_common+0x3e>
 8007150:	18e1      	adds	r1, r4, r3
 8007152:	1c5a      	adds	r2, r3, #1
 8007154:	2030      	movs	r0, #48	@ 0x30
 8007156:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800715a:	4422      	add	r2, r4
 800715c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007160:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007164:	3302      	adds	r3, #2
 8007166:	e7c7      	b.n	80070f8 <_printf_common+0x58>
 8007168:	2301      	movs	r3, #1
 800716a:	4622      	mov	r2, r4
 800716c:	4641      	mov	r1, r8
 800716e:	4638      	mov	r0, r7
 8007170:	47c8      	blx	r9
 8007172:	3001      	adds	r0, #1
 8007174:	d0e6      	beq.n	8007144 <_printf_common+0xa4>
 8007176:	3601      	adds	r6, #1
 8007178:	e7d9      	b.n	800712e <_printf_common+0x8e>
	...

0800717c <_printf_i>:
 800717c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007180:	7e0f      	ldrb	r7, [r1, #24]
 8007182:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007184:	2f78      	cmp	r7, #120	@ 0x78
 8007186:	4691      	mov	r9, r2
 8007188:	4680      	mov	r8, r0
 800718a:	460c      	mov	r4, r1
 800718c:	469a      	mov	sl, r3
 800718e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007192:	d807      	bhi.n	80071a4 <_printf_i+0x28>
 8007194:	2f62      	cmp	r7, #98	@ 0x62
 8007196:	d80a      	bhi.n	80071ae <_printf_i+0x32>
 8007198:	2f00      	cmp	r7, #0
 800719a:	f000 80d1 	beq.w	8007340 <_printf_i+0x1c4>
 800719e:	2f58      	cmp	r7, #88	@ 0x58
 80071a0:	f000 80b8 	beq.w	8007314 <_printf_i+0x198>
 80071a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80071ac:	e03a      	b.n	8007224 <_printf_i+0xa8>
 80071ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80071b2:	2b15      	cmp	r3, #21
 80071b4:	d8f6      	bhi.n	80071a4 <_printf_i+0x28>
 80071b6:	a101      	add	r1, pc, #4	@ (adr r1, 80071bc <_printf_i+0x40>)
 80071b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071bc:	08007215 	.word	0x08007215
 80071c0:	08007229 	.word	0x08007229
 80071c4:	080071a5 	.word	0x080071a5
 80071c8:	080071a5 	.word	0x080071a5
 80071cc:	080071a5 	.word	0x080071a5
 80071d0:	080071a5 	.word	0x080071a5
 80071d4:	08007229 	.word	0x08007229
 80071d8:	080071a5 	.word	0x080071a5
 80071dc:	080071a5 	.word	0x080071a5
 80071e0:	080071a5 	.word	0x080071a5
 80071e4:	080071a5 	.word	0x080071a5
 80071e8:	08007327 	.word	0x08007327
 80071ec:	08007253 	.word	0x08007253
 80071f0:	080072e1 	.word	0x080072e1
 80071f4:	080071a5 	.word	0x080071a5
 80071f8:	080071a5 	.word	0x080071a5
 80071fc:	08007349 	.word	0x08007349
 8007200:	080071a5 	.word	0x080071a5
 8007204:	08007253 	.word	0x08007253
 8007208:	080071a5 	.word	0x080071a5
 800720c:	080071a5 	.word	0x080071a5
 8007210:	080072e9 	.word	0x080072e9
 8007214:	6833      	ldr	r3, [r6, #0]
 8007216:	1d1a      	adds	r2, r3, #4
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6032      	str	r2, [r6, #0]
 800721c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007220:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007224:	2301      	movs	r3, #1
 8007226:	e09c      	b.n	8007362 <_printf_i+0x1e6>
 8007228:	6833      	ldr	r3, [r6, #0]
 800722a:	6820      	ldr	r0, [r4, #0]
 800722c:	1d19      	adds	r1, r3, #4
 800722e:	6031      	str	r1, [r6, #0]
 8007230:	0606      	lsls	r6, r0, #24
 8007232:	d501      	bpl.n	8007238 <_printf_i+0xbc>
 8007234:	681d      	ldr	r5, [r3, #0]
 8007236:	e003      	b.n	8007240 <_printf_i+0xc4>
 8007238:	0645      	lsls	r5, r0, #25
 800723a:	d5fb      	bpl.n	8007234 <_printf_i+0xb8>
 800723c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007240:	2d00      	cmp	r5, #0
 8007242:	da03      	bge.n	800724c <_printf_i+0xd0>
 8007244:	232d      	movs	r3, #45	@ 0x2d
 8007246:	426d      	negs	r5, r5
 8007248:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800724c:	4858      	ldr	r0, [pc, #352]	@ (80073b0 <_printf_i+0x234>)
 800724e:	230a      	movs	r3, #10
 8007250:	e011      	b.n	8007276 <_printf_i+0xfa>
 8007252:	6821      	ldr	r1, [r4, #0]
 8007254:	6833      	ldr	r3, [r6, #0]
 8007256:	0608      	lsls	r0, r1, #24
 8007258:	f853 5b04 	ldr.w	r5, [r3], #4
 800725c:	d402      	bmi.n	8007264 <_printf_i+0xe8>
 800725e:	0649      	lsls	r1, r1, #25
 8007260:	bf48      	it	mi
 8007262:	b2ad      	uxthmi	r5, r5
 8007264:	2f6f      	cmp	r7, #111	@ 0x6f
 8007266:	4852      	ldr	r0, [pc, #328]	@ (80073b0 <_printf_i+0x234>)
 8007268:	6033      	str	r3, [r6, #0]
 800726a:	bf14      	ite	ne
 800726c:	230a      	movne	r3, #10
 800726e:	2308      	moveq	r3, #8
 8007270:	2100      	movs	r1, #0
 8007272:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007276:	6866      	ldr	r6, [r4, #4]
 8007278:	60a6      	str	r6, [r4, #8]
 800727a:	2e00      	cmp	r6, #0
 800727c:	db05      	blt.n	800728a <_printf_i+0x10e>
 800727e:	6821      	ldr	r1, [r4, #0]
 8007280:	432e      	orrs	r6, r5
 8007282:	f021 0104 	bic.w	r1, r1, #4
 8007286:	6021      	str	r1, [r4, #0]
 8007288:	d04b      	beq.n	8007322 <_printf_i+0x1a6>
 800728a:	4616      	mov	r6, r2
 800728c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007290:	fb03 5711 	mls	r7, r3, r1, r5
 8007294:	5dc7      	ldrb	r7, [r0, r7]
 8007296:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800729a:	462f      	mov	r7, r5
 800729c:	42bb      	cmp	r3, r7
 800729e:	460d      	mov	r5, r1
 80072a0:	d9f4      	bls.n	800728c <_printf_i+0x110>
 80072a2:	2b08      	cmp	r3, #8
 80072a4:	d10b      	bne.n	80072be <_printf_i+0x142>
 80072a6:	6823      	ldr	r3, [r4, #0]
 80072a8:	07df      	lsls	r7, r3, #31
 80072aa:	d508      	bpl.n	80072be <_printf_i+0x142>
 80072ac:	6923      	ldr	r3, [r4, #16]
 80072ae:	6861      	ldr	r1, [r4, #4]
 80072b0:	4299      	cmp	r1, r3
 80072b2:	bfde      	ittt	le
 80072b4:	2330      	movle	r3, #48	@ 0x30
 80072b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072be:	1b92      	subs	r2, r2, r6
 80072c0:	6122      	str	r2, [r4, #16]
 80072c2:	f8cd a000 	str.w	sl, [sp]
 80072c6:	464b      	mov	r3, r9
 80072c8:	aa03      	add	r2, sp, #12
 80072ca:	4621      	mov	r1, r4
 80072cc:	4640      	mov	r0, r8
 80072ce:	f7ff fee7 	bl	80070a0 <_printf_common>
 80072d2:	3001      	adds	r0, #1
 80072d4:	d14a      	bne.n	800736c <_printf_i+0x1f0>
 80072d6:	f04f 30ff 	mov.w	r0, #4294967295
 80072da:	b004      	add	sp, #16
 80072dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e0:	6823      	ldr	r3, [r4, #0]
 80072e2:	f043 0320 	orr.w	r3, r3, #32
 80072e6:	6023      	str	r3, [r4, #0]
 80072e8:	4832      	ldr	r0, [pc, #200]	@ (80073b4 <_printf_i+0x238>)
 80072ea:	2778      	movs	r7, #120	@ 0x78
 80072ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072f0:	6823      	ldr	r3, [r4, #0]
 80072f2:	6831      	ldr	r1, [r6, #0]
 80072f4:	061f      	lsls	r7, r3, #24
 80072f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80072fa:	d402      	bmi.n	8007302 <_printf_i+0x186>
 80072fc:	065f      	lsls	r7, r3, #25
 80072fe:	bf48      	it	mi
 8007300:	b2ad      	uxthmi	r5, r5
 8007302:	6031      	str	r1, [r6, #0]
 8007304:	07d9      	lsls	r1, r3, #31
 8007306:	bf44      	itt	mi
 8007308:	f043 0320 	orrmi.w	r3, r3, #32
 800730c:	6023      	strmi	r3, [r4, #0]
 800730e:	b11d      	cbz	r5, 8007318 <_printf_i+0x19c>
 8007310:	2310      	movs	r3, #16
 8007312:	e7ad      	b.n	8007270 <_printf_i+0xf4>
 8007314:	4826      	ldr	r0, [pc, #152]	@ (80073b0 <_printf_i+0x234>)
 8007316:	e7e9      	b.n	80072ec <_printf_i+0x170>
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	f023 0320 	bic.w	r3, r3, #32
 800731e:	6023      	str	r3, [r4, #0]
 8007320:	e7f6      	b.n	8007310 <_printf_i+0x194>
 8007322:	4616      	mov	r6, r2
 8007324:	e7bd      	b.n	80072a2 <_printf_i+0x126>
 8007326:	6833      	ldr	r3, [r6, #0]
 8007328:	6825      	ldr	r5, [r4, #0]
 800732a:	6961      	ldr	r1, [r4, #20]
 800732c:	1d18      	adds	r0, r3, #4
 800732e:	6030      	str	r0, [r6, #0]
 8007330:	062e      	lsls	r6, r5, #24
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	d501      	bpl.n	800733a <_printf_i+0x1be>
 8007336:	6019      	str	r1, [r3, #0]
 8007338:	e002      	b.n	8007340 <_printf_i+0x1c4>
 800733a:	0668      	lsls	r0, r5, #25
 800733c:	d5fb      	bpl.n	8007336 <_printf_i+0x1ba>
 800733e:	8019      	strh	r1, [r3, #0]
 8007340:	2300      	movs	r3, #0
 8007342:	6123      	str	r3, [r4, #16]
 8007344:	4616      	mov	r6, r2
 8007346:	e7bc      	b.n	80072c2 <_printf_i+0x146>
 8007348:	6833      	ldr	r3, [r6, #0]
 800734a:	1d1a      	adds	r2, r3, #4
 800734c:	6032      	str	r2, [r6, #0]
 800734e:	681e      	ldr	r6, [r3, #0]
 8007350:	6862      	ldr	r2, [r4, #4]
 8007352:	2100      	movs	r1, #0
 8007354:	4630      	mov	r0, r6
 8007356:	f7f8 ff3b 	bl	80001d0 <memchr>
 800735a:	b108      	cbz	r0, 8007360 <_printf_i+0x1e4>
 800735c:	1b80      	subs	r0, r0, r6
 800735e:	6060      	str	r0, [r4, #4]
 8007360:	6863      	ldr	r3, [r4, #4]
 8007362:	6123      	str	r3, [r4, #16]
 8007364:	2300      	movs	r3, #0
 8007366:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800736a:	e7aa      	b.n	80072c2 <_printf_i+0x146>
 800736c:	6923      	ldr	r3, [r4, #16]
 800736e:	4632      	mov	r2, r6
 8007370:	4649      	mov	r1, r9
 8007372:	4640      	mov	r0, r8
 8007374:	47d0      	blx	sl
 8007376:	3001      	adds	r0, #1
 8007378:	d0ad      	beq.n	80072d6 <_printf_i+0x15a>
 800737a:	6823      	ldr	r3, [r4, #0]
 800737c:	079b      	lsls	r3, r3, #30
 800737e:	d413      	bmi.n	80073a8 <_printf_i+0x22c>
 8007380:	68e0      	ldr	r0, [r4, #12]
 8007382:	9b03      	ldr	r3, [sp, #12]
 8007384:	4298      	cmp	r0, r3
 8007386:	bfb8      	it	lt
 8007388:	4618      	movlt	r0, r3
 800738a:	e7a6      	b.n	80072da <_printf_i+0x15e>
 800738c:	2301      	movs	r3, #1
 800738e:	4632      	mov	r2, r6
 8007390:	4649      	mov	r1, r9
 8007392:	4640      	mov	r0, r8
 8007394:	47d0      	blx	sl
 8007396:	3001      	adds	r0, #1
 8007398:	d09d      	beq.n	80072d6 <_printf_i+0x15a>
 800739a:	3501      	adds	r5, #1
 800739c:	68e3      	ldr	r3, [r4, #12]
 800739e:	9903      	ldr	r1, [sp, #12]
 80073a0:	1a5b      	subs	r3, r3, r1
 80073a2:	42ab      	cmp	r3, r5
 80073a4:	dcf2      	bgt.n	800738c <_printf_i+0x210>
 80073a6:	e7eb      	b.n	8007380 <_printf_i+0x204>
 80073a8:	2500      	movs	r5, #0
 80073aa:	f104 0619 	add.w	r6, r4, #25
 80073ae:	e7f5      	b.n	800739c <_printf_i+0x220>
 80073b0:	08008668 	.word	0x08008668
 80073b4:	08008679 	.word	0x08008679

080073b8 <__sflush_r>:
 80073b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c0:	0716      	lsls	r6, r2, #28
 80073c2:	4605      	mov	r5, r0
 80073c4:	460c      	mov	r4, r1
 80073c6:	d454      	bmi.n	8007472 <__sflush_r+0xba>
 80073c8:	684b      	ldr	r3, [r1, #4]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	dc02      	bgt.n	80073d4 <__sflush_r+0x1c>
 80073ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	dd48      	ble.n	8007466 <__sflush_r+0xae>
 80073d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073d6:	2e00      	cmp	r6, #0
 80073d8:	d045      	beq.n	8007466 <__sflush_r+0xae>
 80073da:	2300      	movs	r3, #0
 80073dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80073e0:	682f      	ldr	r7, [r5, #0]
 80073e2:	6a21      	ldr	r1, [r4, #32]
 80073e4:	602b      	str	r3, [r5, #0]
 80073e6:	d030      	beq.n	800744a <__sflush_r+0x92>
 80073e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80073ea:	89a3      	ldrh	r3, [r4, #12]
 80073ec:	0759      	lsls	r1, r3, #29
 80073ee:	d505      	bpl.n	80073fc <__sflush_r+0x44>
 80073f0:	6863      	ldr	r3, [r4, #4]
 80073f2:	1ad2      	subs	r2, r2, r3
 80073f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80073f6:	b10b      	cbz	r3, 80073fc <__sflush_r+0x44>
 80073f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80073fa:	1ad2      	subs	r2, r2, r3
 80073fc:	2300      	movs	r3, #0
 80073fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007400:	6a21      	ldr	r1, [r4, #32]
 8007402:	4628      	mov	r0, r5
 8007404:	47b0      	blx	r6
 8007406:	1c43      	adds	r3, r0, #1
 8007408:	89a3      	ldrh	r3, [r4, #12]
 800740a:	d106      	bne.n	800741a <__sflush_r+0x62>
 800740c:	6829      	ldr	r1, [r5, #0]
 800740e:	291d      	cmp	r1, #29
 8007410:	d82b      	bhi.n	800746a <__sflush_r+0xb2>
 8007412:	4a2a      	ldr	r2, [pc, #168]	@ (80074bc <__sflush_r+0x104>)
 8007414:	40ca      	lsrs	r2, r1
 8007416:	07d6      	lsls	r6, r2, #31
 8007418:	d527      	bpl.n	800746a <__sflush_r+0xb2>
 800741a:	2200      	movs	r2, #0
 800741c:	6062      	str	r2, [r4, #4]
 800741e:	04d9      	lsls	r1, r3, #19
 8007420:	6922      	ldr	r2, [r4, #16]
 8007422:	6022      	str	r2, [r4, #0]
 8007424:	d504      	bpl.n	8007430 <__sflush_r+0x78>
 8007426:	1c42      	adds	r2, r0, #1
 8007428:	d101      	bne.n	800742e <__sflush_r+0x76>
 800742a:	682b      	ldr	r3, [r5, #0]
 800742c:	b903      	cbnz	r3, 8007430 <__sflush_r+0x78>
 800742e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007430:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007432:	602f      	str	r7, [r5, #0]
 8007434:	b1b9      	cbz	r1, 8007466 <__sflush_r+0xae>
 8007436:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800743a:	4299      	cmp	r1, r3
 800743c:	d002      	beq.n	8007444 <__sflush_r+0x8c>
 800743e:	4628      	mov	r0, r5
 8007440:	f7ff fbd6 	bl	8006bf0 <_free_r>
 8007444:	2300      	movs	r3, #0
 8007446:	6363      	str	r3, [r4, #52]	@ 0x34
 8007448:	e00d      	b.n	8007466 <__sflush_r+0xae>
 800744a:	2301      	movs	r3, #1
 800744c:	4628      	mov	r0, r5
 800744e:	47b0      	blx	r6
 8007450:	4602      	mov	r2, r0
 8007452:	1c50      	adds	r0, r2, #1
 8007454:	d1c9      	bne.n	80073ea <__sflush_r+0x32>
 8007456:	682b      	ldr	r3, [r5, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d0c6      	beq.n	80073ea <__sflush_r+0x32>
 800745c:	2b1d      	cmp	r3, #29
 800745e:	d001      	beq.n	8007464 <__sflush_r+0xac>
 8007460:	2b16      	cmp	r3, #22
 8007462:	d11e      	bne.n	80074a2 <__sflush_r+0xea>
 8007464:	602f      	str	r7, [r5, #0]
 8007466:	2000      	movs	r0, #0
 8007468:	e022      	b.n	80074b0 <__sflush_r+0xf8>
 800746a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800746e:	b21b      	sxth	r3, r3
 8007470:	e01b      	b.n	80074aa <__sflush_r+0xf2>
 8007472:	690f      	ldr	r7, [r1, #16]
 8007474:	2f00      	cmp	r7, #0
 8007476:	d0f6      	beq.n	8007466 <__sflush_r+0xae>
 8007478:	0793      	lsls	r3, r2, #30
 800747a:	680e      	ldr	r6, [r1, #0]
 800747c:	bf08      	it	eq
 800747e:	694b      	ldreq	r3, [r1, #20]
 8007480:	600f      	str	r7, [r1, #0]
 8007482:	bf18      	it	ne
 8007484:	2300      	movne	r3, #0
 8007486:	eba6 0807 	sub.w	r8, r6, r7
 800748a:	608b      	str	r3, [r1, #8]
 800748c:	f1b8 0f00 	cmp.w	r8, #0
 8007490:	dde9      	ble.n	8007466 <__sflush_r+0xae>
 8007492:	6a21      	ldr	r1, [r4, #32]
 8007494:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007496:	4643      	mov	r3, r8
 8007498:	463a      	mov	r2, r7
 800749a:	4628      	mov	r0, r5
 800749c:	47b0      	blx	r6
 800749e:	2800      	cmp	r0, #0
 80074a0:	dc08      	bgt.n	80074b4 <__sflush_r+0xfc>
 80074a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074aa:	81a3      	strh	r3, [r4, #12]
 80074ac:	f04f 30ff 	mov.w	r0, #4294967295
 80074b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074b4:	4407      	add	r7, r0
 80074b6:	eba8 0800 	sub.w	r8, r8, r0
 80074ba:	e7e7      	b.n	800748c <__sflush_r+0xd4>
 80074bc:	20400001 	.word	0x20400001

080074c0 <_fflush_r>:
 80074c0:	b538      	push	{r3, r4, r5, lr}
 80074c2:	690b      	ldr	r3, [r1, #16]
 80074c4:	4605      	mov	r5, r0
 80074c6:	460c      	mov	r4, r1
 80074c8:	b913      	cbnz	r3, 80074d0 <_fflush_r+0x10>
 80074ca:	2500      	movs	r5, #0
 80074cc:	4628      	mov	r0, r5
 80074ce:	bd38      	pop	{r3, r4, r5, pc}
 80074d0:	b118      	cbz	r0, 80074da <_fflush_r+0x1a>
 80074d2:	6a03      	ldr	r3, [r0, #32]
 80074d4:	b90b      	cbnz	r3, 80074da <_fflush_r+0x1a>
 80074d6:	f7ff fa47 	bl	8006968 <__sinit>
 80074da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d0f3      	beq.n	80074ca <_fflush_r+0xa>
 80074e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80074e4:	07d0      	lsls	r0, r2, #31
 80074e6:	d404      	bmi.n	80074f2 <_fflush_r+0x32>
 80074e8:	0599      	lsls	r1, r3, #22
 80074ea:	d402      	bmi.n	80074f2 <_fflush_r+0x32>
 80074ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074ee:	f7ff fb50 	bl	8006b92 <__retarget_lock_acquire_recursive>
 80074f2:	4628      	mov	r0, r5
 80074f4:	4621      	mov	r1, r4
 80074f6:	f7ff ff5f 	bl	80073b8 <__sflush_r>
 80074fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074fc:	07da      	lsls	r2, r3, #31
 80074fe:	4605      	mov	r5, r0
 8007500:	d4e4      	bmi.n	80074cc <_fflush_r+0xc>
 8007502:	89a3      	ldrh	r3, [r4, #12]
 8007504:	059b      	lsls	r3, r3, #22
 8007506:	d4e1      	bmi.n	80074cc <_fflush_r+0xc>
 8007508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800750a:	f7ff fb43 	bl	8006b94 <__retarget_lock_release_recursive>
 800750e:	e7dd      	b.n	80074cc <_fflush_r+0xc>

08007510 <fiprintf>:
 8007510:	b40e      	push	{r1, r2, r3}
 8007512:	b503      	push	{r0, r1, lr}
 8007514:	4601      	mov	r1, r0
 8007516:	ab03      	add	r3, sp, #12
 8007518:	4805      	ldr	r0, [pc, #20]	@ (8007530 <fiprintf+0x20>)
 800751a:	f853 2b04 	ldr.w	r2, [r3], #4
 800751e:	6800      	ldr	r0, [r0, #0]
 8007520:	9301      	str	r3, [sp, #4]
 8007522:	f000 f88f 	bl	8007644 <_vfiprintf_r>
 8007526:	b002      	add	sp, #8
 8007528:	f85d eb04 	ldr.w	lr, [sp], #4
 800752c:	b003      	add	sp, #12
 800752e:	4770      	bx	lr
 8007530:	20000088 	.word	0x20000088

08007534 <memmove>:
 8007534:	4288      	cmp	r0, r1
 8007536:	b510      	push	{r4, lr}
 8007538:	eb01 0402 	add.w	r4, r1, r2
 800753c:	d902      	bls.n	8007544 <memmove+0x10>
 800753e:	4284      	cmp	r4, r0
 8007540:	4623      	mov	r3, r4
 8007542:	d807      	bhi.n	8007554 <memmove+0x20>
 8007544:	1e43      	subs	r3, r0, #1
 8007546:	42a1      	cmp	r1, r4
 8007548:	d008      	beq.n	800755c <memmove+0x28>
 800754a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800754e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007552:	e7f8      	b.n	8007546 <memmove+0x12>
 8007554:	4402      	add	r2, r0
 8007556:	4601      	mov	r1, r0
 8007558:	428a      	cmp	r2, r1
 800755a:	d100      	bne.n	800755e <memmove+0x2a>
 800755c:	bd10      	pop	{r4, pc}
 800755e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007562:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007566:	e7f7      	b.n	8007558 <memmove+0x24>

08007568 <_sbrk_r>:
 8007568:	b538      	push	{r3, r4, r5, lr}
 800756a:	4d06      	ldr	r5, [pc, #24]	@ (8007584 <_sbrk_r+0x1c>)
 800756c:	2300      	movs	r3, #0
 800756e:	4604      	mov	r4, r0
 8007570:	4608      	mov	r0, r1
 8007572:	602b      	str	r3, [r5, #0]
 8007574:	f7fa ff80 	bl	8002478 <_sbrk>
 8007578:	1c43      	adds	r3, r0, #1
 800757a:	d102      	bne.n	8007582 <_sbrk_r+0x1a>
 800757c:	682b      	ldr	r3, [r5, #0]
 800757e:	b103      	cbz	r3, 8007582 <_sbrk_r+0x1a>
 8007580:	6023      	str	r3, [r4, #0]
 8007582:	bd38      	pop	{r3, r4, r5, pc}
 8007584:	200042ac 	.word	0x200042ac

08007588 <abort>:
 8007588:	b508      	push	{r3, lr}
 800758a:	2006      	movs	r0, #6
 800758c:	f000 fa2e 	bl	80079ec <raise>
 8007590:	2001      	movs	r0, #1
 8007592:	f7fa fef9 	bl	8002388 <_exit>

08007596 <_realloc_r>:
 8007596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800759a:	4607      	mov	r7, r0
 800759c:	4614      	mov	r4, r2
 800759e:	460d      	mov	r5, r1
 80075a0:	b921      	cbnz	r1, 80075ac <_realloc_r+0x16>
 80075a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075a6:	4611      	mov	r1, r2
 80075a8:	f7ff bb96 	b.w	8006cd8 <_malloc_r>
 80075ac:	b92a      	cbnz	r2, 80075ba <_realloc_r+0x24>
 80075ae:	f7ff fb1f 	bl	8006bf0 <_free_r>
 80075b2:	4625      	mov	r5, r4
 80075b4:	4628      	mov	r0, r5
 80075b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075ba:	f000 fa33 	bl	8007a24 <_malloc_usable_size_r>
 80075be:	4284      	cmp	r4, r0
 80075c0:	4606      	mov	r6, r0
 80075c2:	d802      	bhi.n	80075ca <_realloc_r+0x34>
 80075c4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80075c8:	d8f4      	bhi.n	80075b4 <_realloc_r+0x1e>
 80075ca:	4621      	mov	r1, r4
 80075cc:	4638      	mov	r0, r7
 80075ce:	f7ff fb83 	bl	8006cd8 <_malloc_r>
 80075d2:	4680      	mov	r8, r0
 80075d4:	b908      	cbnz	r0, 80075da <_realloc_r+0x44>
 80075d6:	4645      	mov	r5, r8
 80075d8:	e7ec      	b.n	80075b4 <_realloc_r+0x1e>
 80075da:	42b4      	cmp	r4, r6
 80075dc:	4622      	mov	r2, r4
 80075de:	4629      	mov	r1, r5
 80075e0:	bf28      	it	cs
 80075e2:	4632      	movcs	r2, r6
 80075e4:	f7ff fad7 	bl	8006b96 <memcpy>
 80075e8:	4629      	mov	r1, r5
 80075ea:	4638      	mov	r0, r7
 80075ec:	f7ff fb00 	bl	8006bf0 <_free_r>
 80075f0:	e7f1      	b.n	80075d6 <_realloc_r+0x40>

080075f2 <__sfputc_r>:
 80075f2:	6893      	ldr	r3, [r2, #8]
 80075f4:	3b01      	subs	r3, #1
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	b410      	push	{r4}
 80075fa:	6093      	str	r3, [r2, #8]
 80075fc:	da08      	bge.n	8007610 <__sfputc_r+0x1e>
 80075fe:	6994      	ldr	r4, [r2, #24]
 8007600:	42a3      	cmp	r3, r4
 8007602:	db01      	blt.n	8007608 <__sfputc_r+0x16>
 8007604:	290a      	cmp	r1, #10
 8007606:	d103      	bne.n	8007610 <__sfputc_r+0x1e>
 8007608:	f85d 4b04 	ldr.w	r4, [sp], #4
 800760c:	f000 b932 	b.w	8007874 <__swbuf_r>
 8007610:	6813      	ldr	r3, [r2, #0]
 8007612:	1c58      	adds	r0, r3, #1
 8007614:	6010      	str	r0, [r2, #0]
 8007616:	7019      	strb	r1, [r3, #0]
 8007618:	4608      	mov	r0, r1
 800761a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800761e:	4770      	bx	lr

08007620 <__sfputs_r>:
 8007620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007622:	4606      	mov	r6, r0
 8007624:	460f      	mov	r7, r1
 8007626:	4614      	mov	r4, r2
 8007628:	18d5      	adds	r5, r2, r3
 800762a:	42ac      	cmp	r4, r5
 800762c:	d101      	bne.n	8007632 <__sfputs_r+0x12>
 800762e:	2000      	movs	r0, #0
 8007630:	e007      	b.n	8007642 <__sfputs_r+0x22>
 8007632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007636:	463a      	mov	r2, r7
 8007638:	4630      	mov	r0, r6
 800763a:	f7ff ffda 	bl	80075f2 <__sfputc_r>
 800763e:	1c43      	adds	r3, r0, #1
 8007640:	d1f3      	bne.n	800762a <__sfputs_r+0xa>
 8007642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007644 <_vfiprintf_r>:
 8007644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007648:	460d      	mov	r5, r1
 800764a:	b09d      	sub	sp, #116	@ 0x74
 800764c:	4614      	mov	r4, r2
 800764e:	4698      	mov	r8, r3
 8007650:	4606      	mov	r6, r0
 8007652:	b118      	cbz	r0, 800765c <_vfiprintf_r+0x18>
 8007654:	6a03      	ldr	r3, [r0, #32]
 8007656:	b90b      	cbnz	r3, 800765c <_vfiprintf_r+0x18>
 8007658:	f7ff f986 	bl	8006968 <__sinit>
 800765c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800765e:	07d9      	lsls	r1, r3, #31
 8007660:	d405      	bmi.n	800766e <_vfiprintf_r+0x2a>
 8007662:	89ab      	ldrh	r3, [r5, #12]
 8007664:	059a      	lsls	r2, r3, #22
 8007666:	d402      	bmi.n	800766e <_vfiprintf_r+0x2a>
 8007668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800766a:	f7ff fa92 	bl	8006b92 <__retarget_lock_acquire_recursive>
 800766e:	89ab      	ldrh	r3, [r5, #12]
 8007670:	071b      	lsls	r3, r3, #28
 8007672:	d501      	bpl.n	8007678 <_vfiprintf_r+0x34>
 8007674:	692b      	ldr	r3, [r5, #16]
 8007676:	b99b      	cbnz	r3, 80076a0 <_vfiprintf_r+0x5c>
 8007678:	4629      	mov	r1, r5
 800767a:	4630      	mov	r0, r6
 800767c:	f000 f938 	bl	80078f0 <__swsetup_r>
 8007680:	b170      	cbz	r0, 80076a0 <_vfiprintf_r+0x5c>
 8007682:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007684:	07dc      	lsls	r4, r3, #31
 8007686:	d504      	bpl.n	8007692 <_vfiprintf_r+0x4e>
 8007688:	f04f 30ff 	mov.w	r0, #4294967295
 800768c:	b01d      	add	sp, #116	@ 0x74
 800768e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007692:	89ab      	ldrh	r3, [r5, #12]
 8007694:	0598      	lsls	r0, r3, #22
 8007696:	d4f7      	bmi.n	8007688 <_vfiprintf_r+0x44>
 8007698:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800769a:	f7ff fa7b 	bl	8006b94 <__retarget_lock_release_recursive>
 800769e:	e7f3      	b.n	8007688 <_vfiprintf_r+0x44>
 80076a0:	2300      	movs	r3, #0
 80076a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80076a4:	2320      	movs	r3, #32
 80076a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80076aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80076ae:	2330      	movs	r3, #48	@ 0x30
 80076b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007860 <_vfiprintf_r+0x21c>
 80076b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076b8:	f04f 0901 	mov.w	r9, #1
 80076bc:	4623      	mov	r3, r4
 80076be:	469a      	mov	sl, r3
 80076c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076c4:	b10a      	cbz	r2, 80076ca <_vfiprintf_r+0x86>
 80076c6:	2a25      	cmp	r2, #37	@ 0x25
 80076c8:	d1f9      	bne.n	80076be <_vfiprintf_r+0x7a>
 80076ca:	ebba 0b04 	subs.w	fp, sl, r4
 80076ce:	d00b      	beq.n	80076e8 <_vfiprintf_r+0xa4>
 80076d0:	465b      	mov	r3, fp
 80076d2:	4622      	mov	r2, r4
 80076d4:	4629      	mov	r1, r5
 80076d6:	4630      	mov	r0, r6
 80076d8:	f7ff ffa2 	bl	8007620 <__sfputs_r>
 80076dc:	3001      	adds	r0, #1
 80076de:	f000 80a7 	beq.w	8007830 <_vfiprintf_r+0x1ec>
 80076e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076e4:	445a      	add	r2, fp
 80076e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80076e8:	f89a 3000 	ldrb.w	r3, [sl]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 809f 	beq.w	8007830 <_vfiprintf_r+0x1ec>
 80076f2:	2300      	movs	r3, #0
 80076f4:	f04f 32ff 	mov.w	r2, #4294967295
 80076f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076fc:	f10a 0a01 	add.w	sl, sl, #1
 8007700:	9304      	str	r3, [sp, #16]
 8007702:	9307      	str	r3, [sp, #28]
 8007704:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007708:	931a      	str	r3, [sp, #104]	@ 0x68
 800770a:	4654      	mov	r4, sl
 800770c:	2205      	movs	r2, #5
 800770e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007712:	4853      	ldr	r0, [pc, #332]	@ (8007860 <_vfiprintf_r+0x21c>)
 8007714:	f7f8 fd5c 	bl	80001d0 <memchr>
 8007718:	9a04      	ldr	r2, [sp, #16]
 800771a:	b9d8      	cbnz	r0, 8007754 <_vfiprintf_r+0x110>
 800771c:	06d1      	lsls	r1, r2, #27
 800771e:	bf44      	itt	mi
 8007720:	2320      	movmi	r3, #32
 8007722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007726:	0713      	lsls	r3, r2, #28
 8007728:	bf44      	itt	mi
 800772a:	232b      	movmi	r3, #43	@ 0x2b
 800772c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007730:	f89a 3000 	ldrb.w	r3, [sl]
 8007734:	2b2a      	cmp	r3, #42	@ 0x2a
 8007736:	d015      	beq.n	8007764 <_vfiprintf_r+0x120>
 8007738:	9a07      	ldr	r2, [sp, #28]
 800773a:	4654      	mov	r4, sl
 800773c:	2000      	movs	r0, #0
 800773e:	f04f 0c0a 	mov.w	ip, #10
 8007742:	4621      	mov	r1, r4
 8007744:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007748:	3b30      	subs	r3, #48	@ 0x30
 800774a:	2b09      	cmp	r3, #9
 800774c:	d94b      	bls.n	80077e6 <_vfiprintf_r+0x1a2>
 800774e:	b1b0      	cbz	r0, 800777e <_vfiprintf_r+0x13a>
 8007750:	9207      	str	r2, [sp, #28]
 8007752:	e014      	b.n	800777e <_vfiprintf_r+0x13a>
 8007754:	eba0 0308 	sub.w	r3, r0, r8
 8007758:	fa09 f303 	lsl.w	r3, r9, r3
 800775c:	4313      	orrs	r3, r2
 800775e:	9304      	str	r3, [sp, #16]
 8007760:	46a2      	mov	sl, r4
 8007762:	e7d2      	b.n	800770a <_vfiprintf_r+0xc6>
 8007764:	9b03      	ldr	r3, [sp, #12]
 8007766:	1d19      	adds	r1, r3, #4
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	9103      	str	r1, [sp, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	bfbb      	ittet	lt
 8007770:	425b      	neglt	r3, r3
 8007772:	f042 0202 	orrlt.w	r2, r2, #2
 8007776:	9307      	strge	r3, [sp, #28]
 8007778:	9307      	strlt	r3, [sp, #28]
 800777a:	bfb8      	it	lt
 800777c:	9204      	strlt	r2, [sp, #16]
 800777e:	7823      	ldrb	r3, [r4, #0]
 8007780:	2b2e      	cmp	r3, #46	@ 0x2e
 8007782:	d10a      	bne.n	800779a <_vfiprintf_r+0x156>
 8007784:	7863      	ldrb	r3, [r4, #1]
 8007786:	2b2a      	cmp	r3, #42	@ 0x2a
 8007788:	d132      	bne.n	80077f0 <_vfiprintf_r+0x1ac>
 800778a:	9b03      	ldr	r3, [sp, #12]
 800778c:	1d1a      	adds	r2, r3, #4
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	9203      	str	r2, [sp, #12]
 8007792:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007796:	3402      	adds	r4, #2
 8007798:	9305      	str	r3, [sp, #20]
 800779a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007870 <_vfiprintf_r+0x22c>
 800779e:	7821      	ldrb	r1, [r4, #0]
 80077a0:	2203      	movs	r2, #3
 80077a2:	4650      	mov	r0, sl
 80077a4:	f7f8 fd14 	bl	80001d0 <memchr>
 80077a8:	b138      	cbz	r0, 80077ba <_vfiprintf_r+0x176>
 80077aa:	9b04      	ldr	r3, [sp, #16]
 80077ac:	eba0 000a 	sub.w	r0, r0, sl
 80077b0:	2240      	movs	r2, #64	@ 0x40
 80077b2:	4082      	lsls	r2, r0
 80077b4:	4313      	orrs	r3, r2
 80077b6:	3401      	adds	r4, #1
 80077b8:	9304      	str	r3, [sp, #16]
 80077ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077be:	4829      	ldr	r0, [pc, #164]	@ (8007864 <_vfiprintf_r+0x220>)
 80077c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80077c4:	2206      	movs	r2, #6
 80077c6:	f7f8 fd03 	bl	80001d0 <memchr>
 80077ca:	2800      	cmp	r0, #0
 80077cc:	d03f      	beq.n	800784e <_vfiprintf_r+0x20a>
 80077ce:	4b26      	ldr	r3, [pc, #152]	@ (8007868 <_vfiprintf_r+0x224>)
 80077d0:	bb1b      	cbnz	r3, 800781a <_vfiprintf_r+0x1d6>
 80077d2:	9b03      	ldr	r3, [sp, #12]
 80077d4:	3307      	adds	r3, #7
 80077d6:	f023 0307 	bic.w	r3, r3, #7
 80077da:	3308      	adds	r3, #8
 80077dc:	9303      	str	r3, [sp, #12]
 80077de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e0:	443b      	add	r3, r7
 80077e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80077e4:	e76a      	b.n	80076bc <_vfiprintf_r+0x78>
 80077e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80077ea:	460c      	mov	r4, r1
 80077ec:	2001      	movs	r0, #1
 80077ee:	e7a8      	b.n	8007742 <_vfiprintf_r+0xfe>
 80077f0:	2300      	movs	r3, #0
 80077f2:	3401      	adds	r4, #1
 80077f4:	9305      	str	r3, [sp, #20]
 80077f6:	4619      	mov	r1, r3
 80077f8:	f04f 0c0a 	mov.w	ip, #10
 80077fc:	4620      	mov	r0, r4
 80077fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007802:	3a30      	subs	r2, #48	@ 0x30
 8007804:	2a09      	cmp	r2, #9
 8007806:	d903      	bls.n	8007810 <_vfiprintf_r+0x1cc>
 8007808:	2b00      	cmp	r3, #0
 800780a:	d0c6      	beq.n	800779a <_vfiprintf_r+0x156>
 800780c:	9105      	str	r1, [sp, #20]
 800780e:	e7c4      	b.n	800779a <_vfiprintf_r+0x156>
 8007810:	fb0c 2101 	mla	r1, ip, r1, r2
 8007814:	4604      	mov	r4, r0
 8007816:	2301      	movs	r3, #1
 8007818:	e7f0      	b.n	80077fc <_vfiprintf_r+0x1b8>
 800781a:	ab03      	add	r3, sp, #12
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	462a      	mov	r2, r5
 8007820:	4b12      	ldr	r3, [pc, #72]	@ (800786c <_vfiprintf_r+0x228>)
 8007822:	a904      	add	r1, sp, #16
 8007824:	4630      	mov	r0, r6
 8007826:	f3af 8000 	nop.w
 800782a:	4607      	mov	r7, r0
 800782c:	1c78      	adds	r0, r7, #1
 800782e:	d1d6      	bne.n	80077de <_vfiprintf_r+0x19a>
 8007830:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007832:	07d9      	lsls	r1, r3, #31
 8007834:	d405      	bmi.n	8007842 <_vfiprintf_r+0x1fe>
 8007836:	89ab      	ldrh	r3, [r5, #12]
 8007838:	059a      	lsls	r2, r3, #22
 800783a:	d402      	bmi.n	8007842 <_vfiprintf_r+0x1fe>
 800783c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800783e:	f7ff f9a9 	bl	8006b94 <__retarget_lock_release_recursive>
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	065b      	lsls	r3, r3, #25
 8007846:	f53f af1f 	bmi.w	8007688 <_vfiprintf_r+0x44>
 800784a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800784c:	e71e      	b.n	800768c <_vfiprintf_r+0x48>
 800784e:	ab03      	add	r3, sp, #12
 8007850:	9300      	str	r3, [sp, #0]
 8007852:	462a      	mov	r2, r5
 8007854:	4b05      	ldr	r3, [pc, #20]	@ (800786c <_vfiprintf_r+0x228>)
 8007856:	a904      	add	r1, sp, #16
 8007858:	4630      	mov	r0, r6
 800785a:	f7ff fc8f 	bl	800717c <_printf_i>
 800785e:	e7e4      	b.n	800782a <_vfiprintf_r+0x1e6>
 8007860:	08008657 	.word	0x08008657
 8007864:	08008661 	.word	0x08008661
 8007868:	00000000 	.word	0x00000000
 800786c:	08007621 	.word	0x08007621
 8007870:	0800865d 	.word	0x0800865d

08007874 <__swbuf_r>:
 8007874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007876:	460e      	mov	r6, r1
 8007878:	4614      	mov	r4, r2
 800787a:	4605      	mov	r5, r0
 800787c:	b118      	cbz	r0, 8007886 <__swbuf_r+0x12>
 800787e:	6a03      	ldr	r3, [r0, #32]
 8007880:	b90b      	cbnz	r3, 8007886 <__swbuf_r+0x12>
 8007882:	f7ff f871 	bl	8006968 <__sinit>
 8007886:	69a3      	ldr	r3, [r4, #24]
 8007888:	60a3      	str	r3, [r4, #8]
 800788a:	89a3      	ldrh	r3, [r4, #12]
 800788c:	071a      	lsls	r2, r3, #28
 800788e:	d501      	bpl.n	8007894 <__swbuf_r+0x20>
 8007890:	6923      	ldr	r3, [r4, #16]
 8007892:	b943      	cbnz	r3, 80078a6 <__swbuf_r+0x32>
 8007894:	4621      	mov	r1, r4
 8007896:	4628      	mov	r0, r5
 8007898:	f000 f82a 	bl	80078f0 <__swsetup_r>
 800789c:	b118      	cbz	r0, 80078a6 <__swbuf_r+0x32>
 800789e:	f04f 37ff 	mov.w	r7, #4294967295
 80078a2:	4638      	mov	r0, r7
 80078a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078a6:	6823      	ldr	r3, [r4, #0]
 80078a8:	6922      	ldr	r2, [r4, #16]
 80078aa:	1a98      	subs	r0, r3, r2
 80078ac:	6963      	ldr	r3, [r4, #20]
 80078ae:	b2f6      	uxtb	r6, r6
 80078b0:	4283      	cmp	r3, r0
 80078b2:	4637      	mov	r7, r6
 80078b4:	dc05      	bgt.n	80078c2 <__swbuf_r+0x4e>
 80078b6:	4621      	mov	r1, r4
 80078b8:	4628      	mov	r0, r5
 80078ba:	f7ff fe01 	bl	80074c0 <_fflush_r>
 80078be:	2800      	cmp	r0, #0
 80078c0:	d1ed      	bne.n	800789e <__swbuf_r+0x2a>
 80078c2:	68a3      	ldr	r3, [r4, #8]
 80078c4:	3b01      	subs	r3, #1
 80078c6:	60a3      	str	r3, [r4, #8]
 80078c8:	6823      	ldr	r3, [r4, #0]
 80078ca:	1c5a      	adds	r2, r3, #1
 80078cc:	6022      	str	r2, [r4, #0]
 80078ce:	701e      	strb	r6, [r3, #0]
 80078d0:	6962      	ldr	r2, [r4, #20]
 80078d2:	1c43      	adds	r3, r0, #1
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d004      	beq.n	80078e2 <__swbuf_r+0x6e>
 80078d8:	89a3      	ldrh	r3, [r4, #12]
 80078da:	07db      	lsls	r3, r3, #31
 80078dc:	d5e1      	bpl.n	80078a2 <__swbuf_r+0x2e>
 80078de:	2e0a      	cmp	r6, #10
 80078e0:	d1df      	bne.n	80078a2 <__swbuf_r+0x2e>
 80078e2:	4621      	mov	r1, r4
 80078e4:	4628      	mov	r0, r5
 80078e6:	f7ff fdeb 	bl	80074c0 <_fflush_r>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	d0d9      	beq.n	80078a2 <__swbuf_r+0x2e>
 80078ee:	e7d6      	b.n	800789e <__swbuf_r+0x2a>

080078f0 <__swsetup_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4b29      	ldr	r3, [pc, #164]	@ (8007998 <__swsetup_r+0xa8>)
 80078f4:	4605      	mov	r5, r0
 80078f6:	6818      	ldr	r0, [r3, #0]
 80078f8:	460c      	mov	r4, r1
 80078fa:	b118      	cbz	r0, 8007904 <__swsetup_r+0x14>
 80078fc:	6a03      	ldr	r3, [r0, #32]
 80078fe:	b90b      	cbnz	r3, 8007904 <__swsetup_r+0x14>
 8007900:	f7ff f832 	bl	8006968 <__sinit>
 8007904:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007908:	0719      	lsls	r1, r3, #28
 800790a:	d422      	bmi.n	8007952 <__swsetup_r+0x62>
 800790c:	06da      	lsls	r2, r3, #27
 800790e:	d407      	bmi.n	8007920 <__swsetup_r+0x30>
 8007910:	2209      	movs	r2, #9
 8007912:	602a      	str	r2, [r5, #0]
 8007914:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007918:	81a3      	strh	r3, [r4, #12]
 800791a:	f04f 30ff 	mov.w	r0, #4294967295
 800791e:	e033      	b.n	8007988 <__swsetup_r+0x98>
 8007920:	0758      	lsls	r0, r3, #29
 8007922:	d512      	bpl.n	800794a <__swsetup_r+0x5a>
 8007924:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007926:	b141      	cbz	r1, 800793a <__swsetup_r+0x4a>
 8007928:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800792c:	4299      	cmp	r1, r3
 800792e:	d002      	beq.n	8007936 <__swsetup_r+0x46>
 8007930:	4628      	mov	r0, r5
 8007932:	f7ff f95d 	bl	8006bf0 <_free_r>
 8007936:	2300      	movs	r3, #0
 8007938:	6363      	str	r3, [r4, #52]	@ 0x34
 800793a:	89a3      	ldrh	r3, [r4, #12]
 800793c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007940:	81a3      	strh	r3, [r4, #12]
 8007942:	2300      	movs	r3, #0
 8007944:	6063      	str	r3, [r4, #4]
 8007946:	6923      	ldr	r3, [r4, #16]
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	89a3      	ldrh	r3, [r4, #12]
 800794c:	f043 0308 	orr.w	r3, r3, #8
 8007950:	81a3      	strh	r3, [r4, #12]
 8007952:	6923      	ldr	r3, [r4, #16]
 8007954:	b94b      	cbnz	r3, 800796a <__swsetup_r+0x7a>
 8007956:	89a3      	ldrh	r3, [r4, #12]
 8007958:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800795c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007960:	d003      	beq.n	800796a <__swsetup_r+0x7a>
 8007962:	4621      	mov	r1, r4
 8007964:	4628      	mov	r0, r5
 8007966:	f000 f88b 	bl	8007a80 <__smakebuf_r>
 800796a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796e:	f013 0201 	ands.w	r2, r3, #1
 8007972:	d00a      	beq.n	800798a <__swsetup_r+0x9a>
 8007974:	2200      	movs	r2, #0
 8007976:	60a2      	str	r2, [r4, #8]
 8007978:	6962      	ldr	r2, [r4, #20]
 800797a:	4252      	negs	r2, r2
 800797c:	61a2      	str	r2, [r4, #24]
 800797e:	6922      	ldr	r2, [r4, #16]
 8007980:	b942      	cbnz	r2, 8007994 <__swsetup_r+0xa4>
 8007982:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007986:	d1c5      	bne.n	8007914 <__swsetup_r+0x24>
 8007988:	bd38      	pop	{r3, r4, r5, pc}
 800798a:	0799      	lsls	r1, r3, #30
 800798c:	bf58      	it	pl
 800798e:	6962      	ldrpl	r2, [r4, #20]
 8007990:	60a2      	str	r2, [r4, #8]
 8007992:	e7f4      	b.n	800797e <__swsetup_r+0x8e>
 8007994:	2000      	movs	r0, #0
 8007996:	e7f7      	b.n	8007988 <__swsetup_r+0x98>
 8007998:	20000088 	.word	0x20000088

0800799c <_raise_r>:
 800799c:	291f      	cmp	r1, #31
 800799e:	b538      	push	{r3, r4, r5, lr}
 80079a0:	4605      	mov	r5, r0
 80079a2:	460c      	mov	r4, r1
 80079a4:	d904      	bls.n	80079b0 <_raise_r+0x14>
 80079a6:	2316      	movs	r3, #22
 80079a8:	6003      	str	r3, [r0, #0]
 80079aa:	f04f 30ff 	mov.w	r0, #4294967295
 80079ae:	bd38      	pop	{r3, r4, r5, pc}
 80079b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80079b2:	b112      	cbz	r2, 80079ba <_raise_r+0x1e>
 80079b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079b8:	b94b      	cbnz	r3, 80079ce <_raise_r+0x32>
 80079ba:	4628      	mov	r0, r5
 80079bc:	f000 f830 	bl	8007a20 <_getpid_r>
 80079c0:	4622      	mov	r2, r4
 80079c2:	4601      	mov	r1, r0
 80079c4:	4628      	mov	r0, r5
 80079c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079ca:	f000 b817 	b.w	80079fc <_kill_r>
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d00a      	beq.n	80079e8 <_raise_r+0x4c>
 80079d2:	1c59      	adds	r1, r3, #1
 80079d4:	d103      	bne.n	80079de <_raise_r+0x42>
 80079d6:	2316      	movs	r3, #22
 80079d8:	6003      	str	r3, [r0, #0]
 80079da:	2001      	movs	r0, #1
 80079dc:	e7e7      	b.n	80079ae <_raise_r+0x12>
 80079de:	2100      	movs	r1, #0
 80079e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80079e4:	4620      	mov	r0, r4
 80079e6:	4798      	blx	r3
 80079e8:	2000      	movs	r0, #0
 80079ea:	e7e0      	b.n	80079ae <_raise_r+0x12>

080079ec <raise>:
 80079ec:	4b02      	ldr	r3, [pc, #8]	@ (80079f8 <raise+0xc>)
 80079ee:	4601      	mov	r1, r0
 80079f0:	6818      	ldr	r0, [r3, #0]
 80079f2:	f7ff bfd3 	b.w	800799c <_raise_r>
 80079f6:	bf00      	nop
 80079f8:	20000088 	.word	0x20000088

080079fc <_kill_r>:
 80079fc:	b538      	push	{r3, r4, r5, lr}
 80079fe:	4d07      	ldr	r5, [pc, #28]	@ (8007a1c <_kill_r+0x20>)
 8007a00:	2300      	movs	r3, #0
 8007a02:	4604      	mov	r4, r0
 8007a04:	4608      	mov	r0, r1
 8007a06:	4611      	mov	r1, r2
 8007a08:	602b      	str	r3, [r5, #0]
 8007a0a:	f7fa fcad 	bl	8002368 <_kill>
 8007a0e:	1c43      	adds	r3, r0, #1
 8007a10:	d102      	bne.n	8007a18 <_kill_r+0x1c>
 8007a12:	682b      	ldr	r3, [r5, #0]
 8007a14:	b103      	cbz	r3, 8007a18 <_kill_r+0x1c>
 8007a16:	6023      	str	r3, [r4, #0]
 8007a18:	bd38      	pop	{r3, r4, r5, pc}
 8007a1a:	bf00      	nop
 8007a1c:	200042ac 	.word	0x200042ac

08007a20 <_getpid_r>:
 8007a20:	f7fa bc9a 	b.w	8002358 <_getpid>

08007a24 <_malloc_usable_size_r>:
 8007a24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a28:	1f18      	subs	r0, r3, #4
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	bfbc      	itt	lt
 8007a2e:	580b      	ldrlt	r3, [r1, r0]
 8007a30:	18c0      	addlt	r0, r0, r3
 8007a32:	4770      	bx	lr

08007a34 <__swhatbuf_r>:
 8007a34:	b570      	push	{r4, r5, r6, lr}
 8007a36:	460c      	mov	r4, r1
 8007a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a3c:	2900      	cmp	r1, #0
 8007a3e:	b096      	sub	sp, #88	@ 0x58
 8007a40:	4615      	mov	r5, r2
 8007a42:	461e      	mov	r6, r3
 8007a44:	da0d      	bge.n	8007a62 <__swhatbuf_r+0x2e>
 8007a46:	89a3      	ldrh	r3, [r4, #12]
 8007a48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007a4c:	f04f 0100 	mov.w	r1, #0
 8007a50:	bf14      	ite	ne
 8007a52:	2340      	movne	r3, #64	@ 0x40
 8007a54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007a58:	2000      	movs	r0, #0
 8007a5a:	6031      	str	r1, [r6, #0]
 8007a5c:	602b      	str	r3, [r5, #0]
 8007a5e:	b016      	add	sp, #88	@ 0x58
 8007a60:	bd70      	pop	{r4, r5, r6, pc}
 8007a62:	466a      	mov	r2, sp
 8007a64:	f000 f848 	bl	8007af8 <_fstat_r>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	dbec      	blt.n	8007a46 <__swhatbuf_r+0x12>
 8007a6c:	9901      	ldr	r1, [sp, #4]
 8007a6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007a76:	4259      	negs	r1, r3
 8007a78:	4159      	adcs	r1, r3
 8007a7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a7e:	e7eb      	b.n	8007a58 <__swhatbuf_r+0x24>

08007a80 <__smakebuf_r>:
 8007a80:	898b      	ldrh	r3, [r1, #12]
 8007a82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a84:	079d      	lsls	r5, r3, #30
 8007a86:	4606      	mov	r6, r0
 8007a88:	460c      	mov	r4, r1
 8007a8a:	d507      	bpl.n	8007a9c <__smakebuf_r+0x1c>
 8007a8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007a90:	6023      	str	r3, [r4, #0]
 8007a92:	6123      	str	r3, [r4, #16]
 8007a94:	2301      	movs	r3, #1
 8007a96:	6163      	str	r3, [r4, #20]
 8007a98:	b003      	add	sp, #12
 8007a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a9c:	ab01      	add	r3, sp, #4
 8007a9e:	466a      	mov	r2, sp
 8007aa0:	f7ff ffc8 	bl	8007a34 <__swhatbuf_r>
 8007aa4:	9f00      	ldr	r7, [sp, #0]
 8007aa6:	4605      	mov	r5, r0
 8007aa8:	4639      	mov	r1, r7
 8007aaa:	4630      	mov	r0, r6
 8007aac:	f7ff f914 	bl	8006cd8 <_malloc_r>
 8007ab0:	b948      	cbnz	r0, 8007ac6 <__smakebuf_r+0x46>
 8007ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab6:	059a      	lsls	r2, r3, #22
 8007ab8:	d4ee      	bmi.n	8007a98 <__smakebuf_r+0x18>
 8007aba:	f023 0303 	bic.w	r3, r3, #3
 8007abe:	f043 0302 	orr.w	r3, r3, #2
 8007ac2:	81a3      	strh	r3, [r4, #12]
 8007ac4:	e7e2      	b.n	8007a8c <__smakebuf_r+0xc>
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	6020      	str	r0, [r4, #0]
 8007aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ace:	81a3      	strh	r3, [r4, #12]
 8007ad0:	9b01      	ldr	r3, [sp, #4]
 8007ad2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ad6:	b15b      	cbz	r3, 8007af0 <__smakebuf_r+0x70>
 8007ad8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007adc:	4630      	mov	r0, r6
 8007ade:	f000 f81d 	bl	8007b1c <_isatty_r>
 8007ae2:	b128      	cbz	r0, 8007af0 <__smakebuf_r+0x70>
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	f023 0303 	bic.w	r3, r3, #3
 8007aea:	f043 0301 	orr.w	r3, r3, #1
 8007aee:	81a3      	strh	r3, [r4, #12]
 8007af0:	89a3      	ldrh	r3, [r4, #12]
 8007af2:	431d      	orrs	r5, r3
 8007af4:	81a5      	strh	r5, [r4, #12]
 8007af6:	e7cf      	b.n	8007a98 <__smakebuf_r+0x18>

08007af8 <_fstat_r>:
 8007af8:	b538      	push	{r3, r4, r5, lr}
 8007afa:	4d07      	ldr	r5, [pc, #28]	@ (8007b18 <_fstat_r+0x20>)
 8007afc:	2300      	movs	r3, #0
 8007afe:	4604      	mov	r4, r0
 8007b00:	4608      	mov	r0, r1
 8007b02:	4611      	mov	r1, r2
 8007b04:	602b      	str	r3, [r5, #0]
 8007b06:	f7fa fc8f 	bl	8002428 <_fstat>
 8007b0a:	1c43      	adds	r3, r0, #1
 8007b0c:	d102      	bne.n	8007b14 <_fstat_r+0x1c>
 8007b0e:	682b      	ldr	r3, [r5, #0]
 8007b10:	b103      	cbz	r3, 8007b14 <_fstat_r+0x1c>
 8007b12:	6023      	str	r3, [r4, #0]
 8007b14:	bd38      	pop	{r3, r4, r5, pc}
 8007b16:	bf00      	nop
 8007b18:	200042ac 	.word	0x200042ac

08007b1c <_isatty_r>:
 8007b1c:	b538      	push	{r3, r4, r5, lr}
 8007b1e:	4d06      	ldr	r5, [pc, #24]	@ (8007b38 <_isatty_r+0x1c>)
 8007b20:	2300      	movs	r3, #0
 8007b22:	4604      	mov	r4, r0
 8007b24:	4608      	mov	r0, r1
 8007b26:	602b      	str	r3, [r5, #0]
 8007b28:	f7fa fc8e 	bl	8002448 <_isatty>
 8007b2c:	1c43      	adds	r3, r0, #1
 8007b2e:	d102      	bne.n	8007b36 <_isatty_r+0x1a>
 8007b30:	682b      	ldr	r3, [r5, #0]
 8007b32:	b103      	cbz	r3, 8007b36 <_isatty_r+0x1a>
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	200042ac 	.word	0x200042ac

08007b3c <_init>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	bf00      	nop
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr

08007b48 <_fini>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr
