#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  2 20:18:01 2024
# Process ID: 37496
# Current directory: d:/VIVADO23/ku5p/ddr4_0_ex
# Command line: vivado.exe -notrace -source d:/VIVADO23/ku5p/ddr4_test/ddr4_test.gen/sources_1/ip/ddr4_0/ddr4_0_ex.tcl
# Log file: d:/VIVADO23/ku5p/ddr4_0_ex/vivado.log
# Journal file: d:/VIVADO23/ku5p/ddr4_0_ex\vivado.jou
# Running On: DESKTOP-IDDMGFU, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 24, Host memory: 34265 MB
#-----------------------------------------------------------
start_gui
source d:/VIVADO23/ku5p/ddr4_test/ddr4_test.gen/sources_1/ip/ddr4_0/ddr4_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2446.168 ; gain = 384.250
INFO: [open_example_project] Importing original IP ...
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'ddr4_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'ddr4_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'ddr4_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'ddr4_0'. Target already exists and is up to date.
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_9054' - hence not re-generating.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: example_design_post_process.tcl
Post processing the example_design
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2023.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/xsim/ddr4_0.sh'
Generating merged BMM file for the design top 'sim_tb_top'...
WARNING: [Memdata 28-361] Design is having concatenated BRAM controllers(heterogenous memory), this configuration is not supported by Updatemem for current device part. Only the first BRAM controller will be added to .MMI and used by Updatemem to update the bitstream with new data.
Generating merged BMM file for the design top 'sim_tb_top'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/modelsim/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/questa/ddr4_0.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/xcelium/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/vcs/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/riviera/ddr4_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.ip_user_files/sim_scripts/ddr4_0/activehdl/ddr4_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2506.176 ; gain = 3.812
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ddr4_0.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec  2 20:45:15 2024] Launched synth_1...
Run output will be captured here: d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/synth_1/example_top.dcp to d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ddr4_0.xci' is already up-to-date
[Mon Dec  2 20:46:32 2024] Launched synth_1...
Run output will be captured here: d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku5p-ffvb676-2-i
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Project 1-454] Reading design checkpoint 'd:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/ddr4_0.dcp' for cell 'u_ddr4_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.645 . Memory (MB): peak = 3585.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ddr4_0 UUID: 3fd6d934-2c58-576c-8b83-36d6fdf59d81 
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/imports/example_design.xdc]
Finished Parsing XDC File [d:/VIVADO23/ku5p/ddr4_0_ex/imports/example_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'example_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.gen/sources_1/ip/ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4193.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 4 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 36 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 113 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 4663.590 ; gain = 2108.383
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ddr4_0.xci' is already up-to-date
[Mon Dec  2 20:48:33 2024] Launched impl_1...
Run output will be captured here: d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/0ABC01A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.ltx} [get_hw_devices xcku5p_0]
set_property FULL_PROBES.FILE {d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.ltx} [get_hw_devices xcku5p_0]
set_property PROGRAM.FILE {d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.bit} [get_hw_devices xcku5p_0]
program_hw_devices [get_hw_devices xcku5p_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6158.340 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku5p_0] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcku5p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
ERROR: [Xicom 50-38] xicom: ERROR: [Xicom 50-24] File C:/Xilinx/Vivado/2023.1/data/xicom/mig_error_ddr4_0.csv does not exist.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtools 27-1435] Device xcku5p (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.srcs/utils_1/imports/synth_1/example_top.dcp with file d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/synth_1/example_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/ddr4_0.xci' is already up-to-date
[Mon Dec  2 21:08:57 2024] Launched synth_1...
Run output will be captured here: d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/synth_1/runme.log
[Mon Dec  2 21:08:57 2024] Launched impl_1...
Run output will be captured here: d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/runme.log
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file d:/VIVADO23/ku5p/ddr4_0_ex/example_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: d:/VIVADO23/ku5p/ddr4_0_ex/example_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: d:/VIVADO23/ku5p/ddr4_0_ex/example_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 1 seconds
write_cfgmem  -format mcs -size 64 -interface SPIx4 -loadbit {up 0x00000000 "D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.bit" } -file "D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_test.mcs"
Command: write_cfgmem -format mcs -size 64 -interface SPIx4 -loadbit {up 0x00000000 "D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.bit" } -file D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_test.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.bit
Writing file D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_test.mcs
Writing log file D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_test.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               64M
Start Address      0x00000000
End Address        0x03FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00545CA3    Dec  2 21:15:56 2024    D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
set_property PROGRAM.FILE {d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.bit} [get_hw_devices xcku5p_0]
set_property PROBES.FILE {d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.ltx} [get_hw_devices xcku5p_0]
set_property FULL_PROBES.FILE {d:/VIVADO23/ku5p/ddr4_0_ex/ddr4_0_ex.runs/impl_1/example_top.ltx} [get_hw_devices xcku5p_0]
current_hw_device [get_hw_devices xcku5p_0]
refresh_hw_device [lindex [get_hw_devices xcku5p_0] 0]
INFO: [Labtools 27-1435] Device xcku5p (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices xcku5p_0] 0] [lindex [get_cfgmem_parts {mx25u51245g-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
refresh_hw_device [lindex [get_hw_devices xcku5p_0] 0]
INFO: [Labtools 27-1435] Device xcku5p (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.FILES [list "D:/VIVADO23/ku5p/ddr4_0_ex/ddr4_test.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.VERIFY  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xcku5p_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xcku5p_0] 0]]; program_hw_devices [lindex [get_hw_devices xcku5p_0] 0]; refresh_hw_device [lindex [get_hw_devices xcku5p_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xcku5p (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcku5p_0] 0]]
Mfg ID : c2   Memory Type : 25   Memory Capacity : 3a   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program Operation...
Program Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:02:02 . Memory (MB): peak = 6158.340 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtools 27-1435] Device xcku5p (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtools 27-1435] Device xcku5p (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xcku5p_0] 0]
INFO: [Labtools 27-1435] Device xcku5p (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtools 27-2302] Device xcku5p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtools 27-1435] Device xcku5p (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0ABC01A
INFO: [Labtools 27-2302] Device xcku5p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0ABC01A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 21:33:59 2024...
