#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr 19 17:28:04 2024
# Process ID: 10984
# Current directory: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10344 C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\CommandProcessor.xpr
# Log file: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/vivado.log
# Journal file: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor\vivado.jou
# Running On: DESKTOP-5CTLBIO, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 7883 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1489.695 ; gain = 150.297
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/dataConsumeWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dataConsume'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/unsigned/dataConsume_synthesised_unsigned.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-3107] analyzing entity 'dataConsume_synthesised'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/dataGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dataGen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cmdProc_interim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture behavioural of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1518.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -view {{C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc_behav.wcfg}
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1589.523 ; gain = 70.641
run 190 ms
Note: =====Process of Sequence No.1 starts.
Time: 4790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 11040775 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(2) character(2) should be 00110011
Time: 12082485 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 14165905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 17291035 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(4) character(2) should be 00111001
Time: 18332745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 20416165 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(5) character(2) should be 00111000
Time: 21457875 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 23541295 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(6) character(2) should be 00111000
Time: 24583005 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 26666425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(7) character(2) should be 00110011
Time: 27708135 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 29791555 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(8) character(2) should be 00111001
Time: 30833265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 32916685 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(9) character(2) should be 00110001
Time: 33958395 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 36041815 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(10) character(2) should be 00110111
Time: 37083525 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 39166945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 0 bytes has been processed; 
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:02:11 . Memory (MB): peak = 1589.523 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17268 KB (Peak: 17268 KB), Simulation CPU Usage: 126593 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cmdProc_interim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture behavioural of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.523 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1589.523 ; gain = 0.000
run 190 ms
Note: =====Process of Sequence No.1 starts.
Time: 4790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 11040775 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(2) character(2) should be 00110011
Time: 12082485 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 14165905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 17291035 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(4) character(2) should be 00111001
Time: 18332745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 20416165 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(5) character(2) should be 00111000
Time: 21457875 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 23541295 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(6) character(2) should be 00111000
Time: 24583005 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 26666425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(7) character(2) should be 00110011
Time: 27708135 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 29791555 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(8) character(2) should be 00111001
Time: 30833265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 32916685 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(9) character(2) should be 00110001
Time: 33958395 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 36041815 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(10) character(2) should be 00110111
Time: 37083525 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 39166945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 0 bytes has been processed; 
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(11) character(2) should be 00110010
Time: 132991515 ns  Iteration: 2  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 136790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111000; while byte(12) character(1) should be 00110000
Time: 137832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110011; while byte(12) character(2) should be 00110110
Time: 138873935 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 is done.
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 13 bytes has been processed; 
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 is done.
Time: 174292135100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 0 bytes has been processed; 
Time: 174292135100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:19 ; elapsed = 00:04:45 . Memory (MB): peak = 1589.523 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {cmdProc_behav.wcfg}
cmdProc_behav.wcfg
add_wave {{/tb_cmdProc_interim/cmdProc1/seqDone}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17240 KB (Peak: 17240 KB), Simulation CPU Usage: 282202 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture behavioural of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1589.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1589.523 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1589.523 ; gain = 0.000
run 190 ms
Note: =====Process of Sequence No.1 starts.
Time: 4790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 11040775 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(2) character(2) should be 00110011
Time: 12082485 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 14165905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 17291035 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(4) character(2) should be 00111001
Time: 18332745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 20416165 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(5) character(2) should be 00111000
Time: 21457875 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 23541295 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(6) character(2) should be 00111000
Time: 24583005 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 26666425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(7) character(2) should be 00110011
Time: 27708135 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 29791555 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(8) character(2) should be 00111001
Time: 30833265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 32916685 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(9) character(2) should be 00110001
Time: 33958395 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 36041815 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(10) character(2) should be 00110111
Time: 37083525 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 39166945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 0 bytes has been processed; 
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(11) character(2) should be 00110010
Time: 132991515 ns  Iteration: 2  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 136790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111000; while byte(12) character(1) should be 00110000
Time: 137832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110011; while byte(12) character(2) should be 00110110
Time: 138873935 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 is done.
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 13 bytes has been processed; 
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 is done.
Time: 174292135100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 0 bytes has been processed; 
Time: 174292135100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:05:31 . Memory (MB): peak = 1589.523 ; gain = 0.000
save_wave_config {C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {cmdProc_behav.wcfg}
C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc_behav.wcfg
add_wave {{/tb_cmdProc_interim/cmdProc1/dataResultsBuffer}} 
current_wave_config {cmdProc_behav.wcfg}
C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc_behav.wcfg
add_wave {{/tb_cmdProc_interim/cmdProc1/maxIndexBuffer}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17260 KB (Peak: 17260 KB), Simulation CPU Usage: 328390 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture behavioural of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1774.082 ; gain = 0.000
run 190 ms
Note: =====Process of Sequence No.1 starts.
Time: 4790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 11040775 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(2) character(2) should be 00110011
Time: 12082485 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 14165905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 17291035 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(4) character(2) should be 00111001
Time: 18332745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 20416165 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(5) character(2) should be 00111000
Time: 21457875 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 23541295 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(6) character(2) should be 00111000
Time: 24583005 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 26666425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(7) character(2) should be 00110011
Time: 27708135 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 29791555 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(8) character(2) should be 00111001
Time: 30833265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 32916685 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(9) character(2) should be 00110001
Time: 33958395 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 36041815 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(10) character(2) should be 00110111
Time: 37083525 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 39166945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 0 bytes has been processed; 
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:02:40 . Memory (MB): peak = 1774.082 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17292 KB (Peak: 17292 KB), Simulation CPU Usage: 157624 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture behavioural of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1774.082 ; gain = 0.000
run 190 ms
Note: =====Process of Sequence No.1 starts.
Time: 4790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 11040775 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(2) character(2) should be 00110011
Time: 12082485 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 14165905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 17291035 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(4) character(2) should be 00111001
Time: 18332745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 20416165 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(5) character(2) should be 00111000
Time: 21457875 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 23541295 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(6) character(2) should be 00111000
Time: 24583005 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 26666425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(7) character(2) should be 00110011
Time: 27708135 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 29791555 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(8) character(2) should be 00111001
Time: 30833265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 32916685 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(9) character(2) should be 00110001
Time: 33958395 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 36041815 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(10) character(2) should be 00110111
Time: 37083525 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 39166945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 0 bytes has been processed; 
Time: 39167005100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Common 17-180] Spawn failed: No error
run: Time (s): cpu = 00:00:04 ; elapsed = 00:02:07 . Memory (MB): peak = 1774.082 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17256 KB (Peak: 17256 KB), Simulation CPU Usage: 125452 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture behavioural of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1774.082 ; gain = 0.000
run 190 ms
Note: =====Process of Sequence No.1 starts.
Time: 4790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 11040775 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(2) character(2) should be 00110011
Time: 12082485 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 14165905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 17291035 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(4) character(2) should be 00111001
Time: 18332745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 20416165 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(5) character(2) should be 00111000
Time: 21457875 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 23541295 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(6) character(2) should be 00111000
Time: 24583005 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 26666425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(7) character(2) should be 00110011
Time: 27708135 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 29791555 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(8) character(2) should be 00111001
Time: 30833265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 32916685 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(9) character(2) should be 00110001
Time: 33958395 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 36041815 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(10) character(2) should be 00110111
Time: 37083525 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 39166945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(11) character(2) should be 00110010
Time: 132991515 ns  Iteration: 2  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 136790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111000; while byte(12) character(1) should be 00110000
Time: 137832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110011; while byte(12) character(2) should be 00110110
Time: 138873935 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 is done.
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 13 bytes has been processed; 
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:02:33 . Memory (MB): peak = 1774.082 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17296 KB (Peak: 17296 KB), Simulation CPU Usage: 151187 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture behavioural of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.082 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1774.082 ; gain = 0.000
run 190 ms
Note: =====Process of Sequence No.1 starts.
Time: 4790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 11040775 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(2) character(2) should be 00110011
Time: 12082485 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 14165905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 17291035 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(4) character(2) should be 00111001
Time: 18332745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 20416165 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(5) character(2) should be 00111000
Time: 21457875 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 23541295 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(6) character(2) should be 00111000
Time: 24583005 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 26666425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(7) character(2) should be 00110011
Time: 27708135 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 29791555 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(8) character(2) should be 00111001
Time: 30833265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 32916685 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(9) character(2) should be 00110001
Time: 33958395 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 36041815 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(10) character(2) should be 00110111
Time: 37083525 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 39166945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 39166995100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(11) character(2) should be 00110010
Time: 132991515 ns  Iteration: 2  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 136790555 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00111000; while byte(12) character(1) should be 00110000
Time: 137832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Error: txData is 00110011; while byte(12) character(2) should be 00110110
Time: 138873935 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 is done.
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
Note: =====A total of 13 bytes has been processed; 
Time: 174292125100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/Assignment 2/peak_detector/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:02:18 . Memory (MB): peak = 1774.082 ; gain = 0.000
current_wave_config {cmdProc_behav.wcfg}
C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc_behav.wcfg
add_wave {{/tb_cmdProc_interim/cmdProc1/outPPrinting}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17268 KB (Peak: 17268 KB), Simulation CPU Usage: 136765 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-4982] syntax error near 'END' [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:171]
ERROR: [VRFC 10-4982] syntax error near 'BEGIN' [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:175]
ERROR: [VRFC 10-9458] unit 'behavioural' is ignored due to previous errors [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-4982] syntax error near 'END' [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:171]
ERROR: [VRFC 10-4982] syntax error near 'BEGIN' [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:175]
ERROR: [VRFC 10-9458] unit 'behavioural' is ignored due to previous errors [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-4982] syntax error near 'END' [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:171]
ERROR: [VRFC 10-4982] syntax error near 'BEGIN' [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:175]
ERROR: [VRFC 10-9458] unit 'behavioural' is ignored due to previous errors [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\Assignment 2\peak_detector\tb_CmdProcessor_Interim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\astee\OneDrive - University of Bristol\University work\Digital Design\Assignment2_Git\CommandProcessor\cmdProc.vhd:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 12 elements; expected 24 [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:151]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cmdproc_interim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 12 elements; expected 24 [C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc.vhd:151]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cmdproc_interim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/CommandProcessor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/Users/astee/OneDrive - University of Bristol/University work/Digital Design/Assignment2_Git/CommandProcessor/cmdProc_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 18:25:41 2024...
