<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: skx_unc_c.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">skx_unc_c.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::skx_unc_c{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> skx_unc_c : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNC_C_AG0_AD_CRD_ACQUIRED = 0x80, <span class="comment">// Number of CMS Agent 0 AD credits acquired in a given cycle</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNC_C_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_AD_CRD_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent0 AD Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNC_C_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_AD_CRD_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent0 AD Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        UNC_C_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_AD_CRD_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent0 AD Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNC_C_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_AD_CRD_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent0 AD Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        UNC_C_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_AD_CRD_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent0 AD Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        UNC_C_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_AD_CRD_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent0 AD Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        UNC_C_AG0_AD_CRD_OCCUPANCY = 0x82, <span class="comment">// Number of CMS Agent 0 AD credits in use in a given cycle</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        UNC_C_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_AD_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent0 AD Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        UNC_C_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_AD_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent0 AD Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        UNC_C_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_AD_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent0 AD Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        UNC_C_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_AD_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent0 AD Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        UNC_C_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_AD_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent0 AD Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNC_C_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_AD_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent0 AD Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UNC_C_AG0_BL_CRD_ACQUIRED = 0x88, <span class="comment">// Number of CMS Agent 0 BL credits acquired in a given cycle</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UNC_C_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_BL_CRD_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent0 BL Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UNC_C_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_BL_CRD_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent0 BL Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UNC_C_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_BL_CRD_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent0 BL Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UNC_C_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_BL_CRD_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent0 BL Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UNC_C_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_BL_CRD_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent0 BL Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UNC_C_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_C_AG0_BL_CRD_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent0 BL Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UNC_C_AG0_BL_CRD_OCCUPANCY = 0x8a, <span class="comment">// Number of CMS Agent 0 BL credits in use in a given cycle</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UNC_C_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_BL_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent0 BL Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        UNC_C_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_BL_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent0 BL Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        UNC_C_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_BL_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent0 BL Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        UNC_C_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_BL_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent0 BL Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        UNC_C_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_BL_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent0 BL Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        UNC_C_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG0_BL_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent0 BL Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        UNC_C_AG1_AD_CRD_ACQUIRED = 0x84, <span class="comment">// Number of CMS Agent 1 AD credits acquired in a given cycle</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        UNC_C_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG1_AD_CRD_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent1 AD Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        UNC_C_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG1_AD_CRD_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent1 AD Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        UNC_C_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG1_AD_CRD_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent1 AD Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        UNC_C_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG1_AD_CRD_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent1 AD Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UNC_C_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG1_AD_CRD_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent1 AD Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UNC_C_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_C_AG1_AD_CRD_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent1 AD Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UNC_C_AG1_AD_CRD_OCCUPANCY = 0x86, <span class="comment">// Number of CMS Agent 1 AD credits in use in a given cycle</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UNC_C_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_AD_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent1 AD Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        UNC_C_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_AD_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent1 AD Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        UNC_C_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_AD_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent1 AD Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        UNC_C_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_AD_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent1 AD Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        UNC_C_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_AD_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent1 AD Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        UNC_C_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_AD_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent1 AD Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        UNC_C_AG1_BL_CRD_OCCUPANCY = 0x8e, <span class="comment">// Number of CMS Agent 1 BL credits in use in a given cycle</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        UNC_C_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_BL_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent1 BL Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        UNC_C_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_BL_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent1 BL Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        UNC_C_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_BL_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent1 BL Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        UNC_C_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_BL_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent1 BL Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        UNC_C_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_BL_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent1 BL Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNC_C_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_C_AG1_BL_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent1 BL Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNC_C_AG1_BL_CREDITS_ACQUIRED = 0x8c, <span class="comment">// Number of CMS Agent 1 BL credits acquired in a given cycle</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNC_C_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_C_AG1_BL_CREDITS_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent1 BL Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        UNC_C_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_C_AG1_BL_CREDITS_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent1 BL Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        UNC_C_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_C_AG1_BL_CREDITS_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent1 BL Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        UNC_C_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_C_AG1_BL_CREDITS_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent1 BL Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        UNC_C_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_C_AG1_BL_CREDITS_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent1 BL Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UNC_C_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_C_AG1_BL_CREDITS_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent1 BL Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UNC_C_BYPASS_CHA_IMC = 0x57, <span class="comment">// Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UNC_C_BYPASS_CHA_IMC__MASK__SKX_UNC_C_BYPASS_CHA_IMC__INTERMEDIATE = 0x200, <span class="comment">// CHA to iMC Bypass -- Intermediate bypass Taken</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        UNC_C_BYPASS_CHA_IMC__MASK__SKX_UNC_C_BYPASS_CHA_IMC__NOT_TAKEN = 0x400, <span class="comment">// CHA to iMC Bypass -- Not Taken</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        UNC_C_BYPASS_CHA_IMC__MASK__SKX_UNC_C_BYPASS_CHA_IMC__TAKEN = 0x100, <span class="comment">// CHA to iMC Bypass -- Taken</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        UNC_C_CLOCKTICKS = 0x0, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UNC_C_CMS_CLOCKTICKS = 0xc0, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UNC_C_CORE_PMA = 0x17, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        UNC_C_CORE_PMA__MASK__SKX_UNC_C_CORE_PMA__C1_STATE = 0x100, <span class="comment">// Core PMA Events -- C1  State</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        UNC_C_CORE_PMA__MASK__SKX_UNC_C_CORE_PMA__C1_TRANSITION = 0x200, <span class="comment">// Core PMA Events -- C1 Transition</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        UNC_C_CORE_PMA__MASK__SKX_UNC_C_CORE_PMA__C6_STATE = 0x400, <span class="comment">// Core PMA Events -- C6 State</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        UNC_C_CORE_PMA__MASK__SKX_UNC_C_CORE_PMA__C6_TRANSITION = 0x800, <span class="comment">// Core PMA Events -- C6 Transition</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        UNC_C_CORE_PMA__MASK__SKX_UNC_C_CORE_PMA__GV = 0x1000, <span class="comment">// Core PMA Events -- GV</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        UNC_C_CORE_SNP = 0x33, <span class="comment">// Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__ANY_GTONE = 0xe200, <span class="comment">// Core Cross Snoops Issued -- Any Cycle with Multiple Snoops</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__ANY_ONE = 0xe100, <span class="comment">// Core Cross Snoops Issued -- Any Single Snoop</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__ANY_REMOTE = 0xe400, <span class="comment">// Core Cross Snoops Issued -- Any Snoop to Remote Node</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__CORE_GTONE = 0x4200, <span class="comment">// Core Cross Snoops Issued -- Multiple Core Requests</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__CORE_ONE = 0x4100, <span class="comment">// Core Cross Snoops Issued -- Single Core Requests</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__CORE_REMOTE = 0x4400, <span class="comment">// Core Cross Snoops Issued -- Core Request to Remote Node</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__EVICT_GTONE = 0x8200, <span class="comment">// Core Cross Snoops Issued -- Multiple Eviction</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__EVICT_ONE = 0x8100, <span class="comment">// Core Cross Snoops Issued -- Single Eviction</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__EVICT_REMOTE = 0x8400, <span class="comment">// Core Cross Snoops Issued -- Eviction to Remote Node</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__EXT_GTONE = 0x2200, <span class="comment">// Core Cross Snoops Issued -- Multiple External Snoops</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__EXT_ONE = 0x2100, <span class="comment">// Core Cross Snoops Issued -- Single External Snoops</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        UNC_C_CORE_SNP__MASK__SKX_UNC_C_CORE_SNP__EXT_REMOTE = 0x2400, <span class="comment">// Core Cross Snoops Issued -- External Snoop to Remote Node</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        UNC_C_COUNTER0_OCCUPANCY = 0x1f, <span class="comment">// Since occupancy counts can only be captured in the Cbos 0 counter</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UNC_C_DIR_LOOKUP = 0x53, <span class="comment">// Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        UNC_C_DIR_LOOKUP__MASK__SKX_UNC_C_DIR_LOOKUP__NO_SNP = 0x200, <span class="comment">// Directory Lookups -- Snoop Not Needed</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        UNC_C_DIR_LOOKUP__MASK__SKX_UNC_C_DIR_LOOKUP__SNP = 0x100, <span class="comment">// Directory Lookups -- Snoop Needed</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        UNC_C_DIR_UPDATE = 0x54, <span class="comment">// Counts the number of directory updates that were required.  These result in writes to the memory controller.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        UNC_C_DIR_UPDATE__MASK__SKX_UNC_C_DIR_UPDATE__HA = 0x100, <span class="comment">// Directory Updates -- from HA pipe</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        UNC_C_DIR_UPDATE__MASK__SKX_UNC_C_DIR_UPDATE__TOR = 0x200, <span class="comment">// Directory Updates -- from TOR pipe</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        UNC_C_EGRESS_ORDERING = 0xae, <span class="comment">// Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        UNC_C_EGRESS_ORDERING__MASK__SKX_UNC_C_EGRESS_ORDERING__IV_SNOOPGO_DN = 0x400, <span class="comment">// Egress Blocking due to Ordering requirements -- Down</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        UNC_C_EGRESS_ORDERING__MASK__SKX_UNC_C_EGRESS_ORDERING__IV_SNOOPGO_UP = 0x100, <span class="comment">// Egress Blocking due to Ordering requirements -- Up</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        UNC_C_FAST_ASSERTED = 0xa5, <span class="comment">// Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        UNC_C_FAST_ASSERTED__MASK__SKX_UNC_C_FAST_ASSERTED__HORZ = 0x200, <span class="comment">// FaST wire asserted -- Horizontal</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        UNC_C_FAST_ASSERTED__MASK__SKX_UNC_C_FAST_ASSERTED__VERT = 0x100, <span class="comment">// FaST wire asserted -- Vertical</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        UNC_C_HITME_HIT = 0x5f, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        UNC_C_HITME_HIT__MASK__SKX_UNC_C_HITME_HIT__EX_RDS = 0x100, <span class="comment">// Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        UNC_C_HITME_HIT__MASK__SKX_UNC_C_HITME_HIT__SHARED_OWNREQ = 0x400, <span class="comment">// Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        UNC_C_HITME_HIT__MASK__SKX_UNC_C_HITME_HIT__WBMTOE = 0x800, <span class="comment">// Counts Number of Hits in HitMe Cache -- op is WbMtoE</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        UNC_C_HITME_HIT__MASK__SKX_UNC_C_HITME_HIT__WBMTOI_OR_S = 0x1000, <span class="comment">// Counts Number of Hits in HitMe Cache -- op is WbMtoI</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        UNC_C_HITME_LOOKUP = 0x5e, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        UNC_C_HITME_LOOKUP__MASK__SKX_UNC_C_HITME_LOOKUP__READ = 0x100, <span class="comment">// Counts Number of times HitMe Cache is accessed -- op is RdCode</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        UNC_C_HITME_LOOKUP__MASK__SKX_UNC_C_HITME_LOOKUP__WRITE = 0x200, <span class="comment">// Counts Number of times HitMe Cache is accessed -- op is WbMtoE</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        UNC_C_HITME_MISS = 0x60, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        UNC_C_HITME_MISS__MASK__SKX_UNC_C_HITME_MISS__NOTSHARED_RDINVOWN = 0x4000, <span class="comment">// Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        UNC_C_HITME_MISS__MASK__SKX_UNC_C_HITME_MISS__READ_OR_INV = 0x8000, <span class="comment">// Counts Number of Misses in HitMe Cache -- op is RdCode</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        UNC_C_HITME_MISS__MASK__SKX_UNC_C_HITME_MISS__SHARED_RDINVOWN = 0x2000, <span class="comment">// Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        UNC_C_HITME_UPDATE = 0x61, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        UNC_C_HITME_UPDATE__MASK__SKX_UNC_C_HITME_UPDATE__DEALLOCATE = 0x1000, <span class="comment">// Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        UNC_C_HITME_UPDATE__MASK__SKX_UNC_C_HITME_UPDATE__DEALLOCATE_RSPFWDI_LOC = 0x100, <span class="comment">// Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        UNC_C_HITME_UPDATE__MASK__SKX_UNC_C_HITME_UPDATE__RDINVOWN = 0x800, <span class="comment">// Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        UNC_C_HITME_UPDATE__MASK__SKX_UNC_C_HITME_UPDATE__RSPFWDI_REM = 0x200, <span class="comment">// Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        UNC_C_HITME_UPDATE__MASK__SKX_UNC_C_HITME_UPDATE__SHARED = 0x400, <span class="comment">// Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        UNC_C_HORZ_RING_AD_IN_USE = 0xa7, <span class="comment">// Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        UNC_C_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AD_IN_USE__LEFT_EVEN = 0x100, <span class="comment">// Horizontal AD Ring In Use -- Left and Even</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        UNC_C_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AD_IN_USE__LEFT_ODD = 0x200, <span class="comment">// Horizontal AD Ring In Use -- Left and Odd</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        UNC_C_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AD_IN_USE__RIGHT_EVEN = 0x400, <span class="comment">// Horizontal AD Ring In Use -- Right and Even</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        UNC_C_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AD_IN_USE__RIGHT_ODD = 0x800, <span class="comment">// Horizontal AD Ring In Use -- Right and Odd</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        UNC_C_HORZ_RING_AK_IN_USE = 0xa9, <span class="comment">// Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        UNC_C_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AK_IN_USE__LEFT_EVEN = 0x100, <span class="comment">// Horizontal AK Ring In Use -- Left and Even</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        UNC_C_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AK_IN_USE__LEFT_ODD = 0x200, <span class="comment">// Horizontal AK Ring In Use -- Left and Odd</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        UNC_C_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AK_IN_USE__RIGHT_EVEN = 0x400, <span class="comment">// Horizontal AK Ring In Use -- Right and Even</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        UNC_C_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_C_HORZ_RING_AK_IN_USE__RIGHT_ODD = 0x800, <span class="comment">// Horizontal AK Ring In Use -- Right and Odd</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        UNC_C_HORZ_RING_BL_IN_USE = 0xab, <span class="comment">// Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        UNC_C_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_C_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x100, <span class="comment">// Horizontal BL Ring in Use -- Left and Even</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        UNC_C_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_C_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x200, <span class="comment">// Horizontal BL Ring in Use -- Left and Odd</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        UNC_C_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_C_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x400, <span class="comment">// Horizontal BL Ring in Use -- Right and Even</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        UNC_C_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_C_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x800, <span class="comment">// Horizontal BL Ring in Use -- Right and Odd</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        UNC_C_HORZ_RING_IV_IN_USE = 0xad, <span class="comment">// Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        UNC_C_HORZ_RING_IV_IN_USE__MASK__SKX_UNC_C_HORZ_RING_IV_IN_USE__LEFT = 0x100, <span class="comment">// Horizontal IV Ring in Use -- Left</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        UNC_C_HORZ_RING_IV_IN_USE__MASK__SKX_UNC_C_HORZ_RING_IV_IN_USE__RIGHT = 0x400, <span class="comment">// Horizontal IV Ring in Use -- Right</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        UNC_C_IMC_READS_COUNT = 0x59, <span class="comment">// Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        UNC_C_IMC_READS_COUNT__MASK__SKX_UNC_C_IMC_READS_COUNT__NORMAL = 0x100, <span class="comment">// HA to iMC Reads Issued -- Normal</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        UNC_C_IMC_READS_COUNT__MASK__SKX_UNC_C_IMC_READS_COUNT__PRIORITY = 0x200, <span class="comment">// HA to iMC Reads Issued -- ISOCH</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        UNC_C_IMC_WRITES_COUNT = 0x5b, <span class="comment">// Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        UNC_C_IMC_WRITES_COUNT__MASK__SKX_UNC_C_IMC_WRITES_COUNT__FULL = 0x100, <span class="comment">// Writes Issued to the iMC by the HA -- Full Line Non-ISOCH</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        UNC_C_IMC_WRITES_COUNT__MASK__SKX_UNC_C_IMC_WRITES_COUNT__FULL_MIG = 0x1000, <span class="comment">// Writes Issued to the iMC by the HA -- Full Line MIG</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        UNC_C_IMC_WRITES_COUNT__MASK__SKX_UNC_C_IMC_WRITES_COUNT__FULL_PRIORITY = 0x400, <span class="comment">// Writes Issued to the iMC by the HA -- ISOCH Full Line</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        UNC_C_IMC_WRITES_COUNT__MASK__SKX_UNC_C_IMC_WRITES_COUNT__PARTIAL = 0x200, <span class="comment">// Writes Issued to the iMC by the HA -- Partial Non-ISOCH</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        UNC_C_IMC_WRITES_COUNT__MASK__SKX_UNC_C_IMC_WRITES_COUNT__PARTIAL_MIG = 0x2000, <span class="comment">// Writes Issued to the iMC by the HA -- Partial MIG</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        UNC_C_IMC_WRITES_COUNT__MASK__SKX_UNC_C_IMC_WRITES_COUNT__PARTIAL_PRIORITY = 0x800, <span class="comment">// Writes Issued to the iMC by the HA -- ISOCH Partial</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        UNC_C_IODC_ALLOC = 0x62, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        UNC_C_IODC_ALLOC__MASK__SKX_UNC_C_IODC_ALLOC__INVITOM = 0x100, <span class="comment">// Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        UNC_C_IODC_ALLOC__MASK__SKX_UNC_C_IODC_ALLOC__IODCFULL = 0x200, <span class="comment">// Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        UNC_C_IODC_ALLOC__MASK__SKX_UNC_C_IODC_ALLOC__OSBGATED = 0x400, <span class="comment">// Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        UNC_C_IODC_DEALLOC = 0x63, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        UNC_C_IODC_DEALLOC__MASK__SKX_UNC_C_IODC_DEALLOC__ALL = 0x1000, <span class="comment">// Counts number of IODC deallocations -- IODC deallocated due to any reason</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        UNC_C_IODC_DEALLOC__MASK__SKX_UNC_C_IODC_DEALLOC__SNPOUT = 0x800, <span class="comment">// Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        UNC_C_IODC_DEALLOC__MASK__SKX_UNC_C_IODC_DEALLOC__WBMTOE = 0x100, <span class="comment">// Counts number of IODC deallocations -- IODC deallocated due to WbMtoE</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        UNC_C_IODC_DEALLOC__MASK__SKX_UNC_C_IODC_DEALLOC__WBMTOI = 0x200, <span class="comment">// Counts number of IODC deallocations -- IODC deallocated due to WbMtoI</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        UNC_C_IODC_DEALLOC__MASK__SKX_UNC_C_IODC_DEALLOC__WBPUSHMTOI = 0x400, <span class="comment">// Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        UNC_C_LLC_LOOKUP = 0x34, <span class="comment">// Counts the number of times the LLC was accessed - this includes code</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        UNC_C_LLC_LOOKUP__MASK__SKX_UNC_C_LLC_LOOKUP__ANY = 0x1100, <span class="comment">// Cache and Snoop Filter Lookups -- Any Request</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UNC_C_LLC_LOOKUP__MASK__SKX_UNC_C_LLC_LOOKUP__DATA_READ = 0x300, <span class="comment">// Cache and Snoop Filter Lookups -- Data Read Request</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        UNC_C_LLC_LOOKUP__MASK__SKX_UNC_C_LLC_LOOKUP__LOCAL = 0x3100, <span class="comment">// Cache and Snoop Filter Lookups -- Local</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        UNC_C_LLC_LOOKUP__MASK__SKX_UNC_C_LLC_LOOKUP__REMOTE = 0x9100, <span class="comment">// Cache and Snoop Filter Lookups -- Remote</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        UNC_C_LLC_LOOKUP__MASK__SKX_UNC_C_LLC_LOOKUP__REMOTE_SNOOP = 0x900, <span class="comment">// Cache and Snoop Filter Lookups -- External Snoop Request</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        UNC_C_LLC_LOOKUP__MASK__SKX_UNC_C_LLC_LOOKUP__WRITE = 0x500, <span class="comment">// Cache and Snoop Filter Lookups -- Write Requests</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        UNC_C_LLC_VICTIMS = 0x37, <span class="comment">// Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__LOCAL_ALL = 0x2f00, <span class="comment">// Lines Victimized -- Local - All Lines</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__LOCAL_E = 0x2200, <span class="comment">// Lines Victimized -- Local - Lines in E State</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__LOCAL_F = 0x2800, <span class="comment">// Lines Victimized -- Local - Lines in F State</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__LOCAL_M = 0x2100, <span class="comment">// Lines Victimized -- Local - Lines in M State</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__LOCAL_S = 0x2400, <span class="comment">// Lines Victimized -- Local - Lines in S State</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__REMOTE_ALL = 0x8f00, <span class="comment">// Lines Victimized -- Remote - All Lines</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__REMOTE_E = 0x8200, <span class="comment">// Lines Victimized -- Remote - Lines in E State</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__REMOTE_F = 0x8800, <span class="comment">// Lines Victimized -- Remote - Lines in F State</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__REMOTE_M = 0x8100, <span class="comment">// Lines Victimized -- Remote - Lines in M State</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__REMOTE_S = 0x8400, <span class="comment">// Lines Victimized -- Remote - Lines in S State</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__TOTAL_E = 0xa200, <span class="comment">// Lines Victimized -- Lines in E State</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__TOTAL_F = 0xa800, <span class="comment">// Lines Victimized -- Lines in F State</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__TOTAL_M = 0xa100, <span class="comment">// Lines Victimized -- Lines in M State</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        UNC_C_LLC_VICTIMS__MASK__SKX_UNC_C_LLC_VICTIMS__TOTAL_S = 0xa400, <span class="comment">// Lines Victimized -- Lines in S State</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        UNC_C_MISC = 0x39, <span class="comment">// Miscellaneous events in the CHA.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        UNC_C_MISC__MASK__SKX_UNC_C_MISC__CV0_PREF_MISS = 0x2000, <span class="comment">// Cbo Misc -- CV0 Prefetch Miss</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        UNC_C_MISC__MASK__SKX_UNC_C_MISC__CV0_PREF_VIC = 0x1000, <span class="comment">// Cbo Misc -- CV0 Prefetch Victim</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        UNC_C_MISC__MASK__SKX_UNC_C_MISC__RFO_HIT_S = 0x800, <span class="comment">// Cbo Misc -- RFO HitS</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        UNC_C_MISC__MASK__SKX_UNC_C_MISC__RSPI_WAS_FSE = 0x100, <span class="comment">// Cbo Misc -- Silent Snoop Eviction</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        UNC_C_MISC__MASK__SKX_UNC_C_MISC__WC_ALIASING = 0x200, <span class="comment">// Cbo Misc -- Write Combining Aliasing</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        UNC_C_OSB = 0x55, <span class="comment">// Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        UNC_C_READ_NO_CREDITS = 0x58, <span class="comment">// Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        UNC_C_READ_NO_CREDITS__MASK__SKX_UNC_C_READ_NO_CREDITS__EDC0_SMI2 = 0x400, <span class="comment">// CHA iMC CHNx READ Credits Empty -- EDC0_SMI2</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        UNC_C_READ_NO_CREDITS__MASK__SKX_UNC_C_READ_NO_CREDITS__EDC1_SMI3 = 0x800, <span class="comment">// CHA iMC CHNx READ Credits Empty -- EDC1_SMI3</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        UNC_C_READ_NO_CREDITS__MASK__SKX_UNC_C_READ_NO_CREDITS__EDC2_SMI4 = 0x1000, <span class="comment">// CHA iMC CHNx READ Credits Empty -- EDC2_SMI4</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        UNC_C_READ_NO_CREDITS__MASK__SKX_UNC_C_READ_NO_CREDITS__EDC3_SMI5 = 0x2000, <span class="comment">// CHA iMC CHNx READ Credits Empty -- EDC3_SMI5</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        UNC_C_READ_NO_CREDITS__MASK__SKX_UNC_C_READ_NO_CREDITS__MC0_SMI0 = 0x100, <span class="comment">// CHA iMC CHNx READ Credits Empty -- MC0_SMI0</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        UNC_C_READ_NO_CREDITS__MASK__SKX_UNC_C_READ_NO_CREDITS__MC1_SMI1 = 0x200, <span class="comment">// CHA iMC CHNx READ Credits Empty -- MC1_SMI1</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        UNC_C_REQUESTS = 0x50, <span class="comment">// Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__INVITOE_LOCAL = 0x1000, <span class="comment">// Read and Write Requests -- InvalItoE Local</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__INVITOE_REMOTE = 0x2000, <span class="comment">// Read and Write Requests -- InvalItoE Remote</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__READS = 0x300, <span class="comment">// Read and Write Requests -- Reads</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__READS_LOCAL = 0x100, <span class="comment">// Read and Write Requests -- Reads Local</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__READS_REMOTE = 0x200, <span class="comment">// Read and Write Requests -- Reads Remote</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__WRITES = 0xc00, <span class="comment">// Read and Write Requests -- Writes</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__WRITES_LOCAL = 0x400, <span class="comment">// Read and Write Requests -- Writes Local</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        UNC_C_REQUESTS__MASK__SKX_UNC_C_REQUESTS__WRITES_REMOTE = 0x800, <span class="comment">// Read and Write Requests -- Writes Remote</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        UNC_C_RING_BOUNCES_HORZ = 0xa1, <span class="comment">// Number of cycles incoming messages from the Horizontal ring that were bounced</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        UNC_C_RING_BOUNCES_HORZ__MASK__SKX_UNC_C_RING_BOUNCES_HORZ__AD = 0x100, <span class="comment">// Messages that bounced on the Horizontal Ring. -- AD</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        UNC_C_RING_BOUNCES_HORZ__MASK__SKX_UNC_C_RING_BOUNCES_HORZ__AK = 0x200, <span class="comment">// Messages that bounced on the Horizontal Ring. -- AK</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        UNC_C_RING_BOUNCES_HORZ__MASK__SKX_UNC_C_RING_BOUNCES_HORZ__BL = 0x400, <span class="comment">// Messages that bounced on the Horizontal Ring. -- BL</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        UNC_C_RING_BOUNCES_HORZ__MASK__SKX_UNC_C_RING_BOUNCES_HORZ__IV = 0x800, <span class="comment">// Messages that bounced on the Horizontal Ring. -- IV</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        UNC_C_RING_BOUNCES_VERT = 0xa0, <span class="comment">// Number of cycles incoming messages from the Vertical ring that were bounced</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        UNC_C_RING_BOUNCES_VERT__MASK__SKX_UNC_C_RING_BOUNCES_VERT__AD = 0x100, <span class="comment">// Messages that bounced on the Vertical Ring. -- AD</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        UNC_C_RING_BOUNCES_VERT__MASK__SKX_UNC_C_RING_BOUNCES_VERT__AK = 0x200, <span class="comment">// Messages that bounced on the Vertical Ring. -- Acknowledgements to core</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        UNC_C_RING_BOUNCES_VERT__MASK__SKX_UNC_C_RING_BOUNCES_VERT__BL = 0x400, <span class="comment">// Messages that bounced on the Vertical Ring. -- Data Responses to core</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        UNC_C_RING_BOUNCES_VERT__MASK__SKX_UNC_C_RING_BOUNCES_VERT__IV = 0x800, <span class="comment">// Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        UNC_C_RING_SINK_STARVED_HORZ = 0xa3, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        UNC_C_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_C_RING_SINK_STARVED_HORZ__AD = 0x100, <span class="comment">// Sink Starvation on Horizontal Ring -- AD</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        UNC_C_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_C_RING_SINK_STARVED_HORZ__AK = 0x200, <span class="comment">// Sink Starvation on Horizontal Ring -- AK</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        UNC_C_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_C_RING_SINK_STARVED_HORZ__AK_AG1 = 0x2000, <span class="comment">// Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        UNC_C_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_C_RING_SINK_STARVED_HORZ__BL = 0x400, <span class="comment">// Sink Starvation on Horizontal Ring -- BL</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        UNC_C_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_C_RING_SINK_STARVED_HORZ__IV = 0x800, <span class="comment">// Sink Starvation on Horizontal Ring -- IV</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        UNC_C_RING_SINK_STARVED_VERT = 0xa2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        UNC_C_RING_SINK_STARVED_VERT__MASK__SKX_UNC_C_RING_SINK_STARVED_VERT__AD = 0x100, <span class="comment">// Sink Starvation on Vertical Ring -- AD</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        UNC_C_RING_SINK_STARVED_VERT__MASK__SKX_UNC_C_RING_SINK_STARVED_VERT__AK = 0x200, <span class="comment">// Sink Starvation on Vertical Ring -- Acknowledgements to core</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        UNC_C_RING_SINK_STARVED_VERT__MASK__SKX_UNC_C_RING_SINK_STARVED_VERT__BL = 0x400, <span class="comment">// Sink Starvation on Vertical Ring -- Data Responses to core</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        UNC_C_RING_SINK_STARVED_VERT__MASK__SKX_UNC_C_RING_SINK_STARVED_VERT__IV = 0x800, <span class="comment">// Sink Starvation on Vertical Ring -- Snoops of processors cachee.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        UNC_C_RING_SRC_THRTL = 0xa4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        UNC_C_RXC_INSERTS = 0x13, <span class="comment">// Counts number of allocations per cycle into the specified Ingress queue.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        UNC_C_RXC_INSERTS__MASK__SKX_UNC_C_RXC_INSERTS__IPQ = 0x400, <span class="comment">// Ingress (from CMS) Allocations -- IPQ</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        UNC_C_RXC_INSERTS__MASK__SKX_UNC_C_RXC_INSERTS__IRQ = 0x100, <span class="comment">// Ingress (from CMS) Allocations -- IRQ</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        UNC_C_RXC_INSERTS__MASK__SKX_UNC_C_RXC_INSERTS__IRQ_REJ = 0x200, <span class="comment">// Ingress (from CMS) Allocations -- IRQ Rejected</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        UNC_C_RXC_INSERTS__MASK__SKX_UNC_C_RXC_INSERTS__PRQ = 0x1000, <span class="comment">// Ingress (from CMS) Allocations -- PRQ</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        UNC_C_RXC_INSERTS__MASK__SKX_UNC_C_RXC_INSERTS__PRQ_REJ = 0x2000, <span class="comment">// Ingress (from CMS) Allocations -- PRQ</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        UNC_C_RXC_INSERTS__MASK__SKX_UNC_C_RXC_INSERTS__RRQ = 0x4000, <span class="comment">// Ingress (from CMS) Allocations -- RRQ</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        UNC_C_RXC_INSERTS__MASK__SKX_UNC_C_RXC_INSERTS__WBQ = 0x8000, <span class="comment">// Ingress (from CMS) Allocations -- WBQ</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        UNC_C_RXC_IPQ0_REJECT = 0x22, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__AD_REQ_VN0 = 0x100, <span class="comment">// Ingress Probe Queue Rejects -- AD REQ on VN0</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__AD_RSP_VN0 = 0x200, <span class="comment">// Ingress Probe Queue Rejects -- AD RSP on VN0</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__AK_NON_UPI = 0x4000, <span class="comment">// Ingress Probe Queue Rejects -- Non UPI AK Request</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__BL_NCB_VN0 = 0x1000, <span class="comment">// Ingress Probe Queue Rejects -- BL NCB on VN0</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__BL_NCS_VN0 = 0x2000, <span class="comment">// Ingress Probe Queue Rejects -- BL NCS on VN0</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__BL_RSP_VN0 = 0x400, <span class="comment">// Ingress Probe Queue Rejects -- BL RSP on VN0</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__BL_WB_VN0 = 0x800, <span class="comment">// Ingress Probe Queue Rejects -- BL WB on VN0</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        UNC_C_RXC_IPQ0_REJECT__MASK__SKX_UNC_C_RXC_IPQ0_REJECT__IV_NON_UPI = 0x8000, <span class="comment">// Ingress Probe Queue Rejects -- Non UPI IV Request</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        UNC_C_RXC_IPQ1_REJECT = 0x23, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__ALLOW_SNP = 0x4000, <span class="comment">// Ingress Probe Queue Rejects -- Allow Snoop</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__ANY0 = 0x100, <span class="comment">// Ingress Probe Queue Rejects -- ANY0</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__HA = 0x200, <span class="comment">// Ingress Probe Queue Rejects -- HA</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__LLC_OR_SF_WAY = 0x2000, <span class="comment">// Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__LLC_VICTIM = 0x400, <span class="comment">// Ingress Probe Queue Rejects -- LLC Victim</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__PA_MATCH = 0x8000, <span class="comment">// Ingress Probe Queue Rejects -- PhyAddr Match</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__SF_VICTIM = 0x800, <span class="comment">// Ingress Probe Queue Rejects -- SF Victim</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        UNC_C_RXC_IPQ1_REJECT__MASK__SKX_UNC_C_RXC_IPQ1_REJECT__VICTIM = 0x1000, <span class="comment">// Ingress Probe Queue Rejects -- Victim</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        UNC_C_RXC_IRQ0_REJECT = 0x18, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__AD_REQ_VN0 = 0x100, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__AD_RSP_VN0 = 0x200, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__AK_NON_UPI = 0x4000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__BL_NCB_VN0 = 0x1000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__BL_NCS_VN0 = 0x2000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__BL_RSP_VN0 = 0x400, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__BL_WB_VN0 = 0x800, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL WB on VN0</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        UNC_C_RXC_IRQ0_REJECT__MASK__SKX_UNC_C_RXC_IRQ0_REJECT__IV_NON_UPI = 0x8000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        UNC_C_RXC_IRQ1_REJECT = 0x19, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__ALLOW_SNP = 0x4000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Allow Snoop</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__ANY0 = 0x100, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- ANY0</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__HA = 0x200, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- HA</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__LLC_OR_SF_WAY = 0x2000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__LLC_VICTIM = 0x400, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- LLC Victim</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__PA_MATCH = 0x8000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- PhyAddr Match</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__SF_VICTIM = 0x800, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- SF Victim</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        UNC_C_RXC_IRQ1_REJECT__MASK__SKX_UNC_C_RXC_IRQ1_REJECT__VICTIM = 0x1000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Victim</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        UNC_C_RXC_ISMQ0_REJECT = 0x24, <span class="comment">// Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__AD_REQ_VN0 = 0x100, <span class="comment">// ISMQ Rejects -- AD REQ on VN0</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__AD_RSP_VN0 = 0x200, <span class="comment">// ISMQ Rejects -- AD RSP on VN0</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__AK_NON_UPI = 0x4000, <span class="comment">// ISMQ Rejects -- Non UPI AK Request</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__BL_NCB_VN0 = 0x1000, <span class="comment">// ISMQ Rejects -- BL NCB on VN0</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__BL_NCS_VN0 = 0x2000, <span class="comment">// ISMQ Rejects -- BL NCS on VN0</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__BL_RSP_VN0 = 0x400, <span class="comment">// ISMQ Rejects -- BL RSP on VN0</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__BL_WB_VN0 = 0x800, <span class="comment">// ISMQ Rejects -- BL WB on VN0</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        UNC_C_RXC_ISMQ0_REJECT__MASK__SKX_UNC_C_RXC_ISMQ0_REJECT__IV_NON_UPI = 0x8000, <span class="comment">// ISMQ Rejects -- Non UPI IV Request</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        UNC_C_RXC_ISMQ0_RETRY = 0x2c, <span class="comment">// Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__AD_REQ_VN0 = 0x100, <span class="comment">// ISMQ Retries -- AD REQ on VN0</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__AD_RSP_VN0 = 0x200, <span class="comment">// ISMQ Retries -- AD RSP on VN0</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__AK_NON_UPI = 0x4000, <span class="comment">// ISMQ Retries -- Non UPI AK Request</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__BL_NCB_VN0 = 0x1000, <span class="comment">// ISMQ Retries -- BL NCB on VN0</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__BL_NCS_VN0 = 0x2000, <span class="comment">// ISMQ Retries -- BL NCS on VN0</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__BL_RSP_VN0 = 0x400, <span class="comment">// ISMQ Retries -- BL RSP on VN0</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__BL_WB_VN0 = 0x800, <span class="comment">// ISMQ Retries -- BL WB on VN0</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        UNC_C_RXC_ISMQ0_RETRY__MASK__SKX_UNC_C_RXC_ISMQ0_RETRY__IV_NON_UPI = 0x8000, <span class="comment">// ISMQ Retries -- Non UPI IV Request</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        UNC_C_RXC_ISMQ1_REJECT = 0x25, <span class="comment">// Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        UNC_C_RXC_ISMQ1_REJECT__MASK__SKX_UNC_C_RXC_ISMQ1_REJECT__ANY0 = 0x100, <span class="comment">// ISMQ Rejects -- ANY0</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        UNC_C_RXC_ISMQ1_REJECT__MASK__SKX_UNC_C_RXC_ISMQ1_REJECT__HA = 0x200, <span class="comment">// ISMQ Rejects -- HA</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        UNC_C_RXC_ISMQ1_RETRY = 0x2d, <span class="comment">// Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        UNC_C_RXC_ISMQ1_RETRY__MASK__SKX_UNC_C_RXC_ISMQ1_RETRY__ANY0 = 0x100, <span class="comment">// ISMQ Retries -- ANY0</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        UNC_C_RXC_ISMQ1_RETRY__MASK__SKX_UNC_C_RXC_ISMQ1_RETRY__HA = 0x200, <span class="comment">// ISMQ Retries -- HA</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        UNC_C_RXC_OCCUPANCY = 0x11, <span class="comment">// Counts number of entries in the specified Ingress queue in each cycle.</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        UNC_C_RXC_OCCUPANCY__MASK__SKX_UNC_C_RXC_OCCUPANCY__IPQ = 0x400, <span class="comment">// Ingress (from CMS) Occupancy -- IPQ</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        UNC_C_RXC_OCCUPANCY__MASK__SKX_UNC_C_RXC_OCCUPANCY__IRQ = 0x100, <span class="comment">// Ingress (from CMS) Occupancy -- IRQ</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        UNC_C_RXC_OCCUPANCY__MASK__SKX_UNC_C_RXC_OCCUPANCY__RRQ = 0x4000, <span class="comment">// Ingress (from CMS) Occupancy -- RRQ</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        UNC_C_RXC_OCCUPANCY__MASK__SKX_UNC_C_RXC_OCCUPANCY__WBQ = 0x8000, <span class="comment">// Ingress (from CMS) Occupancy -- WBQ</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        UNC_C_RXC_OTHER0_RETRY = 0x2e, <span class="comment">// Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__AD_REQ_VN0 = 0x100, <span class="comment">// Other Retries -- AD REQ on VN0</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__AD_RSP_VN0 = 0x200, <span class="comment">// Other Retries -- AD RSP on VN0</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__AK_NON_UPI = 0x4000, <span class="comment">// Other Retries -- Non UPI AK Request</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__BL_NCB_VN0 = 0x1000, <span class="comment">// Other Retries -- BL NCB on VN0</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__BL_NCS_VN0 = 0x2000, <span class="comment">// Other Retries -- BL NCS on VN0</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__BL_RSP_VN0 = 0x400, <span class="comment">// Other Retries -- BL RSP on VN0</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__BL_WB_VN0 = 0x800, <span class="comment">// Other Retries -- BL WB on VN0</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        UNC_C_RXC_OTHER0_RETRY__MASK__SKX_UNC_C_RXC_OTHER0_RETRY__IV_NON_UPI = 0x8000, <span class="comment">// Other Retries -- Non UPI IV Request</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        UNC_C_RXC_OTHER1_RETRY = 0x2f, <span class="comment">// Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__ALLOW_SNP = 0x4000, <span class="comment">// Other Retries -- Allow Snoop</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__ANY0 = 0x100, <span class="comment">// Other Retries -- ANY0</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__HA = 0x200, <span class="comment">// Other Retries -- HA</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__LLC_OR_SF_WAY = 0x2000, <span class="comment">// Other Retries -- Merging these two together to make room for ANY_REJECT_*0</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__LLC_VICTIM = 0x400, <span class="comment">// Other Retries -- LLC Victim</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__PA_MATCH = 0x8000, <span class="comment">// Other Retries -- PhyAddr Match</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__SF_VICTIM = 0x800, <span class="comment">// Other Retries -- SF Victim</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        UNC_C_RXC_OTHER1_RETRY__MASK__SKX_UNC_C_RXC_OTHER1_RETRY__VICTIM = 0x1000, <span class="comment">// Other Retries -- Victim</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        UNC_C_RXC_PRQ0_REJECT = 0x20, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__AD_REQ_VN0 = 0x100, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__AD_RSP_VN0 = 0x200, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__AK_NON_UPI = 0x4000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__BL_NCB_VN0 = 0x1000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__BL_NCS_VN0 = 0x2000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__BL_RSP_VN0 = 0x400, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__BL_WB_VN0 = 0x800, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- BL WB on VN0</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        UNC_C_RXC_PRQ0_REJECT__MASK__SKX_UNC_C_RXC_PRQ0_REJECT__IV_NON_UPI = 0x8000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        UNC_C_RXC_PRQ1_REJECT = 0x21, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__ALLOW_SNP = 0x4000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Allow Snoop</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__ANY0 = 0x100, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- ANY0</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__HA = 0x200, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- HA</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__LLC_OR_SF_WAY = 0x2000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__LLC_VICTIM = 0x400, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- LLC Victim</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__PA_MATCH = 0x8000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- PhyAddr Match</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__SF_VICTIM = 0x800, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- SF Victim</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        UNC_C_RXC_PRQ1_REJECT__MASK__SKX_UNC_C_RXC_PRQ1_REJECT__VICTIM = 0x1000, <span class="comment">// Ingress (from CMS) Request Queue Rejects -- Victim</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY = 0x2a, <span class="comment">// REQUESTQ includes:  IRQ</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__AD_REQ_VN0 = 0x100, <span class="comment">// Request Queue Retries -- AD REQ on VN0</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__AD_RSP_VN0 = 0x200, <span class="comment">// Request Queue Retries -- AD RSP on VN0</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__AK_NON_UPI = 0x4000, <span class="comment">// Request Queue Retries -- Non UPI AK Request</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__BL_NCB_VN0 = 0x1000, <span class="comment">// Request Queue Retries -- BL NCB on VN0</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__BL_NCS_VN0 = 0x2000, <span class="comment">// Request Queue Retries -- BL NCS on VN0</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__BL_RSP_VN0 = 0x400, <span class="comment">// Request Queue Retries -- BL RSP on VN0</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__BL_WB_VN0 = 0x800, <span class="comment">// Request Queue Retries -- BL WB on VN0</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        UNC_C_RXC_REQ_Q0_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q0_RETRY__IV_NON_UPI = 0x8000, <span class="comment">// Request Queue Retries -- Non UPI IV Request</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY = 0x2b, <span class="comment">// REQUESTQ includes:  IRQ</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__ALLOW_SNP = 0x4000, <span class="comment">// Request Queue Retries -- Allow Snoop</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__ANY0 = 0x100, <span class="comment">// Request Queue Retries -- ANY0</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__HA = 0x200, <span class="comment">// Request Queue Retries -- HA</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__LLC_OR_SF_WAY = 0x2000, <span class="comment">// Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__LLC_VICTIM = 0x400, <span class="comment">// Request Queue Retries -- LLC Victim</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__PA_MATCH = 0x8000, <span class="comment">// Request Queue Retries -- PhyAddr Match</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__SF_VICTIM = 0x800, <span class="comment">// Request Queue Retries -- SF Victim</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        UNC_C_RXC_REQ_Q1_RETRY__MASK__SKX_UNC_C_RXC_REQ_Q1_RETRY__VICTIM = 0x1000, <span class="comment">// Request Queue Retries -- Victim</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        UNC_C_RXC_RRQ0_REJECT = 0x26, <span class="comment">// Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__AD_REQ_VN0 = 0x100, <span class="comment">// RRQ Rejects -- AD REQ on VN0</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__AD_RSP_VN0 = 0x200, <span class="comment">// RRQ Rejects -- AD RSP on VN0</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__AK_NON_UPI = 0x4000, <span class="comment">// RRQ Rejects -- Non UPI AK Request</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__BL_NCB_VN0 = 0x1000, <span class="comment">// RRQ Rejects -- BL NCB on VN0</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__BL_NCS_VN0 = 0x2000, <span class="comment">// RRQ Rejects -- BL NCS on VN0</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__BL_RSP_VN0 = 0x400, <span class="comment">// RRQ Rejects -- BL RSP on VN0</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__BL_WB_VN0 = 0x800, <span class="comment">// RRQ Rejects -- BL WB on VN0</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        UNC_C_RXC_RRQ0_REJECT__MASK__SKX_UNC_C_RXC_RRQ0_REJECT__IV_NON_UPI = 0x8000, <span class="comment">// RRQ Rejects -- Non UPI IV Request</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        UNC_C_RXC_RRQ1_REJECT = 0x27, <span class="comment">// Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__ALLOW_SNP = 0x4000, <span class="comment">// RRQ Rejects -- Allow Snoop</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__ANY0 = 0x100, <span class="comment">// RRQ Rejects -- ANY0</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__HA = 0x200, <span class="comment">// RRQ Rejects -- HA</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__LLC_OR_SF_WAY = 0x2000, <span class="comment">// RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__LLC_VICTIM = 0x400, <span class="comment">// RRQ Rejects -- LLC Victim</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__PA_MATCH = 0x8000, <span class="comment">// RRQ Rejects -- PhyAddr Match</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__SF_VICTIM = 0x800, <span class="comment">// RRQ Rejects -- SF Victim</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        UNC_C_RXC_RRQ1_REJECT__MASK__SKX_UNC_C_RXC_RRQ1_REJECT__VICTIM = 0x1000, <span class="comment">// RRQ Rejects -- Victim</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        UNC_C_RXC_WBQ0_REJECT = 0x28, <span class="comment">// Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__AD_REQ_VN0 = 0x100, <span class="comment">// WBQ Rejects -- AD REQ on VN0</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__AD_RSP_VN0 = 0x200, <span class="comment">// WBQ Rejects -- AD RSP on VN0</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__AK_NON_UPI = 0x4000, <span class="comment">// WBQ Rejects -- Non UPI AK Request</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__BL_NCB_VN0 = 0x1000, <span class="comment">// WBQ Rejects -- BL NCB on VN0</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__BL_NCS_VN0 = 0x2000, <span class="comment">// WBQ Rejects -- BL NCS on VN0</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__BL_RSP_VN0 = 0x400, <span class="comment">// WBQ Rejects -- BL RSP on VN0</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__BL_WB_VN0 = 0x800, <span class="comment">// WBQ Rejects -- BL WB on VN0</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        UNC_C_RXC_WBQ0_REJECT__MASK__SKX_UNC_C_RXC_WBQ0_REJECT__IV_NON_UPI = 0x8000, <span class="comment">// WBQ Rejects -- Non UPI IV Request</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        UNC_C_RXC_WBQ1_REJECT = 0x29, <span class="comment">// Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__ALLOW_SNP = 0x4000, <span class="comment">// WBQ Rejects -- Allow Snoop</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__ANY0 = 0x100, <span class="comment">// WBQ Rejects -- ANY0</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__HA = 0x200, <span class="comment">// WBQ Rejects -- HA</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__LLC_OR_SF_WAY = 0x2000, <span class="comment">// WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__LLC_VICTIM = 0x400, <span class="comment">// WBQ Rejects -- LLC Victim</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__PA_MATCH = 0x8000, <span class="comment">// WBQ Rejects -- PhyAddr Match</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__SF_VICTIM = 0x800, <span class="comment">// WBQ Rejects -- SF Victim</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        UNC_C_RXC_WBQ1_REJECT__MASK__SKX_UNC_C_RXC_WBQ1_REJECT__VICTIM = 0x1000, <span class="comment">// WBQ Rejects -- Victim</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        UNC_C_RXR_BUSY_STARVED = 0xb4, <span class="comment">// Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        UNC_C_RXR_BUSY_STARVED__MASK__SKX_UNC_C_RXR_BUSY_STARVED__AD_BNC = 0x100, <span class="comment">// Transgress Injection Starvation -- AD - Bounce</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        UNC_C_RXR_BUSY_STARVED__MASK__SKX_UNC_C_RXR_BUSY_STARVED__AD_CRD = 0x1000, <span class="comment">// Transgress Injection Starvation -- AD - Credit</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        UNC_C_RXR_BUSY_STARVED__MASK__SKX_UNC_C_RXR_BUSY_STARVED__BL_BNC = 0x400, <span class="comment">// Transgress Injection Starvation -- BL - Bounce</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        UNC_C_RXR_BUSY_STARVED__MASK__SKX_UNC_C_RXR_BUSY_STARVED__BL_CRD = 0x4000, <span class="comment">// Transgress Injection Starvation -- BL - Credit</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        UNC_C_RXR_BYPASS = 0xb2, <span class="comment">// Number of packets bypassing the CMS Ingress</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        UNC_C_RXR_BYPASS__MASK__SKX_UNC_C_RXR_BYPASS__AD_BNC = 0x100, <span class="comment">// Transgress Ingress Bypass -- AD - Bounce</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        UNC_C_RXR_BYPASS__MASK__SKX_UNC_C_RXR_BYPASS__AD_CRD = 0x1000, <span class="comment">// Transgress Ingress Bypass -- AD - Credit</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        UNC_C_RXR_BYPASS__MASK__SKX_UNC_C_RXR_BYPASS__AK_BNC = 0x200, <span class="comment">// Transgress Ingress Bypass -- AK - Bounce</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        UNC_C_RXR_BYPASS__MASK__SKX_UNC_C_RXR_BYPASS__BL_BNC = 0x400, <span class="comment">// Transgress Ingress Bypass -- BL - Bounce</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        UNC_C_RXR_BYPASS__MASK__SKX_UNC_C_RXR_BYPASS__BL_CRD = 0x4000, <span class="comment">// Transgress Ingress Bypass -- BL - Credit</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        UNC_C_RXR_BYPASS__MASK__SKX_UNC_C_RXR_BYPASS__IV_BNC = 0x800, <span class="comment">// Transgress Ingress Bypass -- IV - Bounce</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        UNC_C_RXR_CRD_STARVED = 0xb3, <span class="comment">// Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        UNC_C_RXR_CRD_STARVED__MASK__SKX_UNC_C_RXR_CRD_STARVED__AD_BNC = 0x100, <span class="comment">// Transgress Injection Starvation -- AD - Bounce</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        UNC_C_RXR_CRD_STARVED__MASK__SKX_UNC_C_RXR_CRD_STARVED__AD_CRD = 0x1000, <span class="comment">// Transgress Injection Starvation -- AD - Credit</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        UNC_C_RXR_CRD_STARVED__MASK__SKX_UNC_C_RXR_CRD_STARVED__AK_BNC = 0x200, <span class="comment">// Transgress Injection Starvation -- AK - Bounce</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        UNC_C_RXR_CRD_STARVED__MASK__SKX_UNC_C_RXR_CRD_STARVED__BL_BNC = 0x400, <span class="comment">// Transgress Injection Starvation -- BL - Bounce</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        UNC_C_RXR_CRD_STARVED__MASK__SKX_UNC_C_RXR_CRD_STARVED__BL_CRD = 0x4000, <span class="comment">// Transgress Injection Starvation -- BL - Credit</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        UNC_C_RXR_CRD_STARVED__MASK__SKX_UNC_C_RXR_CRD_STARVED__IFV = 0x8000, <span class="comment">// Transgress Injection Starvation -- IFV - Credit</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        UNC_C_RXR_CRD_STARVED__MASK__SKX_UNC_C_RXR_CRD_STARVED__IV_BNC = 0x800, <span class="comment">// Transgress Injection Starvation -- IV - Bounce</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        UNC_C_RXR_INSERTS = 0xb1, <span class="comment">// Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        UNC_C_RXR_INSERTS__MASK__SKX_UNC_C_RXR_INSERTS__AD_BNC = 0x100, <span class="comment">// Transgress Ingress Allocations -- AD - Bounce</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        UNC_C_RXR_INSERTS__MASK__SKX_UNC_C_RXR_INSERTS__AD_CRD = 0x1000, <span class="comment">// Transgress Ingress Allocations -- AD - Credit</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        UNC_C_RXR_INSERTS__MASK__SKX_UNC_C_RXR_INSERTS__AK_BNC = 0x200, <span class="comment">// Transgress Ingress Allocations -- AK - Bounce</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        UNC_C_RXR_INSERTS__MASK__SKX_UNC_C_RXR_INSERTS__BL_BNC = 0x400, <span class="comment">// Transgress Ingress Allocations -- BL - Bounce</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        UNC_C_RXR_INSERTS__MASK__SKX_UNC_C_RXR_INSERTS__BL_CRD = 0x4000, <span class="comment">// Transgress Ingress Allocations -- BL - Credit</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        UNC_C_RXR_INSERTS__MASK__SKX_UNC_C_RXR_INSERTS__IV_BNC = 0x800, <span class="comment">// Transgress Ingress Allocations -- IV - Bounce</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        UNC_C_RXR_OCCUPANCY = 0xb0, <span class="comment">// Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        UNC_C_RXR_OCCUPANCY__MASK__SKX_UNC_C_RXR_OCCUPANCY__AD_BNC = 0x100, <span class="comment">// Transgress Ingress Occupancy -- AD - Bounce</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        UNC_C_RXR_OCCUPANCY__MASK__SKX_UNC_C_RXR_OCCUPANCY__AD_CRD = 0x1000, <span class="comment">// Transgress Ingress Occupancy -- AD - Credit</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        UNC_C_RXR_OCCUPANCY__MASK__SKX_UNC_C_RXR_OCCUPANCY__AK_BNC = 0x200, <span class="comment">// Transgress Ingress Occupancy -- AK - Bounce</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        UNC_C_RXR_OCCUPANCY__MASK__SKX_UNC_C_RXR_OCCUPANCY__BL_BNC = 0x400, <span class="comment">// Transgress Ingress Occupancy -- BL - Bounce</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        UNC_C_RXR_OCCUPANCY__MASK__SKX_UNC_C_RXR_OCCUPANCY__BL_CRD = 0x4000, <span class="comment">// Transgress Ingress Occupancy -- BL - Credit</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        UNC_C_RXR_OCCUPANCY__MASK__SKX_UNC_C_RXR_OCCUPANCY__IV_BNC = 0x800, <span class="comment">// Transgress Ingress Occupancy -- IV - Bounce</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        UNC_C_SF_EVICTION = 0x3d, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        UNC_C_SF_EVICTION__MASK__SKX_UNC_C_SF_EVICTION__E_STATE = 0x200, <span class="comment">// Snoop Filter Eviction -- E state</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        UNC_C_SF_EVICTION__MASK__SKX_UNC_C_SF_EVICTION__M_STATE = 0x100, <span class="comment">// Snoop Filter Eviction -- M state</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        UNC_C_SF_EVICTION__MASK__SKX_UNC_C_SF_EVICTION__S_STATE = 0x400, <span class="comment">// Snoop Filter Eviction -- S state</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        UNC_C_SNOOPS_SENT = 0x51, <span class="comment">// Counts the number of snoops issued by the HA.</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        UNC_C_SNOOPS_SENT__MASK__SKX_UNC_C_SNOOPS_SENT__ALL = 0x100, <span class="comment">// Snoops Sent -- All</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        UNC_C_SNOOPS_SENT__MASK__SKX_UNC_C_SNOOPS_SENT__BCST_LOCAL = 0x1000, <span class="comment">// Snoops Sent -- Broadcast snoop for Local Requests</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        UNC_C_SNOOPS_SENT__MASK__SKX_UNC_C_SNOOPS_SENT__BCST_REMOTE = 0x2000, <span class="comment">// Snoops Sent -- Broadcast snoops for Remote Requests</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        UNC_C_SNOOPS_SENT__MASK__SKX_UNC_C_SNOOPS_SENT__DIRECT_LOCAL = 0x4000, <span class="comment">// Snoops Sent -- Directed snoops for Local Requests</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        UNC_C_SNOOPS_SENT__MASK__SKX_UNC_C_SNOOPS_SENT__DIRECT_REMOTE = 0x8000, <span class="comment">// Snoops Sent -- Directed snoops for Remote Requests</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        UNC_C_SNOOPS_SENT__MASK__SKX_UNC_C_SNOOPS_SENT__LOCAL = 0x400, <span class="comment">// Snoops Sent -- Broadcast or directed Snoops sent for Local Requests</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        UNC_C_SNOOPS_SENT__MASK__SKX_UNC_C_SNOOPS_SENT__REMOTE = 0x800, <span class="comment">// Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        UNC_C_SNOOP_RESP = 0x5c, <span class="comment">// Counts the total number of RspI snoop responses received.  Whenever a snoops are issued</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSPCNFLCTS = 0x4000, <span class="comment">// Snoop Responses Received -- RSPCNFLCT*</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSPFWD = 0x8000, <span class="comment">// Snoop Responses Received -- RspFwd</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSPI = 0x100, <span class="comment">// Snoop Responses Received -- RspI</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSPIFWD = 0x400, <span class="comment">// Snoop Responses Received -- RspIFwd</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSPS = 0x200, <span class="comment">// Snoop Responses Received -- RspS</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSPSFWD = 0x800, <span class="comment">// Snoop Responses Received -- RspSFwd</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSP_FWD_WB = 0x2000, <span class="comment">// Snoop Responses Received -- Rsp*Fwd*WB</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        UNC_C_SNOOP_RESP__MASK__SKX_UNC_C_SNOOP_RESP__RSP_WBWB = 0x1000, <span class="comment">// Snoop Responses Received -- Rsp*WB</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        UNC_C_SNOOP_RESP_LOCAL = 0x5d, <span class="comment">// Number of snoop responses received for a Local  request</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        UNC_C_SNOOP_RESP_LOCAL__MASK__SKX_UNC_C_SNOOP_RESP_LOCAL__RSPFWD = 0x8000, <span class="comment">// Snoop Responses Received Local -- RspFwd</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        UNC_C_SNOOP_RESP_LOCAL__MASK__SKX_UNC_C_SNOOP_RESP_LOCAL__RSPI = 0x100, <span class="comment">// Snoop Responses Received Local -- RspI</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        UNC_C_SNOOP_RESP_LOCAL__MASK__SKX_UNC_C_SNOOP_RESP_LOCAL__RSPIFWD = 0x400, <span class="comment">// Snoop Responses Received Local -- RspIFwd</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        UNC_C_SNOOP_RESP_LOCAL__MASK__SKX_UNC_C_SNOOP_RESP_LOCAL__RSPS = 0x200, <span class="comment">// Snoop Responses Received Local -- RspS</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        UNC_C_SNOOP_RESP_LOCAL__MASK__SKX_UNC_C_SNOOP_RESP_LOCAL__RSPSFWD = 0x800, <span class="comment">// Snoop Responses Received Local -- RspSFwd</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        UNC_C_SNOOP_RESP_LOCAL__MASK__SKX_UNC_C_SNOOP_RESP_LOCAL__RSP_FWD_WB = 0x2000, <span class="comment">// Snoop Responses Received Local -- Rsp*FWD*WB</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        UNC_C_SNOOP_RESP_LOCAL__MASK__SKX_UNC_C_SNOOP_RESP_LOCAL__RSP_WB = 0x1000, <span class="comment">// Snoop Responses Received Local -- Rsp*WB</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0 = 0xd0, <span class="comment">// Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x100, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x200, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x400, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x800, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1 = 0xd2, <span class="comment">// Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR0 = 0x100, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR1 = 0x200, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR2 = 0x400, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR3 = 0x800, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR4 = 0x1000, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR5 = 0x2000, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0 = 0xd4, <span class="comment">// Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x100, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x200, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x400, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x800, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1 = 0xd6, <span class="comment">// Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR0 = 0x100, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR1 = 0x200, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR2 = 0x400, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR3 = 0x800, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR4 = 0x1000, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR5 = 0x2000, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        UNC_C_TOR_INSERTS = 0x35, <span class="comment">// Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__ALL_HIT = 0x1500, <span class="comment">// TOR Inserts -- Hits from Local</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__ALL_IO_IA = 0x3500, <span class="comment">// TOR Inserts -- All from Local iA and IO</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__ALL_MISS = 0x2500, <span class="comment">// TOR Inserts -- Misses from Local</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__EVICT = 0x200, <span class="comment">// TOR Inserts -- SF/LLC Evictions</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__HIT = 0x1000, <span class="comment">// TOR Inserts -- Hit (Not a Miss)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IA = 0x3100, <span class="comment">// TOR Inserts -- All from Local iA</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IA_HIT = 0x1100, <span class="comment">// TOR Inserts -- Hits from Local iA</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IA_MISS = 0x2100, <span class="comment">// TOR Inserts -- Misses from Local iA</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IO = 0x3400, <span class="comment">// TOR Inserts -- All from Local IO</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IO_HIT = 0x1400, <span class="comment">// TOR Inserts -- Hits from Local IO</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IO_MISS = 0x2400, <span class="comment">// TOR Inserts -- Misses from Local IO</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__MISS = 0x2000, <span class="comment">// TOR Inserts -- Miss</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IPQ = 0x800, <span class="comment">// TOR Inserts -- IPQ</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__IRQ = 0x100, <span class="comment">// TOR Inserts -- IRQ</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        UNC_C_TOR_INSERTS__MASK__SKX_UNC_C_TOR_INSERTS__PRQ = 0x400, <span class="comment">// TOR Inserts -- PRQ</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        UNC_C_TOR_OCCUPANCY = 0x36, <span class="comment">// For each cycle</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__ALL = 0x3700, <span class="comment">// TOR Occupancy -- All from Local</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__ALL_HIT = 0x1700, <span class="comment">// TOR Occupancy -- Hits from Local</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__ALL_MISS = 0x2700, <span class="comment">// TOR Occupancy -- Misses from Local</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__EVICT = 0x200, <span class="comment">// TOR Occupancy -- SF/LLC Evictions</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__HIT = 0x1000, <span class="comment">// TOR Occupancy -- Hit (Not a Miss)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IA = 0x3100, <span class="comment">// TOR Occupancy -- All from Local iA</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IA_HIT = 0x1100, <span class="comment">// TOR Occupancy -- Hits from Local iA</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IA_MISS = 0x2100, <span class="comment">// TOR Occupancy -- Misses from Local iA</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IO = 0x3400, <span class="comment">// TOR Occupancy -- All from Local IO</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IO_HIT = 0x1400, <span class="comment">// TOR Occupancy -- Hits from Local IO</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IO_MISS = 0x2400, <span class="comment">// TOR Occupancy -- Misses from Local IO</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__MISS = 0x2000, <span class="comment">// TOR Occupancy -- Miss</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IPQ = 0x800, <span class="comment">// TOR Occupancy -- IPQ</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__IRQ = 0x100, <span class="comment">// TOR Occupancy -- IRQ</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        UNC_C_TOR_OCCUPANCY__MASK__SKX_UNC_C_TOR_OCCUPANCY__PRQ = 0x400, <span class="comment">// TOR Occupancy -- PRQ</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        UNC_C_TXR_HORZ_ADS_USED = 0x9d, <span class="comment">// Number of packets using the Horizontal Anti-Deadlock Slot</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        UNC_C_TXR_HORZ_ADS_USED__MASK__SKX_UNC_C_TXR_HORZ_ADS_USED__AD_BNC = 0x100, <span class="comment">// CMS Horizontal ADS Used -- AD - Bounce</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        UNC_C_TXR_HORZ_ADS_USED__MASK__SKX_UNC_C_TXR_HORZ_ADS_USED__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal ADS Used -- AD - Credit</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        UNC_C_TXR_HORZ_ADS_USED__MASK__SKX_UNC_C_TXR_HORZ_ADS_USED__AK_BNC = 0x200, <span class="comment">// CMS Horizontal ADS Used -- AK - Bounce</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        UNC_C_TXR_HORZ_ADS_USED__MASK__SKX_UNC_C_TXR_HORZ_ADS_USED__BL_BNC = 0x400, <span class="comment">// CMS Horizontal ADS Used -- BL - Bounce</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        UNC_C_TXR_HORZ_ADS_USED__MASK__SKX_UNC_C_TXR_HORZ_ADS_USED__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal ADS Used -- BL - Credit</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        UNC_C_TXR_HORZ_BYPASS = 0x9f, <span class="comment">// Number of packets bypassing the Horizontal Egress</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        UNC_C_TXR_HORZ_BYPASS__MASK__SKX_UNC_C_TXR_HORZ_BYPASS__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Bypass Used -- AD - Bounce</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        UNC_C_TXR_HORZ_BYPASS__MASK__SKX_UNC_C_TXR_HORZ_BYPASS__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal Bypass Used -- AD - Credit</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        UNC_C_TXR_HORZ_BYPASS__MASK__SKX_UNC_C_TXR_HORZ_BYPASS__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Bypass Used -- AK - Bounce</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        UNC_C_TXR_HORZ_BYPASS__MASK__SKX_UNC_C_TXR_HORZ_BYPASS__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Bypass Used -- BL - Bounce</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        UNC_C_TXR_HORZ_BYPASS__MASK__SKX_UNC_C_TXR_HORZ_BYPASS__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Bypass Used -- BL - Credit</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        UNC_C_TXR_HORZ_BYPASS__MASK__SKX_UNC_C_TXR_HORZ_BYPASS__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Bypass Used -- IV - Bounce</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        UNC_C_TXR_HORZ_CYCLES_FULL = 0x96, <span class="comment">// Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        UNC_C_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_FULL__AD_BNC = 0x100, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        UNC_C_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- AD - Credit</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        UNC_C_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_FULL__AK_BNC = 0x200, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        UNC_C_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_FULL__BL_BNC = 0x400, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        UNC_C_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- BL - Credit</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        UNC_C_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_FULL__IV_BNC = 0x800, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        UNC_C_TXR_HORZ_CYCLES_NE = 0x97, <span class="comment">// Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        UNC_C_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_NE__AD_BNC = 0x100, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        UNC_C_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_NE__AD_CRD = 0x1000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        UNC_C_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_NE__AK_BNC = 0x200, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        UNC_C_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_NE__BL_BNC = 0x400, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        UNC_C_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_NE__BL_CRD = 0x4000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        UNC_C_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_C_TXR_HORZ_CYCLES_NE__IV_BNC = 0x800, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        UNC_C_TXR_HORZ_INSERTS = 0x95, <span class="comment">// Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        UNC_C_TXR_HORZ_INSERTS__MASK__SKX_UNC_C_TXR_HORZ_INSERTS__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress Inserts -- AD - Bounce</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        UNC_C_TXR_HORZ_INSERTS__MASK__SKX_UNC_C_TXR_HORZ_INSERTS__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal Egress Inserts -- AD - Credit</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        UNC_C_TXR_HORZ_INSERTS__MASK__SKX_UNC_C_TXR_HORZ_INSERTS__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress Inserts -- AK - Bounce</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        UNC_C_TXR_HORZ_INSERTS__MASK__SKX_UNC_C_TXR_HORZ_INSERTS__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress Inserts -- BL - Bounce</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        UNC_C_TXR_HORZ_INSERTS__MASK__SKX_UNC_C_TXR_HORZ_INSERTS__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Egress Inserts -- BL - Credit</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        UNC_C_TXR_HORZ_INSERTS__MASK__SKX_UNC_C_TXR_HORZ_INSERTS__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress Inserts -- IV - Bounce</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        UNC_C_TXR_HORZ_NACK = 0x99, <span class="comment">// Counts number of Egress packets NACKed on to the Horizontal Rinng</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        UNC_C_TXR_HORZ_NACK__MASK__SKX_UNC_C_TXR_HORZ_NACK__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress NACKs -- AD - Bounce</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        UNC_C_TXR_HORZ_NACK__MASK__SKX_UNC_C_TXR_HORZ_NACK__AD_CRD = 0x2000, <span class="comment">// CMS Horizontal Egress NACKs -- AD - Credit</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        UNC_C_TXR_HORZ_NACK__MASK__SKX_UNC_C_TXR_HORZ_NACK__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress NACKs -- AK - Bounce</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        UNC_C_TXR_HORZ_NACK__MASK__SKX_UNC_C_TXR_HORZ_NACK__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress NACKs -- BL - Bounce</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        UNC_C_TXR_HORZ_NACK__MASK__SKX_UNC_C_TXR_HORZ_NACK__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Egress NACKs -- BL - Credit</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        UNC_C_TXR_HORZ_NACK__MASK__SKX_UNC_C_TXR_HORZ_NACK__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress NACKs -- IV - Bounce</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        UNC_C_TXR_HORZ_OCCUPANCY = 0x94, <span class="comment">// Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        UNC_C_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_C_TXR_HORZ_OCCUPANCY__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress Occupancy -- AD - Bounce</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        UNC_C_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_C_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal Egress Occupancy -- AD - Credit</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        UNC_C_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_C_TXR_HORZ_OCCUPANCY__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress Occupancy -- AK - Bounce</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        UNC_C_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_C_TXR_HORZ_OCCUPANCY__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress Occupancy -- BL - Bounce</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        UNC_C_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_C_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Egress Occupancy -- BL - Credit</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        UNC_C_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_C_TXR_HORZ_OCCUPANCY__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress Occupancy -- IV - Bounce</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        UNC_C_TXR_HORZ_STARVED = 0x9b, <span class="comment">// Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        UNC_C_TXR_HORZ_STARVED__MASK__SKX_UNC_C_TXR_HORZ_STARVED__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress Injection Starvation -- AD - Bounce</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        UNC_C_TXR_HORZ_STARVED__MASK__SKX_UNC_C_TXR_HORZ_STARVED__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress Injection Starvation -- AK - Bounce</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        UNC_C_TXR_HORZ_STARVED__MASK__SKX_UNC_C_TXR_HORZ_STARVED__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress Injection Starvation -- BL - Bounce</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        UNC_C_TXR_HORZ_STARVED__MASK__SKX_UNC_C_TXR_HORZ_STARVED__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress Injection Starvation -- IV - Bounce</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        UNC_C_TXR_VERT_ADS_USED = 0x9c, <span class="comment">// Number of packets using the Vertical Anti-Deadlock Slot</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        UNC_C_TXR_VERT_ADS_USED__MASK__SKX_UNC_C_TXR_VERT_ADS_USED__AD_AG0 = 0x100, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 0</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        UNC_C_TXR_VERT_ADS_USED__MASK__SKX_UNC_C_TXR_VERT_ADS_USED__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 1</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        UNC_C_TXR_VERT_ADS_USED__MASK__SKX_UNC_C_TXR_VERT_ADS_USED__AK_AG0 = 0x200, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 0</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        UNC_C_TXR_VERT_ADS_USED__MASK__SKX_UNC_C_TXR_VERT_ADS_USED__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 1</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        UNC_C_TXR_VERT_ADS_USED__MASK__SKX_UNC_C_TXR_VERT_ADS_USED__BL_AG0 = 0x400, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 0</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        UNC_C_TXR_VERT_ADS_USED__MASK__SKX_UNC_C_TXR_VERT_ADS_USED__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 1</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        UNC_C_TXR_VERT_BYPASS = 0x9e, <span class="comment">// Number of packets bypassing the Vertical Egress</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        UNC_C_TXR_VERT_BYPASS__MASK__SKX_UNC_C_TXR_VERT_BYPASS__AD_AG0 = 0x100, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 0</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        UNC_C_TXR_VERT_BYPASS__MASK__SKX_UNC_C_TXR_VERT_BYPASS__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 1</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        UNC_C_TXR_VERT_BYPASS__MASK__SKX_UNC_C_TXR_VERT_BYPASS__AK_AG0 = 0x200, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 0</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        UNC_C_TXR_VERT_BYPASS__MASK__SKX_UNC_C_TXR_VERT_BYPASS__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 1</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        UNC_C_TXR_VERT_BYPASS__MASK__SKX_UNC_C_TXR_VERT_BYPASS__BL_AG0 = 0x400, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 0</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        UNC_C_TXR_VERT_BYPASS__MASK__SKX_UNC_C_TXR_VERT_BYPASS__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 1</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        UNC_C_TXR_VERT_BYPASS__MASK__SKX_UNC_C_TXR_VERT_BYPASS__IV = 0x800, <span class="comment">// CMS Vertical ADS Used -- IV</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL = 0x92, <span class="comment">// Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_C_TXR_VERT_CYCLES_FULL__AD_AG0 = 0x100, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_C_TXR_VERT_CYCLES_FULL__AD_AG1 = 0x1000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_C_TXR_VERT_CYCLES_FULL__AK_AG0 = 0x200, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_C_TXR_VERT_CYCLES_FULL__AK_AG1 = 0x2000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_C_TXR_VERT_CYCLES_FULL__BL_AG0 = 0x400, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_C_TXR_VERT_CYCLES_FULL__BL_AG1 = 0x4000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        UNC_C_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_C_TXR_VERT_CYCLES_FULL__IV = 0x800, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- IV</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE = 0x93, <span class="comment">// Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_C_TXR_VERT_CYCLES_NE__AD_AG0 = 0x100, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_C_TXR_VERT_CYCLES_NE__AD_AG1 = 0x1000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_C_TXR_VERT_CYCLES_NE__AK_AG0 = 0x200, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_C_TXR_VERT_CYCLES_NE__AK_AG1 = 0x2000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_C_TXR_VERT_CYCLES_NE__BL_AG0 = 0x400, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_C_TXR_VERT_CYCLES_NE__BL_AG1 = 0x4000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        UNC_C_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_C_TXR_VERT_CYCLES_NE__IV = 0x800, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- IV</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        UNC_C_TXR_VERT_INSERTS = 0x91, <span class="comment">// Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        UNC_C_TXR_VERT_INSERTS__MASK__SKX_UNC_C_TXR_VERT_INSERTS__AD_AG0 = 0x100, <span class="comment">// CMS Vert Egress Allocations -- AD - Agent 0</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        UNC_C_TXR_VERT_INSERTS__MASK__SKX_UNC_C_TXR_VERT_INSERTS__AD_AG1 = 0x1000, <span class="comment">// CMS Vert Egress Allocations -- AD - Agent 1</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        UNC_C_TXR_VERT_INSERTS__MASK__SKX_UNC_C_TXR_VERT_INSERTS__AK_AG0 = 0x200, <span class="comment">// CMS Vert Egress Allocations -- AK - Agent 0</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        UNC_C_TXR_VERT_INSERTS__MASK__SKX_UNC_C_TXR_VERT_INSERTS__AK_AG1 = 0x2000, <span class="comment">// CMS Vert Egress Allocations -- AK - Agent 1</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        UNC_C_TXR_VERT_INSERTS__MASK__SKX_UNC_C_TXR_VERT_INSERTS__BL_AG0 = 0x400, <span class="comment">// CMS Vert Egress Allocations -- BL - Agent 0</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        UNC_C_TXR_VERT_INSERTS__MASK__SKX_UNC_C_TXR_VERT_INSERTS__BL_AG1 = 0x4000, <span class="comment">// CMS Vert Egress Allocations -- BL - Agent 1</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        UNC_C_TXR_VERT_INSERTS__MASK__SKX_UNC_C_TXR_VERT_INSERTS__IV = 0x800, <span class="comment">// CMS Vert Egress Allocations -- IV</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        UNC_C_TXR_VERT_NACK = 0x98, <span class="comment">// Counts number of Egress packets NACKed on to the Vertical Rinng</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        UNC_C_TXR_VERT_NACK__MASK__SKX_UNC_C_TXR_VERT_NACK__AD_AG0 = 0x100, <span class="comment">// CMS Vertical Egress NACKs -- AD - Agent 0</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        UNC_C_TXR_VERT_NACK__MASK__SKX_UNC_C_TXR_VERT_NACK__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical Egress NACKs -- AD - Agent 1</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        UNC_C_TXR_VERT_NACK__MASK__SKX_UNC_C_TXR_VERT_NACK__AK_AG0 = 0x200, <span class="comment">// CMS Vertical Egress NACKs -- AK - Agent 0</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        UNC_C_TXR_VERT_NACK__MASK__SKX_UNC_C_TXR_VERT_NACK__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical Egress NACKs -- AK - Agent 1</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        UNC_C_TXR_VERT_NACK__MASK__SKX_UNC_C_TXR_VERT_NACK__BL_AG0 = 0x400, <span class="comment">// CMS Vertical Egress NACKs -- BL - Agent 0</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        UNC_C_TXR_VERT_NACK__MASK__SKX_UNC_C_TXR_VERT_NACK__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical Egress NACKs -- BL - Agent 1</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        UNC_C_TXR_VERT_NACK__MASK__SKX_UNC_C_TXR_VERT_NACK__IV = 0x800, <span class="comment">// CMS Vertical Egress NACKs -- IV</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY = 0x90, <span class="comment">// Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_C_TXR_VERT_OCCUPANCY__AD_AG0 = 0x100, <span class="comment">// CMS Vert Egress Occupancy -- AD - Agent 0</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_C_TXR_VERT_OCCUPANCY__AD_AG1 = 0x1000, <span class="comment">// CMS Vert Egress Occupancy -- AD - Agent 1</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_C_TXR_VERT_OCCUPANCY__AK_AG0 = 0x200, <span class="comment">// CMS Vert Egress Occupancy -- AK - Agent 0</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_C_TXR_VERT_OCCUPANCY__AK_AG1 = 0x2000, <span class="comment">// CMS Vert Egress Occupancy -- AK - Agent 1</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_C_TXR_VERT_OCCUPANCY__BL_AG0 = 0x400, <span class="comment">// CMS Vert Egress Occupancy -- BL - Agent 0</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_C_TXR_VERT_OCCUPANCY__BL_AG1 = 0x4000, <span class="comment">// CMS Vert Egress Occupancy -- BL - Agent 1</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        UNC_C_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_C_TXR_VERT_OCCUPANCY__IV = 0x800, <span class="comment">// CMS Vert Egress Occupancy -- IV</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        UNC_C_TXR_VERT_STARVED = 0x9a, <span class="comment">// Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        UNC_C_TXR_VERT_STARVED__MASK__SKX_UNC_C_TXR_VERT_STARVED__AD_AG0 = 0x100, <span class="comment">// CMS Vertical Egress Injection Starvation -- AD - Agent 0</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        UNC_C_TXR_VERT_STARVED__MASK__SKX_UNC_C_TXR_VERT_STARVED__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical Egress Injection Starvation -- AD - Agent 1</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        UNC_C_TXR_VERT_STARVED__MASK__SKX_UNC_C_TXR_VERT_STARVED__AK_AG0 = 0x200, <span class="comment">// CMS Vertical Egress Injection Starvation -- AK - Agent 0</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        UNC_C_TXR_VERT_STARVED__MASK__SKX_UNC_C_TXR_VERT_STARVED__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical Egress Injection Starvation -- AK - Agent 1</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        UNC_C_TXR_VERT_STARVED__MASK__SKX_UNC_C_TXR_VERT_STARVED__BL_AG0 = 0x400, <span class="comment">// CMS Vertical Egress Injection Starvation -- BL - Agent 0</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        UNC_C_TXR_VERT_STARVED__MASK__SKX_UNC_C_TXR_VERT_STARVED__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical Egress Injection Starvation -- BL - Agent 1</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        UNC_C_TXR_VERT_STARVED__MASK__SKX_UNC_C_TXR_VERT_STARVED__IV = 0x800, <span class="comment">// CMS Vertical Egress Injection Starvation -- IV</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        UNC_C_VERT_RING_AD_IN_USE = 0xa6, <span class="comment">// Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        UNC_C_VERT_RING_AD_IN_USE__MASK__SKX_UNC_C_VERT_RING_AD_IN_USE__DN_EVEN = 0x400, <span class="comment">// Vertical AD Ring In Use -- Down and Even</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        UNC_C_VERT_RING_AD_IN_USE__MASK__SKX_UNC_C_VERT_RING_AD_IN_USE__DN_ODD = 0x800, <span class="comment">// Vertical AD Ring In Use -- Down and Odd</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        UNC_C_VERT_RING_AD_IN_USE__MASK__SKX_UNC_C_VERT_RING_AD_IN_USE__UP_EVEN = 0x100, <span class="comment">// Vertical AD Ring In Use -- Up and Even</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        UNC_C_VERT_RING_AD_IN_USE__MASK__SKX_UNC_C_VERT_RING_AD_IN_USE__UP_ODD = 0x200, <span class="comment">// Vertical AD Ring In Use -- Up and Odd</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        UNC_C_VERT_RING_AK_IN_USE = 0xa8, <span class="comment">// Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        UNC_C_VERT_RING_AK_IN_USE__MASK__SKX_UNC_C_VERT_RING_AK_IN_USE__DN_EVEN = 0x400, <span class="comment">// Vertical AK Ring In Use -- Down and Even</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        UNC_C_VERT_RING_AK_IN_USE__MASK__SKX_UNC_C_VERT_RING_AK_IN_USE__DN_ODD = 0x800, <span class="comment">// Vertical AK Ring In Use -- Down and Odd</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        UNC_C_VERT_RING_AK_IN_USE__MASK__SKX_UNC_C_VERT_RING_AK_IN_USE__UP_EVEN = 0x100, <span class="comment">// Vertical AK Ring In Use -- Up and Even</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        UNC_C_VERT_RING_AK_IN_USE__MASK__SKX_UNC_C_VERT_RING_AK_IN_USE__UP_ODD = 0x200, <span class="comment">// Vertical AK Ring In Use -- Up and Odd</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        UNC_C_VERT_RING_BL_IN_USE = 0xaa, <span class="comment">// Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        UNC_C_VERT_RING_BL_IN_USE__MASK__SKX_UNC_C_VERT_RING_BL_IN_USE__DN_EVEN = 0x400, <span class="comment">// Vertical BL Ring in Use -- Down and Even</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        UNC_C_VERT_RING_BL_IN_USE__MASK__SKX_UNC_C_VERT_RING_BL_IN_USE__DN_ODD = 0x800, <span class="comment">// Vertical BL Ring in Use -- Down and Odd</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        UNC_C_VERT_RING_BL_IN_USE__MASK__SKX_UNC_C_VERT_RING_BL_IN_USE__UP_EVEN = 0x100, <span class="comment">// Vertical BL Ring in Use -- Up and Even</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        UNC_C_VERT_RING_BL_IN_USE__MASK__SKX_UNC_C_VERT_RING_BL_IN_USE__UP_ODD = 0x200, <span class="comment">// Vertical BL Ring in Use -- Up and Odd</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        UNC_C_VERT_RING_IV_IN_USE = 0xac, <span class="comment">// Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        UNC_C_VERT_RING_IV_IN_USE__MASK__SKX_UNC_C_VERT_RING_IV_IN_USE__DN = 0x400, <span class="comment">// Vertical IV Ring in Use -- Down</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        UNC_C_VERT_RING_IV_IN_USE__MASK__SKX_UNC_C_VERT_RING_IV_IN_USE__UP = 0x100, <span class="comment">// Vertical IV Ring in Use -- Up</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        UNC_C_WB_PUSH_MTOI = 0x56, <span class="comment">// Counts the number of times when the CHA was received WbPushMtoI</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        UNC_C_WB_PUSH_MTOI__MASK__SKX_UNC_C_WB_PUSH_MTOI__LLC = 0x100, <span class="comment">// WbPushMtoI -- Pushed to LLC</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        UNC_C_WB_PUSH_MTOI__MASK__SKX_UNC_C_WB_PUSH_MTOI__MEM = 0x200, <span class="comment">// WbPushMtoI -- Pushed to Memory</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        UNC_C_WRITE_NO_CREDITS = 0x5a, <span class="comment">// Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        UNC_C_WRITE_NO_CREDITS__MASK__SKX_UNC_C_WRITE_NO_CREDITS__EDC0_SMI2 = 0x400, <span class="comment">// CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        UNC_C_WRITE_NO_CREDITS__MASK__SKX_UNC_C_WRITE_NO_CREDITS__EDC1_SMI3 = 0x800, <span class="comment">// CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        UNC_C_WRITE_NO_CREDITS__MASK__SKX_UNC_C_WRITE_NO_CREDITS__EDC2_SMI4 = 0x1000, <span class="comment">// CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        UNC_C_WRITE_NO_CREDITS__MASK__SKX_UNC_C_WRITE_NO_CREDITS__EDC3_SMI5 = 0x2000, <span class="comment">// CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        UNC_C_WRITE_NO_CREDITS__MASK__SKX_UNC_C_WRITE_NO_CREDITS__MC0_SMI0 = 0x100, <span class="comment">// CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        UNC_C_WRITE_NO_CREDITS__MASK__SKX_UNC_C_WRITE_NO_CREDITS__MC1_SMI1 = 0x200, <span class="comment">// CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        UNC_C_XSNP_RESP = 0x32, <span class="comment">// Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__ANY_RSPI_FWDFE = 0xe400, <span class="comment">// Core Cross Snoop Responses -- Any RspIFwdFE</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__ANY_RSPS_FWDFE = 0xe200, <span class="comment">// Core Cross Snoop Responses -- Any RspSFwdFE</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__ANY_RSPS_FWDM = 0xe800, <span class="comment">// Core Cross Snoop Responses -- Any RspSFwdM</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__ANY_RSP_HITFSE = 0xe100, <span class="comment">// Core Cross Snoop Responses -- Any RspHitFSE</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__CORE_RSPI_FWDFE = 0x4400, <span class="comment">// Core Cross Snoop Responses -- Core RspIFwdFE</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__CORE_RSPI_FWDM = 0x5000, <span class="comment">// Core Cross Snoop Responses -- Core RspIFwdM</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__CORE_RSPS_FWDFE = 0x4200, <span class="comment">// Core Cross Snoop Responses -- Core RspSFwdFE</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__CORE_RSPS_FWDM = 0x4800, <span class="comment">// Core Cross Snoop Responses -- Core RspSFwdM</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__CORE_RSP_HITFSE = 0x4100, <span class="comment">// Core Cross Snoop Responses -- Core RspHitFSE</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EVICT_RSPI_FWDFE = 0x8400, <span class="comment">// Core Cross Snoop Responses -- Evict RspIFwdFE</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EVICT_RSPI_FWDM = 0x9000, <span class="comment">// Core Cross Snoop Responses -- Evict RspIFwdM</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EVICT_RSPS_FWDFE = 0x8200, <span class="comment">// Core Cross Snoop Responses -- Evict RspSFwdFE</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EVICT_RSPS_FWDM = 0x8800, <span class="comment">// Core Cross Snoop Responses -- Evict RspSFwdM</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EVICT_RSP_HITFSE = 0x8100, <span class="comment">// Core Cross Snoop Responses -- Evict RspHitFSE</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EXT_RSPI_FWDFE = 0x2400, <span class="comment">// Core Cross Snoop Responses -- External RspIFwdFE</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EXT_RSPI_FWDM = 0x3000, <span class="comment">// Core Cross Snoop Responses -- External RspIFwdM</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EXT_RSPS_FWDFE = 0x2200, <span class="comment">// Core Cross Snoop Responses -- External RspSFwdFE</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EXT_RSPS_FWDM = 0x2800, <span class="comment">// Core Cross Snoop Responses -- External RspSFwdM</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        UNC_C_XSNP_RESP__MASK__SKX_UNC_C_XSNP_RESP__EXT_RSP_HITFSE = 0x2100, <span class="comment">// Core Cross Snoop Responses -- External RspHitFSE</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    };</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;};</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="keyword">namespace </span>skx_unc_c = optkit::intel::skx_unc_c;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
