# 0 "arch/arm64/boot/dts/freescale/imx8mn-tqma8mqnl-mba8mx.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8mn-tqma8mqnl-mba8mx.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8mn-tqma8mqnl.dtsi" 1





# 1 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8mn-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/imx8mn-power.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mq-reset.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 11 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2

# 1 "arch/arm64/boot/dts/freescale/imx8mn-pinfunc.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8mn.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   cpu_pd_wait: cpu-pd-wait {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010033>;
    local-timer-stop;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
   };
  };

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   clocks = <&clk 191>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
   cache-size = <0x80000>;
   cache-line-size = <64>;
   cache-sets = <512>;
  };
 };

 a53_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <850000>;
   opp-supported-hw = <0xb00>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1400000000 {
   opp-hz = /bits/ 64 <1400000000>;
   opp-microvolt = <950000>;
   opp-supported-hw = <0x300>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1500000000 {
   opp-hz = /bits/ 64 <1500000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0x100>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 osc_32k: clock-osc-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "osc_32k";
 };

 osc_24m: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc_24m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext4";
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7
        ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
 };

 soc: soc@0 {
  compatible = "fsl,imx8mn-soc", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;
  dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
  nvmem-cells = <&imx8mn_uid>;
  nvmem-cell-names = "soc_unique_id";

  aips1: bus@30000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30000000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   spba2: spba-bus@30000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30000000 0x100000>;
    ranges;

    sai2: sai@30020000 {
     compatible = "fsl,imx8mn-sai", "fsl,imx8mq-sai";
     reg = <0x30020000 0x10000>;
     #sound-dai-cells = <0>;
     interrupts = <0 96 4>;
     clocks = <&clk 158>,
      <&clk 0>,
      <&clk 157>,
      <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai3: sai@30030000 {
     compatible = "fsl,imx8mn-sai", "fsl,imx8mq-sai";
     reg = <0x30030000 0x10000>;
     #sound-dai-cells = <0>;
     interrupts = <0 50 4>;
     clocks = <&clk 160>,
       <&clk 0>,
       <&clk 159>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai5: sai@30050000 {
     compatible = "fsl,imx8mn-sai", "fsl,imx8mq-sai";
     reg = <0x30050000 0x10000>;
     #sound-dai-cells = <0>;
     interrupts = <0 90 4>;
     clocks = <&clk 162>,
       <&clk 0>,
       <&clk 161>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
     dma-names = "rx", "tx";
     fsl,shared-interrupt;
     fsl,dataline = <0 0xf 0xf>;
     status = "disabled";
    };

    sai6: sai@30060000 {
     compatible = "fsl,imx8mn-sai", "fsl,imx8mq-sai";
     reg = <0x30060000 0x10000>;
     #sound-dai-cells = <0>;
     interrupts = <0 90 4>;
     clocks = <&clk 164>,
       <&clk 0>,
       <&clk 163>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    micfil: audio-controller@30080000 {
     compatible = "fsl,imx8mm-micfil";
     reg = <0x30080000 0x10000>;
     interrupts = <0 109 4>,
           <0 110 4>,
           <0 44 4>,
           <0 45 4>;
     clocks = <&clk 183>,
       <&clk 182>,
       <&clk 38>,
       <&clk 39>,
       <&clk 6>;
     clock-names = "ipg_clk", "ipg_clk_app",
            "pll8k", "pll11k", "clkext3";
     dmas = <&sdma2 24 25 0x80000000>;
     dma-names = "rx";
     status = "disabled";
    };

    spdif1: spdif@30090000 {
     compatible = "fsl,imx35-spdif";
     reg = <0x30090000 0x10000>;
     interrupts = <0 6 4>;
     clocks = <&clk 85>,
       <&clk 2>,
       <&clk 97>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>,
       <&clk 85>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "spba";
     dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai7: sai@300b0000 {
     compatible = "fsl,imx8mn-sai", "fsl,imx8mq-sai";
     reg = <0x300b0000 0x10000>;
     #sound-dai-cells = <0>;
     interrupts = <0 111 4>;
     clocks = <&clk 166>,
       <&clk 0>,
       <&clk 165>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    easrc: easrc@300c0000 {
     compatible = "fsl,imx8mn-easrc";
     reg = <0x300c0000 0x10000>;
     interrupts = <0 122 4>;
     clocks = <&clk 180>;
     clock-names = "mem";
     dmas = <&sdma2 16 23 0> , <&sdma2 17 23 0>,
            <&sdma2 18 23 0> , <&sdma2 19 23 0>,
            <&sdma2 20 23 0> , <&sdma2 21 23 0>,
            <&sdma2 22 23 0> , <&sdma2 23 23 0>;
     dma-names = "ctx0_rx", "ctx0_tx",
          "ctx1_rx", "ctx1_tx",
          "ctx2_rx", "ctx2_tx",
          "ctx3_rx", "ctx3_tx";
     firmware-name = "imx/easrc/easrc-imx8mn.bin";
     fsl,asrc-rate = <8000>;
     fsl,asrc-format = <2>;
     status = "disabled";
    };
   };

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
          <0 65 4>;
    clocks = <&clk 140>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 10 30>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clk 141>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 40 21>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clk 142>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 61 26>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clk 143>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 21 108 11>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clk 144>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 119 30>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mn-tmu", "fsl,imx8mm-tmu";
    reg = <0x30260000 0x10000>;
    clocks = <&clk 190>;
    nvmem-cells = <&tmu_calib>;
    nvmem-cell-names = "calib";
    #thermal-sensor-cells = <0>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 176>;
    status = "disabled";
   };

   wdog2: watchdog@30290000 {
    compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
    reg = <0x30290000 0x10000>;
    interrupts = <0 79 4>;
    clocks = <&clk 177>;
    status = "disabled";
   };

   wdog3: watchdog@302a0000 {
    compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
    reg = <0x302a0000 0x10000>;
    interrupts = <0 10 4>;
    clocks = <&clk 178>;
    status = "disabled";
   };

   sdma3: dma-controller@302b0000 {
    compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma";
    reg = <0x302b0000 0x10000>;
    interrupts = <0 34 4>;
    clocks = <&clk 189>,
     <&clk 189>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   sdma2: dma-controller@302c0000 {
    compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma";
    reg = <0x302c0000 0x10000>;
    interrupts = <0 103 4>;
    clocks = <&clk 168>,
      <&clk 168>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   iomuxc: pinctrl@30330000 {
    compatible = "fsl,imx8mn-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   gpr: syscon@30340000 {
    compatible = "fsl,imx8mn-iomuxc-gpr", "syscon";
    reg = <0x30340000 0x10000>;
   };

   ocotp: efuse@30350000 {
    compatible = "fsl,imx8mn-ocotp", "fsl,imx8mm-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 150>;
    #address-cells = <1>;
    #size-cells = <1>;
# 587 "arch/arm64/boot/dts/freescale/imx8mn.dtsi"
    imx8mn_uid: unique-id@4 {
     reg = <0x4 0x8>;
    };

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    tmu_calib: calib@3c {
     reg = <0x3c 4>;
    };

    fec_mac_address: mac-address@90 {
     reg = <0x90 6>;
    };
   };

   anatop: clock-controller@30360000 {
    compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop";
    reg = <0x30360000 0x10000>;
    #clock-cells = <1>;
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
     clocks = <&clk 211>;
     clock-names = "snvs-rtc";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 211>;
     clock-names = "snvs-pwrkey";
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mn-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <1>;
    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
      <&clk_ext3>, <&clk_ext4>;
    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
           "clk_ext3", "clk_ext4";
    assigned-clocks = <&clk 66>,
      <&clk 214>,
      <&clk 83>,
      <&clk 85>,
      <&clk 87>,
      <&clk 27>,
      <&clk 18>,
      <&clk 19>;
    assigned-clock-parents = <&clk 56>,
        <&clk 44>,
        <&clk 47>,
        <&clk 56>;
    assigned-clock-rates = <0>, <0>, <0>,
       <400000000>,
       <400000000>,
       <600000000>,
       <393216000>,
       <361267200>;
   };

   src: reset-controller@30390000 {
    compatible = "fsl,imx8mn-src", "fsl,imx8mq-src", "syscon";
    reg = <0x30390000 0x10000>;
    interrupts = <0 89 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@303a0000 {
    compatible = "fsl,imx8mn-gpc";
    reg = <0x303a0000 0x10000>;
    interrupt-parent = <&gic>;
    interrupts = <0 87 4>;

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     pgc_hsiomix: power-domain@0 {
      #power-domain-cells = <0>;
      reg = <0>;
      clocks = <&clk 80>;
     };

     pgc_otg1: power-domain@1 {
      #power-domain-cells = <0>;
      reg = <1>;
     };

     pgc_gpumix: power-domain@2 {
      #power-domain-cells = <0>;
      reg = <2>;
      clocks = <&clk 193>,
        <&clk 213>,
        <&clk 179>,
        <&clk 82>;
     };

     pgc_dispmix: power-domain@3 {
      #power-domain-cells = <0>;
      reg = <3>;
      clocks = <&clk 184>,
        <&clk 185>;
     };

     pgc_mipi: power-domain@4 {
      #power-domain-cells = <0>;
      reg = <4>;
      power-domains = <&pgc_dispmix>;
     };
    };
   };
  };

  aips2: bus@30400000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30400000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 151>,
     <&clk 151>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 152>,
      <&clk 152>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 153>,
      <&clk 153>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 154>,
      <&clk 154>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_24m>;
    clock-names = "per";
   };
  };

  aips3: bus@30800000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30800000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   spba1: spba-bus@30800000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30800000 0x100000>;
    ranges;

    ecspi1: spi@30820000 {
     compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30820000 0x10000>;
     interrupts = <0 31 4>;
     clocks = <&clk 136>,
       <&clk 136>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: spi@30830000 {
     compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30830000 0x10000>;
     interrupts = <0 32 4>;
     clocks = <&clk 137>,
       <&clk 137>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: spi@30840000 {
     compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30840000 0x10000>;
     interrupts = <0 33 4>;
     clocks = <&clk 138>,
       <&clk 138>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@30860000 {
     compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
     reg = <0x30860000 0x10000>;
     interrupts = <0 26 4>;
     clocks = <&clk 169>,
       <&clk 169>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart3: serial@30880000 {
     compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
     reg = <0x30880000 0x10000>;
     interrupts = <0 28 4>;
     clocks = <&clk 171>,
       <&clk 171>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart2: serial@30890000 {
     compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
     reg = <0x30890000 0x10000>;
     interrupts = <0 27 4>;
     clocks = <&clk 170>,
       <&clk 170>;
     clock-names = "ipg", "per";
     status = "disabled";
    };
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 84>,
      <&clk 86>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
      compatible = "fsl,sec-v4.0-job-ring";
      reg = <0x1000 0x1000>;
      interrupts = <0 105 4>;
      status = "disabled";
    };

    sec_jr1: jr@2000 {
      compatible = "fsl,sec-v4.0-job-ring";
      reg = <0x2000 0x1000>;
      interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
      compatible = "fsl,sec-v4.0-job-ring";
      reg = <0x3000 0x1000>;
      interrupts = <0 114 4>;
    };
   };

   i2c1: i2c@30a20000 {
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 145>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 146>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 147>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 148>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 172>,
      <&clk 172>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mu: mailbox@30aa0000 {
    compatible = "fsl,imx8mn-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 149>;
    #mbox-cells = <2>;
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mn-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 86>,
      <&clk 77>,
      <&clk 174>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mn-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 86>,
      <&clk 77>,
      <&clk 175>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@30b60000 {
    compatible = "fsl,imx8mn-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b60000 0x10000>;
    interrupts = <0 24 4>;
    clocks = <&clk 86>,
      <&clk 77>,
      <&clk 188>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   flexspi: spi@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "nxp,imx8mm-fspi";
    reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
    reg-names = "fspi_base", "fspi_mmap";
    interrupts = <0 107 4>;
    clocks = <&clk 155>,
      <&clk 155>;
    clock-names = "fspi_en", "fspi";
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mn-sdma", "fsl,imx8mq-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 167>,
      <&clk 84>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   fec1: ethernet@30be0000 {
    compatible = "fsl,imx8mn-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>,
          <0 121 4>;
    clocks = <&clk 139>,
      <&clk 139>,
      <&clk 99>,
      <&clk 98>,
      <&clk 100>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    assigned-clocks = <&clk 76>,
        <&clk 99>,
        <&clk 98>,
        <&clk 100>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>,
        <&clk 57>;
    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    nvmem-cells = <&fec_mac_address>;
    nvmem-cell-names = "mac-address";
    fsl,stop-mode = <&gpr 0x10 3>;
    status = "disabled";
   };

  };

  aips4: bus@32c00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x32c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   lcdif: lcdif@32e00000 {
    compatible = "fsl,imx8mn-lcdif", "fsl,imx6sx-lcdif";
    reg = <0x32e00000 0x10000>;
    clocks = <&clk 186>,
      <&clk 185>,
      <&clk 184>;
    clock-names = "pix", "axi", "disp_axi";
    interrupts = <0 5 4>;
    power-domains = <&disp_blk_ctrl 2>;
    status = "disabled";

    port {
     lcdif_to_dsim: endpoint {
      remote-endpoint = <&dsim_from_lcdif>;
     };
    };
   };

   mipi_dsi: dsi@32e10000 {
    compatible = "fsl,imx8mn-mipi-dsim", "fsl,imx8mm-mipi-dsim";
    reg = <0x32e10000 0x400>;
    clocks = <&clk 125>,
      <&clk 126>;
    clock-names = "bus_clk", "sclk_mipi";
    interrupts = <0 18 4>;
    power-domains = <&disp_blk_ctrl 0>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dsim_from_lcdif: endpoint {
       remote-endpoint = <&lcdif_to_dsim>;
      };
     };
    };
   };

   disp_blk_ctrl: blk-ctrl@32e28000 {
    compatible = "fsl,imx8mn-disp-blk-ctrl", "syscon";
    reg = <0x32e28000 0x100>;
    power-domains = <&pgc_dispmix>, <&pgc_dispmix>,
      <&pgc_dispmix>, <&pgc_mipi>,
      <&pgc_mipi>;
    power-domain-names = "bus", "isi",
           "lcdif", "mipi-dsi",
           "mipi-csi";
    clocks = <&clk 78>,
      <&clk 79>,
      <&clk 184>,
      <&clk 185>,
      <&clk 184>,
      <&clk 185>,
      <&clk 186>,
      <&clk 125>,
      <&clk 126>,
      <&clk 130>,
      <&clk 187>;
    clock-names = "disp_axi", "disp_apb",
           "disp_axi_root", "disp_apb_root",
           "lcdif-axi", "lcdif-apb", "lcdif-pix",
           "dsi-pclk", "dsi-ref",
           "csi-aclk", "csi-pclk";
    assigned-clocks = <&clk 125>,
        <&clk 126>,
        <&clk 92>,
        <&clk 78>,
        <&clk 79>;
    assigned-clock-parents = <&clk 54>,
        <&clk 2>,
        <&clk 40>,
        <&clk 65>,
        <&clk 56>;
    assigned-clock-rates = <266000000>,
             <24000000>,
             <594000000>,
             <500000000>,
             <200000000>;
    #power-domain-cells = <1>;
   };

   usbotg1: usb@32e40000 {
    compatible = "fsl,imx8mn-usb", "fsl,imx7d-usb", "fsl,imx27-usb";
    reg = <0x32e40000 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clk 173>;
    clock-names = "usb1_ctrl_root_clk";
    assigned-clocks = <&clk 80>;
    assigned-clock-parents = <&clk 64>;
    phys = <&usbphynop1>;
    fsl,usbmisc = <&usbmisc1 0>;
    power-domains = <&pgc_hsiomix>;
    status = "disabled";
   };

   usbmisc1: usbmisc@32e40200 {
    compatible = "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc",
          "fsl,imx6q-usbmisc";
    #index-cells = <1>;
    reg = <0x32e40200 0x200>;
   };
  };

  dma_apbh: dma-controller@33000000 {
   compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x33000000 0x2000>;
   interrupts = <0 12 4>,
         <0 12 4>,
         <0 12 4>,
         <0 12 4>;
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clk 192>;
  };

  gpmi: nand-controller@33002000 {
   compatible = "fsl,imx8mn-gpmi-nand", "fsl,imx7d-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 14 4>;
   interrupt-names = "bch";
   clocks = <&clk 156>,
     <&clk 192>;
   clock-names = "gpmi_io", "gpmi_bch_apb";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  gpu: gpu@38000000 {
   compatible = "vivante,gc";
   reg = <0x38000000 0x8000>;
   interrupts = <0 3 4>;
   clocks = <&clk 82>,
    <&clk 179>,
    <&clk 193>,
    <&clk 213>;
   clock-names = "reg", "bus", "core", "shader";
   assigned-clocks = <&clk 212>,
       <&clk 213>,
       <&clk 81>,
       <&clk 82>,
       <&clk 22>;
   assigned-clock-parents = <&clk 42>,
        <&clk 42>,
        <&clk 56>,
        <&clk 56>;
   assigned-clock-rates = <400000000>,
            <400000000>,
            <800000000>,
            <400000000>,
            <1200000000>;
   power-domains = <&pgc_gpumix>;
  };

  gic: interrupt-controller@38800000 {
   compatible = "arm,gic-v3";
   reg = <0x38800000 0x10000>,
         <0x38880000 0xc0000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupts = <1 9 4>;
  };

  ddrc: memory-controller@3d400000 {
   compatible = "fsl,imx8mn-ddrc", "fsl,imx8m-ddrc";
   reg = <0x3d400000 0x400000>;
   clock-names = "core", "pll", "alt", "apb";
   clocks = <&clk 88>,
     <&clk 21>,
     <&clk 89>,
     <&clk 90>;
  };

  ddr-pmu@3d800000 {
   compatible = "fsl,imx8mn-ddr-pmu", "fsl,imx8m-ddr-pmu";
   reg = <0x3d800000 0x400000>;
   interrupts = <0 98 4>;
  };
 };

 usbphynop1: usbphynop1 {
  #phy-cells = <0>;
  compatible = "usb-nop-xceiv";
  clocks = <&clk 114>;
  assigned-clocks = <&clk 114>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
  power-domains = <&pgc_otg1>;
 };
};
# 7 "arch/arm64/boot/dts/freescale/imx8mn-tqma8mqnl.dtsi" 2

/ {
 model = "TQ-Systems i.MX8MN TQMa8MxNL";
 compatible = "tq,imx8mn-tqma8mqnl", "fsl,imx8mn";

 memory@40000000 {
  device_type = "memory";

  reg = <0x00000000 0x40000000 0 0x40000000>;
 };


 reg_vcc1v8: regulator-vcc1v8 {
  compatible = "regulator-fixed";
  regulator-name = "TQMA8MXNL_VCC1V8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 reg_vcc3v3: regulator-vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "TQMA8MXNL_VCC3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;

   size = <0 0x28000000>;

   alloc-ranges = <0 0x40000000 0 0x78000000>;
   linux,cma-default;
  };
 };
};

&A53_0 {
 cpu-supply = <&buck2_reg>;
};

&flexspi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi>;
 status = "okay";

 flash0: flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <84000000>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
 };
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio5 14 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 15 (0 | (2 | 4))>;
 status = "okay";

 sensor0: temperature-sensor@1b {
  compatible = "nxp,se97b", "jedec,jc-42.4-temp";
  reg = <0x1b>;
 };

 pca9450: pmic@25 {
  compatible = "nxp,pca9450a";
  reg = <0x25>;


  pinctrl-0 = <&pinctrl_pmic>;
  pinctrl-names = "default";
  interrupt-parent = <&gpio1>;
  interrupts = <8 8>;

  regulators {

   buck1_reg: BUCK1 {
    regulator-name = "BUCK1";
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <950000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };


   buck2_reg: BUCK2 {
    regulator-name = "BUCK2";
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <1000000>;
    regulator-boot-on;
    regulator-always-on;
    nxp,dvs-run-voltage = <950000>;
    nxp,dvs-standby-voltage = <850000>;
    regulator-ramp-delay = <3125>;
   };


   buck3_reg: BUCK3 {
    regulator-name = "BUCK3";
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <950000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <3125>;
   };


   buck4_reg: BUCK4 {
    regulator-name = "BUCK4";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };


   buck5_reg: BUCK5 {
    regulator-name = "BUCK5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };


   buck6_reg: BUCK6 {
    regulator-name = "BUCK6";
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1100000>;
    regulator-boot-on;
    regulator-always-on;
   };


   ldo1_reg: LDO1 {
    regulator-name = "LDO1";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };


   ldo2_reg: LDO2 {
    regulator-name = "LDO2";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <850000>;
    regulator-boot-on;
    regulator-always-on;
   };


   ldo3_reg: LDO3 {
    regulator-name = "LDO3";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };


   ldo4_reg: LDO4 {
    regulator-name = "LDO4";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <900000>;
    regulator-boot-on;
    regulator-always-on;
   };


   ldo5_reg: LDO5 {
    regulator-name = "LDO5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };

 pcf85063: rtc@51 {
  compatible = "nxp,pcf85063a";
  reg = <0x51>;
  quartz-load-femtofarads = <7000>;
 };

 eeprom1: eeprom@53 {
  compatible = "nxp,se97b", "atmel,24c02";
  read-only;
  reg = <0x53>;
  pagesize = <16>;
 };

 eeprom0: eeprom@57 {
  compatible = "atmel,24c64";
  reg = <0x57>;
  pagesize = <32>;
 };
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 non-removable;
 no-sd;
 no-sdio;
 vmmc-supply = <&reg_vcc3v3>;
 vqmmc-supply = <&reg_vcc1v8>;
 status = "okay";
};






&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&iomuxc {
 pinctrl_flexspi: flexspigrp {
  fsl,pins = <0x0F4 0x35C 0x000 0x1 0x0 0x84>,
      <0x0F8 0x360 0x000 0x1 0x0 0x84>,
      <0x10C 0x374 0x000 0x1 0x0 0x84>,
      <0x110 0x378 0x000 0x1 0x0 0x84>,
      <0x114 0x37C 0x000 0x1 0x0 0x84>,
      <0x118 0x380 0x000 0x1 0x0 0x84>;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <0x214 0x47C 0x55C 0x0 0x0 0x400001c4>,
      <0x218 0x480 0x56C 0x0 0x0 0x400001c4>;
 };

 pinctrl_i2c1_gpio: i2c1gpiogrp {
  fsl,pins = <0x214 0x47C 0x000 0x5 0x0 0x400001c4>,
      <0x218 0x480 0x000 0x5 0x0 0x400001c4>;
 };

 pinctrl_pmic: pmicgrp {
  fsl,pins = <0x048 0x2B0 0x000 0x0 0x0 0x84>;
 };

 pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
  fsl,pins = <0x0EC 0x354 0x000 0x5 0x0 0x84>;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <0x138 0x3A0 0x5A0 0x2 0x0 0x1d4>,
      <0x13C 0x3A4 0x5DC 0x2 0x0 0x1d2>,
      <0x11C 0x384 0x5B4 0x2 0x0 0x1d4>,
      <0x120 0x388 0x5B0 0x2 0x0 0x1d4>,
      <0x124 0x38C 0x5E4 0x2 0x0 0x1d4>,
      <0x128 0x390 0x5E0 0x2 0x0 0x1d4>,
      <0x130 0x398 0x558 0x2 0x0 0x1d4>,
      <0x100 0x368 0x550 0x2 0x0 0x1d4>,
      <0x104 0x36C 0x584 0x2 0x0 0x1d4>,
      <0x108 0x370 0x54C 0x2 0x0 0x1d4>,
      <0x0FC 0x364 0x59C 0x2 0x0 0x84>,
      <0x134 0x39C 0x000 0x2 0x0 0x84>;
 };

 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
  fsl,pins = <0x138 0x3A0 0x5A0 0x2 0x0 0x1d2>,
      <0x13C 0x3A4 0x5DC 0x2 0x0 0x1d2>,
      <0x11C 0x384 0x5B4 0x2 0x0 0x1d4>,
      <0x120 0x388 0x5B0 0x2 0x0 0x1d4>,
      <0x124 0x38C 0x5E4 0x2 0x0 0x1d4>,
      <0x128 0x390 0x5E0 0x2 0x0 0x1d4>,
      <0x130 0x398 0x558 0x2 0x0 0x1d4>,
      <0x100 0x368 0x550 0x2 0x0 0x1d4>,
      <0x104 0x36C 0x584 0x2 0x0 0x1d4>,
      <0x108 0x370 0x54C 0x2 0x0 0x1d4>,
      <0x0FC 0x364 0x59C 0x2 0x0 0x84>,
      <0x134 0x39C 0x000 0x2 0x0 0x84>;
 };

 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
  fsl,pins = <0x138 0x3A0 0x5A0 0x2 0x0 0x1d6>,
      <0x13C 0x3A4 0x5DC 0x2 0x0 0x1d2>,
      <0x11C 0x384 0x5B4 0x2 0x0 0x1d4>,
      <0x120 0x388 0x5B0 0x2 0x0 0x1d4>,
      <0x124 0x38C 0x5E4 0x2 0x0 0x1d4>,
      <0x128 0x390 0x5E0 0x2 0x0 0x1d4>,
      <0x130 0x398 0x558 0x2 0x0 0x1d4>,
      <0x100 0x368 0x550 0x2 0x0 0x1d4>,
      <0x104 0x36C 0x584 0x2 0x0 0x1d4>,
      <0x108 0x370 0x54C 0x2 0x0 0x1d4>,
      <0x0FC 0x364 0x59C 0x2 0x0 0x84>,
      <0x134 0x39C 0x000 0x2 0x0 0x84>;
 };

 pinctrl_wdog: wdoggrp {
  fsl,pins = <0x030 0x298 0x000 0x1 0x0 0x84>;
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8mn-tqma8mqnl-mba8mx.dts" 2
# 1 "arch/arm64/boot/dts/freescale/mba8mx.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 7 "arch/arm64/boot/dts/freescale/mba8mx.dtsi" 2



/ {
 beeper {
  compatible = "pwm-beeper";
  pwms = <&pwm4 0 250000 0>;
  beeper-hz = <4000>;
  amp-supply = <&reg_vcc_3v3>;
 };

 chosen {
  stdout-path = &uart3;
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpiobutton>;
  autorepeat;

  switch-1 {
   label = "switch1";
   linux,code = <0x100>;
   gpios = <&gpio1 5 1>;
   wakeup-source;
  };

  btn2: switch-2 {
   label = "switch2";
   linux,code = <0x101>;
   gpios = <&gpio2 0 1>;
   wakeup-source;
  };

  switch-3 {
   label = "switch3";
   linux,code = <0x102>;
   gpios = <&gpio1 7 1>;
   wakeup-source;
  };
 };

 gpio_leds: gpio-leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpioled>;

  led1 {
   label = "led1";
   gpios = <&gpio1 0 0>;
   linux,default-trigger = "default-on";
  };

  led2: led2 {
   label = "led2";
   gpios = <&gpio3 14 0>;
   linux,default-trigger = "heartbeat";
  };
 };

 pcie0_refclk: pcie0-refclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
 };

 reg_hub_vbus: regulator-hub-vbus {
  compatible = "regulator-fixed";
  regulator-name = "MBA8MX_HUB_VBUS";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 reg_sn65dsi83_1v8: regulator-sn65dsi83-1v8 {
  compatible = "regulator-fixed";
  regulator-name = "SN65DSI83_1V8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&expander0 5 0>;
  enable-active-high;
 };

 reg_vcc_3v3: regulator-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "MBA8MX_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 sound {
  compatible = "fsl,imx-audio-tlv320aic32x4";
  model = "imx-audio-tlv320aic32x4";
  ssi-controller = <&sai3>;
  audio-codec = <&tlv320aic3x04>;
 };
};

&ecspi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi1>;
 cs-gpios = <&gpio5 9 1>;
 status = "okay";
};

&ecspi2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi2>;
 cs-gpios = <&gpio5 13 1>;
 status = "okay";
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 phy-supply = <&reg_vcc_3v3>;
 fsl,magic-packet;
 mac-address = [ 00 00 00 00 00 00 ];
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@e {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0xe>;
   ti,rx-internal-delay = <0x9>;
   ti,tx-internal-delay = <0x9>;
   ti,fifo-depth = <0x01>;
   ti,dp83867-rxctrl-strap-quirk;
   ti,clk-output-sel = <0xFFFFFFFF>;
   enet-phy-lane-no-swap;
   reset-gpios = <&expander2 7 1>;
   reset-assert-us = <500000>;
   reset-deassert-us = <500>;
  };
 };
};

&i2c1 {
 expander0: gpio@23 {
  compatible = "nxp,pca9555";
  reg = <0x23>;
  gpio-controller;
  #gpio-cells = <2>;
  vcc-supply = <&reg_vcc_3v3>;
  interrupt-parent = <&gpio1>;
  interrupts = <9 2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  sd-mux-oe-hog {
   gpio-hog;
   gpios = <8 0>;
   output-low;
   line-name = "SD_MUX_EN#";
  };

  boot-cfg-oe-hog {
   gpio-hog;
   gpios = <12 0>;
   output-high;
   line-name = "BOOT_CFG_OE#";
  };

  rst-usb-hub-hog {
   gpio-hog;
   gpios = <13 0>;
   output-high;
   line-name = "RST_USB_HUB#";
  };
 };

 expander1: gpio@24 {
  compatible = "nxp,pca9555";
  reg = <0x24>;
  gpio-controller;
  #gpio-cells = <2>;
  vcc-supply = <&reg_vcc_3v3>;
 };
};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_gpio>;
 scl-gpios = <&gpio5 16 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 17 (0 | (2 | 4))>;
 status = "okay";

 tlv320aic3x04: audio-codec@18 {
  compatible = "ti,tlv320aic32x4";
  reg = <0x18>;
  reset-gpios = <&expander2 0 1>;
  iov-supply = <&reg_vcc_3v3>;
  ldoin-supply = <&reg_vcc_3v3>;
 };

 sensor1: temperator-sensor@1f {
  compatible = "nxp,se97b", "jedec,jc-42.4-temp";
  reg = <0x1f>;
 };

 eeprom3: eeprom@57 {
  compatible = "nxp,se97b", "atmel,24c02";
  reg = <0x57>;
  pagesize = <16>;
  vcc-supply = <&reg_vcc_3v3>;
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c3>;
 pinctrl-1 = <&pinctrl_i2c3_gpio>;
 scl-gpios = <&gpio5 18 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 19 (0 | (2 | 4))>;
 status = "okay";
};

&pwm3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm3>;
 status = "okay";
};

&pwm4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm4>;
 status = "okay";
};

&sai3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai3>;
 #sound-dai-cells = <0>;
 assigned-clock-rates = <49152000>;
 status = "okay";
};

&snvs_pwrkey {
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};


&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 bus-width = <4>;
 cd-gpios = <&gpio2 12 1>;
 disable-wp;
 no-mmc;
 no-sdio;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 status = "okay";
};
# 10 "arch/arm64/boot/dts/freescale/imx8mn-tqma8mqnl-mba8mx.dts" 2

/ {
 model = "TQ-Systems GmbH i.MX8MN TQMa8MxNL on MBa8Mx";
 compatible = "tq,imx8mn-tqma8mqnl-mba8mx", "tq,imx8mn-tqma8mqnl", "fsl,imx8mn";

 aliases {
  eeprom0 = &eeprom3;
  mmc0 = &usdhc3;
  mmc1 = &usdhc2;
  mmc2 = &usdhc1;
  rtc0 = &pcf85063;
  rtc1 = &snvs_rtc;
 };

 reg_usdhc2_vmmc: regulator-vmmc {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
  regulator-name = "VSD_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio2 19 0>;
  enable-active-high;
  startup-delay-us = <100>;
  off-on-delay-us = <12000>;
 };
};


&gpio2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usb0hub_sel>;

 sel-usb-hub-hog {
  gpio-hog;
  gpios = <1 0>;
  output-high;
 };
};

&i2c1 {
 expander2: gpio@27 {
  compatible = "nxp,pca9555";
  reg = <0x27>;
  gpio-controller;
  #gpio-cells = <2>;
  vcc-supply = <&reg_vcc_3v3>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_expander2>;
  interrupt-parent = <&gpio1>;
  interrupts = <9 2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};

&sai3 {
 assigned-clocks = <&clk 94>;
 assigned-clock-parents = <&clk 38>;
 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
 clocks = <&clk 160>, <&clk 0>,
   <&clk 159>, <&clk 0>,
   <&clk 0>, <&clk 38>,
   <&clk 39>;
};

&tlv320aic3x04 {
 clock-names = "mclk";
 clocks = <&clk 159>;
};

&usbotg1 {
 dr_mode = "host";
 disable-over-current;
 power-active-high;
 status = "okay";
};

&iomuxc {
 pinctrl_ecspi1: ecspi1grp {
  fsl,pins = <0x1F4 0x45C 0x5D8 0x0 0x0 0x00000146>,
      <0x1F8 0x460 0x5A8 0x0 0x0 0x00000146>,
      <0x1FC 0x464 0x5C4 0x0 0x0 0x00000146>,
      <0x200 0x468 0x000 0x5 0x0 0x00000146>;
 };

 pinctrl_ecspi2: ecspi2grp {
  fsl,pins = <0x204 0x46C 0x580 0x0 0x0 0x00000146>,
      <0x208 0x470 0x590 0x0 0x0 0x00000146>,
      <0x20C 0x474 0x578 0x0 0x0 0x00000146>,
      <0x210 0x478 0x000 0x5 0x0 0x00000146>;
 };

 pinctrl_expander2: expander2grp {
  fsl,pins = <0x04C 0x2B4 0x000 0x0 0x0 0x94>;
 };

 pinctrl_fec1: fec1grp {
  fsl,pins = <0x068 0x2D0 0x000 0x0 0x0 0x40000002>,
      <0x06C 0x2D4 0x4C0 0x0 0x1 0x40000002>,
      <0x070 0x2D8 0x000 0x0 0x0 0x14>,
      <0x074 0x2DC 0x000 0x0 0x0 0x14>,
      <0x078 0x2E0 0x000 0x0 0x0 0x14>,
      <0x07C 0x2E4 0x000 0x0 0x0 0x14>,
      <0x09C 0x304 0x000 0x0 0x0 0x90>,
      <0x098 0x300 0x000 0x0 0x0 0x90>,
      <0x094 0x2FC 0x554 0x0 0x0 0x90>,
      <0x090 0x2F8 0x57C 0x0 0x0 0x90>,
      <0x084 0x2EC 0x000 0x0 0x0 0x14>,
      <0x08C 0x2F4 0x000 0x0 0x0 0x90>,
      <0x088 0x2F0 0x574 0x0 0x0 0x90>,
      <0x080 0x2E8 0x000 0x0 0x0 0x14>;
 };

 pinctrl_gpiobutton: gpiobuttongrp {
  fsl,pins = <0x03C 0x2A4 0x000 0x0 0x0 0x84>,
      <0x044 0x2AC 0x000 0x0 0x0 0x84>,
      <0x0A0 0x308 0x000 0x5 0x0 0x84>;
 };

 pinctrl_gpioled: gpioledgrp {
  fsl,pins = <0x028 0x290 0x000 0x0 0x0 0x84>,
      <0x12C 0x394 0x000 0x5 0x0 0x84>;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <0x21C 0x484 0x5D0 0x0 0x0 0x400001C4>,
      <0x220 0x488 0x560 0x0 0x0 0x400001C4>;
 };

 pinctrl_i2c2_gpio: i2c2gpiogrp {
  fsl,pins = <0x21C 0x484 0x000 0x5 0x0 0x400001C4>,
      <0x220 0x488 0x000 0x5 0x0 0x400001C4>;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <0x224 0x48C 0x588 0x0 0x0 0x400001C4>,
      <0x228 0x490 0x5BC 0x0 0x0 0x400001C4>;
 };

 pinctrl_i2c3_gpio: i2c3gpiogrp {
  fsl,pins = <0x224 0x48C 0x000 0x5 0x0 0x400001C4>,
      <0x228 0x490 0x000 0x5 0x0 0x400001C4>;
 };

 pinctrl_pwm3: pwm3grp {
  fsl,pins = <0x060 0x2C8 0x000 0x5 0x0 0x14>;
 };

 pinctrl_pwm4: pwm4grp {
  fsl,pins = <0x064 0x2CC 0x000 0x5 0x0 0x14>;
 };

 pinctrl_sai3: sai3grp {
  fsl,pins = <0x1E4 0x44C 0x5C0 0x0 0x0 0x94>,
      <0x1D0 0x438 0x000 0x0 0x0 0x94>,
      <0x1CC 0x434 0x000 0x0 0x0 0x94>,
      <0x1D4 0x43C 0x000 0x0 0x0 0x94>,
      <0x1D8 0x440 0x000 0x0 0x0 0x94>,
      <0x1E0 0x448 0x000 0x0 0x0 0x94>,
      <0x1DC 0x444 0x000 0x0 0x0 0x94>;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <0x234 0x49C 0x4F4 0x0 0x0 0x16>,
      <0x238 0x4A0 0x000 0x0 0x0 0x16>;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <0x23C 0x4A4 0x4FC 0x0 0x0 0x16>,
      <0x240 0x4A8 0x000 0x0 0x0 0x16>;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <0x244 0x4AC 0x504 0x0 0x2 0x16>,
      <0x248 0x4B0 0x000 0x0 0x0 0x16>;
 };

 pinctrl_uart4: uart4grp {
  fsl,pins = <0x24C 0x4B4 0x50C 0x0 0x2 0x16>,
      <0x250 0x4B8 0x000 0x0 0x0 0x16>;
 };

 pinctrl_usb0hub_sel: usb0hub-selgrp {

  fsl,pins = <0x0A4 0x30C 0x000 0x5 0x0 0x84>;
 };

 pinctrl_usbotg: usbotggrp {
  fsl,pins = <0x058 0x2C0 0x000 0x1 0x0 0x84>,
      <0x05C 0x2C4 0x000 0x1 0x0 0x84>,
      <0x050 0x2B8 0x000 0x1 0x0 0x1C4>;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <0x0D4 0x33C 0x000 0x0 0x0 0x1d4>,
      <0x0D8 0x340 0x000 0x0 0x0 0x1d4>,
      <0x0DC 0x344 0x000 0x0 0x0 0x1d4>,
      <0x0E0 0x348 0x000 0x0 0x0 0x1d4>,
      <0x0E4 0x34C 0x000 0x0 0x0 0x1d4>,
      <0x0E8 0x350 0x000 0x0 0x0 0x1d4>,
      <0x038 0x2A0 0x000 0x1 0x0 0x84>;
 };

 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
  fsl,pins = <0x0D4 0x33C 0x000 0x0 0x0 0x1d4>,
      <0x0D8 0x340 0x000 0x0 0x0 0x1d4>,
      <0x0DC 0x344 0x000 0x0 0x0 0x1d4>,
      <0x0E0 0x348 0x000 0x0 0x0 0x1d4>,
      <0x0E4 0x34C 0x000 0x0 0x0 0x1d4>,
      <0x0E8 0x350 0x000 0x0 0x0 0x1d4>,
      <0x038 0x2A0 0x000 0x1 0x0 0x84>;
 };

 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
  fsl,pins = <0x0D4 0x33C 0x000 0x0 0x0 0x1d4>,
      <0x0D8 0x340 0x000 0x0 0x0 0x1d4>,
      <0x0DC 0x344 0x000 0x0 0x0 0x1d4>,
      <0x0E0 0x348 0x000 0x0 0x0 0x1d4>,
      <0x0E4 0x34C 0x000 0x0 0x0 0x1d4>,
      <0x0E8 0x350 0x000 0x0 0x0 0x1d4>,
      <0x038 0x2A0 0x000 0x1 0x0 0x84>;
 };

 pinctrl_usdhc2_gpio: usdhc2-gpiogrp {
  fsl,pins = <0x0D0 0x338 0x000 0x5 0x0 0x84>;
 };
};
