# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do verin_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:24 on Oct 11,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 17:49:24 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd C:/intelFPGA_lite/18.0/BE/Verin
# reading C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:29 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 17:52:29 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:29 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 17:52:30 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 17:53:02 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:19 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:08:19 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:19 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:08:19 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 18:08:43 on Oct 11,2024, Elapsed time: 0:15:41
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 18:08:43 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:59 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:11:59 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:59 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:11:59 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:02 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:12:02 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:02 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:12:03 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:03 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:12:03 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:03 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:12:04 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 18:12:20 on Oct 11,2024, Elapsed time: 0:03:37
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 18:12:20 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Fatal: (vsim-3977) Integer divide by zero.
#    Time: 10 ns  Iteration: 1  Process: /tb_pwm/UUT/line__37 File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Fatal error in Process line__37 at C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd line 44
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 44 Process line__37
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 44 Process line__37
# 
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:32 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:13:32 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:32 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:13:33 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Load canceled
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 18:15:19 on Oct 11,2024, Elapsed time: 0:02:59
# Errors: 4, Warnings: 0
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 18:15:19 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Fatal: (vsim-3977) Integer divide by zero.
#    Time: 10 ns  Iteration: 1  Process: /tb_pwm/UUT/line__37 File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Fatal error in Process line__37 at C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd line 44
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 44 Process line__37
# 
restart -f
add wave -position insertpoint sim:/tb_pwm/*
run -all
# GetModuleFileName: Le module spécifié est introuvable.
# 
# 
# ** Fatal: (vsim-3977) Integer divide by zero.
#    Time: 10 ns  Iteration: 1  Process: /tb_pwm/UUT/line__37 File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Fatal error in Process line__37 at C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd line 44
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 44 Process line__37
# 
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:44 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:23:44 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:44 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:23:45 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:46 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:23:46 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:47 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:23:47 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 18:24:06 on Oct 11,2024, Elapsed time: 0:08:47
# Errors: 4, Warnings: 0
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 18:24:06 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:17 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 18:24:18 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:18 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 18:24:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /tb_pwm/UUT
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /tb_pwm/UUT
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 18:35:20 on Oct 11,2024, Elapsed time: 0:11:14
# Errors: 0, Warnings: 2
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 18:35:20 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /tb_pwm/UUT
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /tb_pwm/UUT
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:36 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 19:05:36 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:37 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 19:05:37 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 19:05:52 on Oct 11,2024, Elapsed time: 0:30:32
# Errors: 0, Warnings: 2
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 19:05:52 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /tb_pwm/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /tb_pwm/UUT
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 19:13:01 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 19:13:01 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:02 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 19:13:03 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:03 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 19:13:03 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 19:13:19 on Oct 11,2024, Elapsed time: 0:07:27
# Errors: 0, Warnings: 2
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 19:13:20 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 20000010 ns  Iteration: 1  Instance: /tb_pwm/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 20000010 ns  Iteration: 1  Instance: /tb_pwm/UUT
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 19:15:18 on Oct 11,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 19:15:18 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 20000010 ns  Iteration: 1  Instance: /tb_pwm/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 20000010 ns  Iteration: 1  Instance: /tb_pwm/UUT
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:11 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 19:28:11 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:11 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 19:28:12 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:18 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 19:28:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:18 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 19:28:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:18 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture arch_pwm of PWM
# End time: 19:28:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:18 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 19:28:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:19 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 19:28:19 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:19 on Oct 11,2024
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_PWM
# -- Compiling architecture TB_arch of tb_PWM
# End time: 19:28:19 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_pwm(tb_arch)
# End time: 19:28:39 on Oct 11,2024, Elapsed time: 0:13:21
# Errors: 0, Warnings: 2
# vsim -gui -l msim_transcript work.tb_pwm(tb_arch) 
# Start time: 19:28:39 on Oct 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_pwm(tb_arch)
# Loading ieee.numeric_std(body)
# Loading work.pwm(arch_pwm)
add wave -position insertpoint sim:/tb_pwm/*
run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 20000010 ns  Iteration: 1  Instance: /tb_pwm/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 20000010 ns  Iteration: 1  Instance: /tb_pwm/UUT
# End time: 19:31:12 on Oct 11,2024, Elapsed time: 0:02:33
# Errors: 0, Warnings: 2
