{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417948767520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417948767521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 02:39:27 2014 " "Processing started: Sun Dec 07 02:39:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417948767521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417948767521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417948767521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417948767836 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.sv(399) " "Verilog HDL information at vga.sv(399): always construct contains both blocking and non-blocking assignments" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 399 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1417948767894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 18 18 " "Found 18 design units, including 18 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_DS " "Found entity 1: vga_DS" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "2 datatyperesult " "Found entity 2: datatyperesult" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "3 datatypeoctagon " "Found entity 3: datatypeoctagon" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "4 datatypetimer " "Found entity 4: datatypetimer" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "5 datatypescore " "Found entity 5: datatypescore" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "6 ringbuffer " "Found entity 6: ringbuffer" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "7 separator " "Found entity 7: separator" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "8 vgaController " "Found entity 8: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "9 videoGen " "Found entity 9: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "10 octagonv2 " "Found entity 10: octagonv2" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "11 draw_result " "Found entity 11: draw_result" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "12 draw_health " "Found entity 12: draw_health" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "13 draw_score " "Found entity 13: draw_score" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "14 to_decimal " "Found entity 14: to_decimal" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "15 draw_mouse " "Found entity 15: draw_mouse" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "16 chargenrom " "Found entity 16: chargenrom" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "17 spi_slave_receive_only " "Found entity 17: spi_slave_receive_only" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""} { "Info" "ISGN_ENTITY_NAME" "18 spi_frm_slave " "Found entity 18: spi_frm_slave" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948767900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948767900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1417948768438 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948768438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948768438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sfl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sfl-SYN " "Found design unit 1: sfl-SYN" {  } { { "sfl.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/sfl.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1417948768441 ""} { "Info" "ISGN_ENTITY_NAME" "1 sfl " "Found entity 1: sfl" {  } { { "sfl.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/sfl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948768441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948768441 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(228) " "Verilog HDL Instantiation warning at vga.sv(228): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 228 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1417948768443 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(231) " "Verilog HDL Instantiation warning at vga.sv(231): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 231 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1417948768443 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(234) " "Verilog HDL Instantiation warning at vga.sv(234): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 234 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1417948768443 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(235) " "Verilog HDL Instantiation warning at vga.sv(235): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 235 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1417948768444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_DS " "Elaborating entity \"vga_DS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1417948768587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:vgapll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:vgapll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:vgapll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:vgapll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417948768658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:vgapll\|altpll:altpll_component " "Instantiated megafunction \"pll:vgapll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1600 " "Parameter \"clk0_divide_by\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948768662 ""}  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417948768662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948768738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948768738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_frm_slave spi_frm_slave:spireceive " "Elaborating entity \"spi_frm_slave\" for hierarchy \"spi_frm_slave:spireceive\"" {  } { { "vga.sv" "spireceive" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga.sv(479) " "Verilog HDL assignment warning at vga.sv(479): truncated value with size 32 to match size of target (5)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948768762 "|vga_DS|spi_frm_slave:spireceive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatyperesult videoGen:videoGen\|datatyperesult:comb_27 " "Elaborating entity \"datatyperesult\" for hierarchy \"videoGen:videoGen\|datatyperesult:comb_27\"" {  } { { "vga.sv" "comb_27" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypeoctagon videoGen:videoGen\|datatypeoctagon:comb_28 " "Elaborating entity \"datatypeoctagon\" for hierarchy \"videoGen:videoGen\|datatypeoctagon:comb_28\"" {  } { { "vga.sv" "comb_28" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.sv(84) " "Verilog HDL assignment warning at vga.sv(84): truncated value with size 32 to match size of target (8)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948768878 "|vga_DS|videoGen:videoGen|datatypeoctagon:comb_28"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datatoringbuffer\[2..0\] vga.sv(70) " "Output port \"datatoringbuffer\[2..0\]\" at vga.sv(70) has no driver" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417948768879 "|vga_DS|videoGen:videoGen|datatypeoctagon:comb_28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypetimer videoGen:videoGen\|datatypetimer:comb_29 " "Elaborating entity \"datatypetimer\" for hierarchy \"videoGen:videoGen\|datatypetimer:comb_29\"" {  } { { "vga.sv" "comb_29" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypescore videoGen:videoGen\|datatypescore:comb_30 " "Elaborating entity \"datatypescore\" for hierarchy \"videoGen:videoGen\|datatypescore:comb_30\"" {  } { { "vga.sv" "comb_30" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringbuffer videoGen:videoGen\|ringbuffer:ring " "Elaborating entity \"ringbuffer\" for hierarchy \"videoGen:videoGen\|ringbuffer:ring\"" {  } { { "vga.sv" "ring" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(134) " "Verilog HDL assignment warning at vga.sv(134): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948768929 "|vga_DS|videoGen:videoGen|ringbuffer:ring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(138) " "Verilog HDL assignment warning at vga.sv(138): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948768930 "|vga_DS|videoGen:videoGen|ringbuffer:ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separator videoGen:videoGen\|separator:gen_code_label\[0\].sep " "Elaborating entity \"separator\" for hierarchy \"videoGen:videoGen\|separator:gen_code_label\[0\].sep\"" {  } { { "vga.sv" "gen_code_label\[0\].sep" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948768991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octagonv2 videoGen:videoGen\|octagonv2:gen_code_label\[0\].test " "Elaborating entity \"octagonv2\" for hierarchy \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\"" {  } { { "vga.sv" "gen_code_label\[0\].test" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948769012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_number_region vga.sv(284) " "Verilog HDL or VHDL warning at vga.sv(284): object \"in_number_region\" assigned a value but never read" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1417948769013 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(285) " "Verilog HDL assignment warning at vga.sv(285): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948769013 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order\"" {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948769033 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "752 0 2047 vga.sv(440) " "Verilog HDL warning at vga.sv(440): number of words (752) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 440 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1417948769038 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 vga.sv(434) " "Net \"charrom.data_a\" at vga.sv(434) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 434 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1417948769059 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 vga.sv(434) " "Net \"charrom.waddr_a\" at vga.sv(434) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 434 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1417948769059 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 vga.sv(434) " "Net \"charrom.we_a\" at vga.sv(434) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 434 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1417948769059 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_result videoGen:videoGen\|draw_result:result " "Elaborating entity \"draw_result\" for hierarchy \"videoGen:videoGen\|draw_result:result\"" {  } { { "vga.sv" "result" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948769091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_health videoGen:videoGen\|draw_health:hp " "Elaborating entity \"draw_health\" for hierarchy \"videoGen:videoGen\|draw_health:hp\"" {  } { { "vga.sv" "hp" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948769111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_score videoGen:videoGen\|draw_score:sc " "Elaborating entity \"draw_score\" for hierarchy \"videoGen:videoGen\|draw_score:sc\"" {  } { { "vga.sv" "sc" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948769128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(377) " "Verilog HDL assignment warning at vga.sv(377): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948769130 "|vga_DS|videoGen:videoGen|draw_score:sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(378) " "Verilog HDL assignment warning at vga.sv(378): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948769130 "|vga_DS|videoGen:videoGen|draw_score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_decimal videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score " "Elaborating entity \"to_decimal\" for hierarchy \"videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\"" {  } { { "vga.sv" "decimal_score" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948769146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.sv(405) " "Verilog HDL assignment warning at vga.sv(405): truncated value with size 32 to match size of target (22)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948769148 "|vga_DS|videoGen:videoGen|draw_score:sc|to_decimal:decimal_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga.sv(406) " "Verilog HDL assignment warning at vga.sv(406): truncated value with size 32 to match size of target (4)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948769149 "|vga_DS|videoGen:videoGen|draw_score:sc|to_decimal:decimal_score"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(407) " "Verilog HDL assignment warning at vga.sv(407): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417948769149 "|vga_DS|videoGen:videoGen|draw_score:sc|to_decimal:decimal_score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_mouse videoGen:videoGen\|draw_mouse:mo " "Elaborating entity \"draw_mouse\" for hierarchy \"videoGen:videoGen\|draw_mouse:mo\"" {  } { { "vga.sv" "mo" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417948769176 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 10 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769369 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 10 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769369 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 10 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769372 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 10 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769372 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 10 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769375 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 10 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769375 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 10 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769378 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 10 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769378 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 10 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769381 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 10 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769381 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 10 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769384 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 10 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769384 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 10 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769387 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 10 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 10. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417948769387 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_result:result\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_result:result\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 434 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1417948771219 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_score:sc\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_score:sc\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 434 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1417948771219 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1417948771219 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1417948771242 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1417948771247 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|Mod0\"" {  } { { "vga.sv" "Mod0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 406 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1417948772743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|Div0\"" {  } { { "vga.sv" "Div0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 405 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1417948772743 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1417948772743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Mod0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 406 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417948772783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Mod0 " "Instantiated megafunction \"videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948772784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948772784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948772784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948772784 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 406 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417948772784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948772841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948772841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948772853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948772853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948772886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948772886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948772954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948772954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948773010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948773010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Div0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 405 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417948773020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Div0 " "Instantiated megafunction \"videoGen:videoGen\|draw_score:sc\|to_decimal:decimal_score\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948773021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948773021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948773021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417948773021 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 405 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417948773021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417948773079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417948773079 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1417948773693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417948775887 "|vga_DS|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417948775887 "|vga_DS|led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1417948775887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1417948776217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg " "Generated suppressed messages file C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1417948779483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1417948780008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1417948780008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3821 " "Implemented 3821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1417948780353 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1417948780353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3780 " "Implemented 3780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1417948780353 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1417948780353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1417948780353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417948780410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 02:39:40 2014 " "Processing ended: Sun Dec 07 02:39:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417948780410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417948780410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417948780410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417948780410 ""}
