
My Libraries.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000630  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080007c8  080007c8  000107c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080007d8  080007d8  000107d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080007dc  080007dc  000107dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080007e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000030  20000004  080007e4  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000034  080007e4  00020034  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00001090  00000000  00000000  0002002e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000550  00000000  00000000  000210be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000118  00000000  00000000  00021610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000000c0  00000000  00000000  00021728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0000df7b  00000000  00000000  000217e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00001a49  00000000  00000000  0002f763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0004f8e6  00000000  00000000  000311ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  00080a92  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000290  00000000  00000000  00080ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080007b0 	.word	0x080007b0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	080007b0 	.word	0x080007b0

080001d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4b12      	ldr	r3, [pc, #72]	; (8000228 <SystemInit+0x50>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a11      	ldr	r2, [pc, #68]	; (8000228 <SystemInit+0x50>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b0f      	ldr	r3, [pc, #60]	; (8000228 <SystemInit+0x50>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4b0e      	ldr	r3, [pc, #56]	; (8000228 <SystemInit+0x50>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	4a0d      	ldr	r2, [pc, #52]	; (8000228 <SystemInit+0x50>)
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <SystemInit+0x50>)
 8000200:	4a0a      	ldr	r2, [pc, #40]	; (800022c <SystemInit+0x54>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4b08      	ldr	r3, [pc, #32]	; (8000228 <SystemInit+0x50>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a07      	ldr	r2, [pc, #28]	; (8000228 <SystemInit+0x50>)
 800020a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b05      	ldr	r3, [pc, #20]	; (8000228 <SystemInit+0x50>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <SystemInit+0x58>)
 8000218:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800021c:	609a      	str	r2, [r3, #8]
#endif
}
 800021e:	bf00      	nop
 8000220:	46bd      	mov	sp, r7
 8000222:	bc80      	pop	{r7}
 8000224:	4770      	bx	lr
 8000226:	bf00      	nop
 8000228:	40023800 	.word	0x40023800
 800022c:	24003010 	.word	0x24003010
 8000230:	e000ed00 	.word	0xe000ed00

08000234 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b087      	sub	sp, #28
 8000238:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800023a:	2300      	movs	r3, #0
 800023c:	613b      	str	r3, [r7, #16]
 800023e:	2300      	movs	r3, #0
 8000240:	617b      	str	r3, [r7, #20]
 8000242:	2302      	movs	r3, #2
 8000244:	60fb      	str	r3, [r7, #12]
 8000246:	2300      	movs	r3, #0
 8000248:	60bb      	str	r3, [r7, #8]
 800024a:	2302      	movs	r3, #2
 800024c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800024e:	4b34      	ldr	r3, [pc, #208]	; (8000320 <SystemCoreClockUpdate+0xec>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	f003 030c 	and.w	r3, r3, #12
 8000256:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000258:	693b      	ldr	r3, [r7, #16]
 800025a:	2b08      	cmp	r3, #8
 800025c:	d011      	beq.n	8000282 <SystemCoreClockUpdate+0x4e>
 800025e:	693b      	ldr	r3, [r7, #16]
 8000260:	2b08      	cmp	r3, #8
 8000262:	d844      	bhi.n	80002ee <SystemCoreClockUpdate+0xba>
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b00      	cmp	r3, #0
 8000268:	d003      	beq.n	8000272 <SystemCoreClockUpdate+0x3e>
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	2b04      	cmp	r3, #4
 800026e:	d004      	beq.n	800027a <SystemCoreClockUpdate+0x46>
 8000270:	e03d      	b.n	80002ee <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000272:	4b2c      	ldr	r3, [pc, #176]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 8000274:	4a2c      	ldr	r2, [pc, #176]	; (8000328 <SystemCoreClockUpdate+0xf4>)
 8000276:	601a      	str	r2, [r3, #0]
      break;
 8000278:	e03d      	b.n	80002f6 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800027a:	4b2a      	ldr	r3, [pc, #168]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 800027c:	4a2b      	ldr	r2, [pc, #172]	; (800032c <SystemCoreClockUpdate+0xf8>)
 800027e:	601a      	str	r2, [r3, #0]
      break;
 8000280:	e039      	b.n	80002f6 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000282:	4b27      	ldr	r3, [pc, #156]	; (8000320 <SystemCoreClockUpdate+0xec>)
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	0d9b      	lsrs	r3, r3, #22
 8000288:	f003 0301 	and.w	r3, r3, #1
 800028c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800028e:	4b24      	ldr	r3, [pc, #144]	; (8000320 <SystemCoreClockUpdate+0xec>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000296:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d00c      	beq.n	80002b8 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800029e:	4a23      	ldr	r2, [pc, #140]	; (800032c <SystemCoreClockUpdate+0xf8>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80002a6:	4a1e      	ldr	r2, [pc, #120]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002a8:	6852      	ldr	r2, [r2, #4]
 80002aa:	0992      	lsrs	r2, r2, #6
 80002ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002b0:	fb02 f303 	mul.w	r3, r2, r3
 80002b4:	617b      	str	r3, [r7, #20]
 80002b6:	e00b      	b.n	80002d0 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <SystemCoreClockUpdate+0xf4>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80002c0:	4a17      	ldr	r2, [pc, #92]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002c2:	6852      	ldr	r2, [r2, #4]
 80002c4:	0992      	lsrs	r2, r2, #6
 80002c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002ca:	fb02 f303 	mul.w	r3, r2, r3
 80002ce:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002d0:	4b13      	ldr	r3, [pc, #76]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002d2:	685b      	ldr	r3, [r3, #4]
 80002d4:	0c1b      	lsrs	r3, r3, #16
 80002d6:	f003 0303 	and.w	r3, r3, #3
 80002da:	3301      	adds	r3, #1
 80002dc:	005b      	lsls	r3, r3, #1
 80002de:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002e0:	697a      	ldr	r2, [r7, #20]
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80002e8:	4a0e      	ldr	r2, [pc, #56]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 80002ea:	6013      	str	r3, [r2, #0]
      break;
 80002ec:	e003      	b.n	80002f6 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002ee:	4b0d      	ldr	r3, [pc, #52]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 80002f0:	4a0d      	ldr	r2, [pc, #52]	; (8000328 <SystemCoreClockUpdate+0xf4>)
 80002f2:	601a      	str	r2, [r3, #0]
      break;
 80002f4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	091b      	lsrs	r3, r3, #4
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	4a0b      	ldr	r2, [pc, #44]	; (8000330 <SystemCoreClockUpdate+0xfc>)
 8000302:	5cd3      	ldrb	r3, [r2, r3]
 8000304:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000306:	4b07      	ldr	r3, [pc, #28]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 8000308:	681a      	ldr	r2, [r3, #0]
 800030a:	693b      	ldr	r3, [r7, #16]
 800030c:	fa22 f303 	lsr.w	r3, r2, r3
 8000310:	4a04      	ldr	r2, [pc, #16]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 8000312:	6013      	str	r3, [r2, #0]
}
 8000314:	bf00      	nop
 8000316:	371c      	adds	r7, #28
 8000318:	46bd      	mov	sp, r7
 800031a:	bc80      	pop	{r7}
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	20000000 	.word	0x20000000
 8000328:	00f42400 	.word	0x00f42400
 800032c:	017d7840 	.word	0x017d7840
 8000330:	080007c8 	.word	0x080007c8

08000334 <InitLedFSM>:
uint8_t _state;				// Переменная предыдущего состояния автомата
uint8_t entry;				// Флаг перехода в новое состояние

/*************************	 Code	*************************/

void InitLedFSM (void){
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0

	state = _state = 0;
 8000338:	4b06      	ldr	r3, [pc, #24]	; (8000354 <InitLedFSM+0x20>)
 800033a:	2200      	movs	r2, #0
 800033c:	701a      	strb	r2, [r3, #0]
 800033e:	4b05      	ldr	r3, [pc, #20]	; (8000354 <InitLedFSM+0x20>)
 8000340:	781a      	ldrb	r2, [r3, #0]
 8000342:	4b05      	ldr	r3, [pc, #20]	; (8000358 <InitLedFSM+0x24>)
 8000344:	701a      	strb	r2, [r3, #0]
	entry = 0;
 8000346:	4b05      	ldr	r3, [pc, #20]	; (800035c <InitLedFSM+0x28>)
 8000348:	2200      	movs	r2, #0
 800034a:	701a      	strb	r2, [r3, #0]

}
 800034c:	bf00      	nop
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	20000021 	.word	0x20000021
 8000358:	20000022 	.word	0x20000022
 800035c:	20000020 	.word	0x20000020

08000360 <ProcessLedFSM>:

void ProcessLedFSM (void){
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0

	if (state != _state) entry = 1; else entry = 0;
 8000364:	4b2c      	ldr	r3, [pc, #176]	; (8000418 <ProcessLedFSM+0xb8>)
 8000366:	781a      	ldrb	r2, [r3, #0]
 8000368:	4b2c      	ldr	r3, [pc, #176]	; (800041c <ProcessLedFSM+0xbc>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	429a      	cmp	r2, r3
 800036e:	d003      	beq.n	8000378 <ProcessLedFSM+0x18>
 8000370:	4b2b      	ldr	r3, [pc, #172]	; (8000420 <ProcessLedFSM+0xc0>)
 8000372:	2201      	movs	r2, #1
 8000374:	701a      	strb	r2, [r3, #0]
 8000376:	e002      	b.n	800037e <ProcessLedFSM+0x1e>
 8000378:	4b29      	ldr	r3, [pc, #164]	; (8000420 <ProcessLedFSM+0xc0>)
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]

	_state = state;
 800037e:	4b26      	ldr	r3, [pc, #152]	; (8000418 <ProcessLedFSM+0xb8>)
 8000380:	781a      	ldrb	r2, [r3, #0]
 8000382:	4b26      	ldr	r3, [pc, #152]	; (800041c <ProcessLedFSM+0xbc>)
 8000384:	701a      	strb	r2, [r3, #0]

	switch (state){
 8000386:	4b24      	ldr	r3, [pc, #144]	; (8000418 <ProcessLedFSM+0xb8>)
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	2b02      	cmp	r3, #2
 800038c:	d024      	beq.n	80003d8 <ProcessLedFSM+0x78>
 800038e:	2b02      	cmp	r3, #2
 8000390:	dc3f      	bgt.n	8000412 <ProcessLedFSM+0xb2>
 8000392:	2b00      	cmp	r3, #0
 8000394:	d002      	beq.n	800039c <ProcessLedFSM+0x3c>
 8000396:	2b01      	cmp	r3, #1
 8000398:	d004      	beq.n	80003a4 <ProcessLedFSM+0x44>
			StopGTimer(GTimer1);
		}
		break;
	}

}
 800039a:	e03a      	b.n	8000412 <ProcessLedFSM+0xb2>
		state = 1;
 800039c:	4b1e      	ldr	r3, [pc, #120]	; (8000418 <ProcessLedFSM+0xb8>)
 800039e:	2201      	movs	r2, #1
 80003a0:	701a      	strb	r2, [r3, #0]
		break;
 80003a2:	e036      	b.n	8000412 <ProcessLedFSM+0xb2>
		if (entry == 1){
 80003a4:	4b1e      	ldr	r3, [pc, #120]	; (8000420 <ProcessLedFSM+0xc0>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	2b01      	cmp	r3, #1
 80003aa:	d108      	bne.n	80003be <ProcessLedFSM+0x5e>
			GPIOC->BSRR |= GPIO_BSRR_BS13;
 80003ac:	4b1d      	ldr	r3, [pc, #116]	; (8000424 <ProcessLedFSM+0xc4>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a1c      	ldr	r2, [pc, #112]	; (8000424 <ProcessLedFSM+0xc4>)
 80003b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003b6:	6193      	str	r3, [r2, #24]
			StartGTimer(GTimer1);
 80003b8:	2000      	movs	r0, #0
 80003ba:	f000 f96f 	bl	800069c <StartGTimer>
		if (GetGTimerVal(GTimer1) >= 100){
 80003be:	2000      	movs	r0, #0
 80003c0:	f000 f998 	bl	80006f4 <GetGTimerVal>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b63      	cmp	r3, #99	; 0x63
 80003c8:	d920      	bls.n	800040c <ProcessLedFSM+0xac>
			state = 2;
 80003ca:	4b13      	ldr	r3, [pc, #76]	; (8000418 <ProcessLedFSM+0xb8>)
 80003cc:	2202      	movs	r2, #2
 80003ce:	701a      	strb	r2, [r3, #0]
			StopGTimer(GTimer1);
 80003d0:	2000      	movs	r0, #0
 80003d2:	f000 f97f 	bl	80006d4 <StopGTimer>
		break;
 80003d6:	e019      	b.n	800040c <ProcessLedFSM+0xac>
		if (entry == 1){
 80003d8:	4b11      	ldr	r3, [pc, #68]	; (8000420 <ProcessLedFSM+0xc0>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d108      	bne.n	80003f2 <ProcessLedFSM+0x92>
			GPIOC->BSRR |= GPIO_BSRR_BR13;
 80003e0:	4b10      	ldr	r3, [pc, #64]	; (8000424 <ProcessLedFSM+0xc4>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a0f      	ldr	r2, [pc, #60]	; (8000424 <ProcessLedFSM+0xc4>)
 80003e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80003ea:	6193      	str	r3, [r2, #24]
			StartGTimer(GTimer1);
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f955 	bl	800069c <StartGTimer>
		if (GetGTimerVal(GTimer1) >= 100){
 80003f2:	2000      	movs	r0, #0
 80003f4:	f000 f97e 	bl	80006f4 <GetGTimerVal>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b63      	cmp	r3, #99	; 0x63
 80003fc:	d908      	bls.n	8000410 <ProcessLedFSM+0xb0>
			state = 1;
 80003fe:	4b06      	ldr	r3, [pc, #24]	; (8000418 <ProcessLedFSM+0xb8>)
 8000400:	2201      	movs	r2, #1
 8000402:	701a      	strb	r2, [r3, #0]
			StopGTimer(GTimer1);
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f965 	bl	80006d4 <StopGTimer>
		break;
 800040a:	e001      	b.n	8000410 <ProcessLedFSM+0xb0>
		break;
 800040c:	bf00      	nop
 800040e:	e000      	b.n	8000412 <ProcessLedFSM+0xb2>
		break;
 8000410:	bf00      	nop
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	20000022 	.word	0x20000022
 800041c:	20000021 	.word	0x20000021
 8000420:	20000020 	.word	0x20000020
 8000424:	40020800 	.word	0x40020800

08000428 <main>:
extern uint8_t GTimerState [MaxGTimers];
extern uint32_t GTimerVal	[MaxGTimers];

/*************************	 Code	*************************/

int main (void){
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0

	InitGPIO();
 800042c:	f000 f8d6 	bl	80005dc <InitGPIO>
	InitRCC();
 8000430:	f000 f82e 	bl	8000490 <InitRCC>
	InitGTimer();
 8000434:	f000 f91a 	bl	800066c <InitGTimer>
	InitHardwareTimer();
 8000438:	f000 f904 	bl	8000644 <InitHardwareTimer>
	InitLedFSM();
 800043c:	f7ff ff7a 	bl	8000334 <InitLedFSM>

	while(1){

		ProcessLedFSM();
 8000440:	f7ff ff8e 	bl	8000360 <ProcessLedFSM>
 8000444:	e7fc      	b.n	8000440 <main+0x18>
	...

08000448 <SysTick_Handler>:
}


// Обработчики прерываний

void SysTick_Handler(void){
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0

	uint8_t i;

	for (i = 0; i < MaxGTimers; i++){
 800044e:	2300      	movs	r3, #0
 8000450:	71fb      	strb	r3, [r7, #7]
 8000452:	e00f      	b.n	8000474 <SysTick_Handler+0x2c>

		if (GTimerState[i] == TimerRunning){
 8000454:	79fb      	ldrb	r3, [r7, #7]
 8000456:	4a0c      	ldr	r2, [pc, #48]	; (8000488 <SysTick_Handler+0x40>)
 8000458:	5cd3      	ldrb	r3, [r2, r3]
 800045a:	2b01      	cmp	r3, #1
 800045c:	d107      	bne.n	800046e <SysTick_Handler+0x26>
			GTimerVal[i]++;
 800045e:	79fb      	ldrb	r3, [r7, #7]
 8000460:	4a0a      	ldr	r2, [pc, #40]	; (800048c <SysTick_Handler+0x44>)
 8000462:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000466:	3201      	adds	r2, #1
 8000468:	4908      	ldr	r1, [pc, #32]	; (800048c <SysTick_Handler+0x44>)
 800046a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (i = 0; i < MaxGTimers; i++){
 800046e:	79fb      	ldrb	r3, [r7, #7]
 8000470:	3301      	adds	r3, #1
 8000472:	71fb      	strb	r3, [r7, #7]
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	2b02      	cmp	r3, #2
 8000478:	d9ec      	bls.n	8000454 <SysTick_Handler+0xc>

		}

	}

}
 800047a:	bf00      	nop
 800047c:	bf00      	nop
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	20000030 	.word	0x20000030
 800048c:	20000024 	.word	0x20000024

08000490 <InitRCC>:



/*************************	 Code	*************************/

void InitRCC (void){
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0

	/*Функция настройки тактовой частоты системной шины процессора на 96 MHz*/

	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 8000494:	4b4e      	ldr	r3, [pc, #312]	; (80005d0 <InitRCC+0x140>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a4d      	ldr	r2, [pc, #308]	; (80005d0 <InitRCC+0x140>)
 800049a:	f023 030f 	bic.w	r3, r3, #15
 800049e:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_3WS;					// Настройка задержки чтения флеш памяти в зависимости от частоты МК
 80004a0:	4b4b      	ldr	r3, [pc, #300]	; (80005d0 <InitRCC+0x140>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a4a      	ldr	r2, [pc, #296]	; (80005d0 <InitRCC+0x140>)
 80004a6:	f043 0303 	orr.w	r3, r3, #3
 80004aa:	6013      	str	r3, [r2, #0]

	PWR->CR |= PWR_CR_VOS;									// Настройка внутреннего регулятора напряжения на режим 1 (Scale 1)
 80004ac:	4b49      	ldr	r3, [pc, #292]	; (80005d4 <InitRCC+0x144>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a48      	ldr	r2, [pc, #288]	; (80005d4 <InitRCC+0x144>)
 80004b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004b6:	6013      	str	r3, [r2, #0]

	RCC->CR |= RCC_CR_HSEON;								// Включение HSE
 80004b8:	4b47      	ldr	r3, [pc, #284]	; (80005d8 <InitRCC+0x148>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a46      	ldr	r2, [pc, #280]	; (80005d8 <InitRCC+0x148>)
 80004be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80004c2:	6013      	str	r3, [r2, #0]

	while(!(RCC->CR & RCC_CR_HSERDY));						// Ожидание готовности HSE
 80004c4:	bf00      	nop
 80004c6:	4b44      	ldr	r3, [pc, #272]	; (80005d8 <InitRCC+0x148>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d0f9      	beq.n	80004c6 <InitRCC+0x36>

	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;					// Выбор генератора HSE в качестве источника тактирования PLL
 80004d2:	4b41      	ldr	r3, [pc, #260]	; (80005d8 <InitRCC+0x148>)
 80004d4:	685b      	ldr	r3, [r3, #4]
 80004d6:	4a40      	ldr	r2, [pc, #256]	; (80005d8 <InitRCC+0x148>)
 80004d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80004dc:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;						// Обнуляем регистр делителя PLL
 80004de:	4b3e      	ldr	r3, [pc, #248]	; (80005d8 <InitRCC+0x148>)
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	4a3d      	ldr	r2, [pc, #244]	; (80005d8 <InitRCC+0x148>)
 80004e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80004e8:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLM_0;						// Значение делителя PLL равно 25 (PLLM = 25)
 80004ea:	4b3b      	ldr	r3, [pc, #236]	; (80005d8 <InitRCC+0x148>)
 80004ec:	685b      	ldr	r3, [r3, #4]
 80004ee:	4a3a      	ldr	r2, [pc, #232]	; (80005d8 <InitRCC+0x148>)
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLM_3;
 80004f6:	4b38      	ldr	r3, [pc, #224]	; (80005d8 <InitRCC+0x148>)
 80004f8:	685b      	ldr	r3, [r3, #4]
 80004fa:	4a37      	ldr	r2, [pc, #220]	; (80005d8 <InitRCC+0x148>)
 80004fc:	f043 0308 	orr.w	r3, r3, #8
 8000500:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLM_4;
 8000502:	4b35      	ldr	r3, [pc, #212]	; (80005d8 <InitRCC+0x148>)
 8000504:	685b      	ldr	r3, [r3, #4]
 8000506:	4a34      	ldr	r2, [pc, #208]	; (80005d8 <InitRCC+0x148>)
 8000508:	f043 0310 	orr.w	r3, r3, #16
 800050c:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;						// Обнуляем регистр множителя PLL
 800050e:	4b32      	ldr	r3, [pc, #200]	; (80005d8 <InitRCC+0x148>)
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	4a31      	ldr	r2, [pc, #196]	; (80005d8 <InitRCC+0x148>)
 8000514:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000518:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800051c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLN_6;						// Значение множителя PLL равно 192
 800051e:	4b2e      	ldr	r3, [pc, #184]	; (80005d8 <InitRCC+0x148>)
 8000520:	685b      	ldr	r3, [r3, #4]
 8000522:	4a2d      	ldr	r2, [pc, #180]	; (80005d8 <InitRCC+0x148>)
 8000524:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000528:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLN_7;
 800052a:	4b2b      	ldr	r3, [pc, #172]	; (80005d8 <InitRCC+0x148>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	4a2a      	ldr	r2, [pc, #168]	; (80005d8 <InitRCC+0x148>)
 8000530:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000534:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;						// Обнуляем регист делителя на выходе PLL, значение делителя на выходе равно 2
 8000536:	4b28      	ldr	r3, [pc, #160]	; (80005d8 <InitRCC+0x148>)
 8000538:	685b      	ldr	r3, [r3, #4]
 800053a:	4a27      	ldr	r2, [pc, #156]	; (80005d8 <InitRCC+0x148>)
 800053c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000540:	6053      	str	r3, [r2, #4]

	RCC->CR |= RCC_CR_PLLON;								// Включаем модуль PLL
 8000542:	4b25      	ldr	r3, [pc, #148]	; (80005d8 <InitRCC+0x148>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a24      	ldr	r2, [pc, #144]	; (80005d8 <InitRCC+0x148>)
 8000548:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800054c:	6013      	str	r3, [r2, #0]

	while ((RCC->CR & RCC_CR_PLLRDY) == 0);					// Ожидание готовности модуля PLL
 800054e:	bf00      	nop
 8000550:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <InitRCC+0x148>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000558:	2b00      	cmp	r3, #0
 800055a:	d0f9      	beq.n	8000550 <InitRCC+0xc0>

	RCC->CFGR &= ~RCC_CFGR_HPRE;							// Частота шины AHB = 96 MHz
 800055c:	4b1e      	ldr	r3, [pc, #120]	; (80005d8 <InitRCC+0x148>)
 800055e:	689b      	ldr	r3, [r3, #8]
 8000560:	4a1d      	ldr	r2, [pc, #116]	; (80005d8 <InitRCC+0x148>)
 8000562:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000566:	6093      	str	r3, [r2, #8]

	RCC->CFGR &= ~RCC_CFGR_PPRE1;
 8000568:	4b1b      	ldr	r3, [pc, #108]	; (80005d8 <InitRCC+0x148>)
 800056a:	689b      	ldr	r3, [r3, #8]
 800056c:	4a1a      	ldr	r2, [pc, #104]	; (80005d8 <InitRCC+0x148>)
 800056e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000572:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;						// Частота шины APB1 = 48 MHz
 8000574:	4b18      	ldr	r3, [pc, #96]	; (80005d8 <InitRCC+0x148>)
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	4a17      	ldr	r2, [pc, #92]	; (80005d8 <InitRCC+0x148>)
 800057a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800057e:	6093      	str	r3, [r2, #8]

	RCC->CFGR &= ~RCC_CFGR_PPRE2;
 8000580:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <InitRCC+0x148>)
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	4a14      	ldr	r2, [pc, #80]	; (80005d8 <InitRCC+0x148>)
 8000586:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800058a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;						// Частота шины APB2 = 96 MHz
 800058c:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <InitRCC+0x148>)
 800058e:	4a12      	ldr	r2, [pc, #72]	; (80005d8 <InitRCC+0x148>)
 8000590:	689b      	ldr	r3, [r3, #8]
 8000592:	6093      	str	r3, [r2, #8]

	RCC->CFGR &= ~RCC_CFGR_SW;								// Обнуляем регистр выбора источника тактирования системной шины
 8000594:	4b10      	ldr	r3, [pc, #64]	; (80005d8 <InitRCC+0x148>)
 8000596:	689b      	ldr	r3, [r3, #8]
 8000598:	4a0f      	ldr	r2, [pc, #60]	; (80005d8 <InitRCC+0x148>)
 800059a:	f023 0303 	bic.w	r3, r3, #3
 800059e:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL;							// Выбираем в качестве источника тактирования системной шины PLL
 80005a0:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <InitRCC+0x148>)
 80005a2:	689b      	ldr	r3, [r3, #8]
 80005a4:	4a0c      	ldr	r2, [pc, #48]	; (80005d8 <InitRCC+0x148>)
 80005a6:	f043 0302 	orr.w	r3, r3, #2
 80005aa:	6093      	str	r3, [r2, #8]

	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);	// Ожидание установки модуля PLL в качестве источника частоты сист. шины
 80005ac:	bf00      	nop
 80005ae:	4b0a      	ldr	r3, [pc, #40]	; (80005d8 <InitRCC+0x148>)
 80005b0:	689b      	ldr	r3, [r3, #8]
 80005b2:	f003 030c 	and.w	r3, r3, #12
 80005b6:	2b08      	cmp	r3, #8
 80005b8:	d1f9      	bne.n	80005ae <InitRCC+0x11e>

	RCC->APB1ENR |= RCC_APB1ENR_PWREN;						// Вкдючение тактирования Power interface
 80005ba:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <InitRCC+0x148>)
 80005bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005be:	4a06      	ldr	r2, [pc, #24]	; (80005d8 <InitRCC+0x148>)
 80005c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c4:	6413      	str	r3, [r2, #64]	; 0x40

	SystemCoreClockUpdate();
 80005c6:	f7ff fe35 	bl	8000234 <SystemCoreClockUpdate>

}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40023c00 	.word	0x40023c00
 80005d4:	40007000 	.word	0x40007000
 80005d8:	40023800 	.word	0x40023800

080005dc <InitGPIO>:

void InitGPIO (void){
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;					// Включение тактирования порта ввода-вывода C
 80005e0:	4b16      	ldr	r3, [pc, #88]	; (800063c <InitGPIO+0x60>)
 80005e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e4:	4a15      	ldr	r2, [pc, #84]	; (800063c <InitGPIO+0x60>)
 80005e6:	f043 0304 	orr.w	r3, r3, #4
 80005ea:	6313      	str	r3, [r2, #48]	; 0x30
//	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;					// Включение тактирования порта ввода-вывода B
//	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;					// Включение тактирования порта ввода-вывода A

	GPIOC->OTYPER &= ~GPIO_OTYPER_OT13;						// Настройка порта PC13 на выход push-pull
 80005ec:	4b14      	ldr	r3, [pc, #80]	; (8000640 <InitGPIO+0x64>)
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	4a13      	ldr	r2, [pc, #76]	; (8000640 <InitGPIO+0x64>)
 80005f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80005f6:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR13;
 80005f8:	4b11      	ldr	r3, [pc, #68]	; (8000640 <InitGPIO+0x64>)
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	4a10      	ldr	r2, [pc, #64]	; (8000640 <InitGPIO+0x64>)
 80005fe:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000602:	6093      	str	r3, [r2, #8]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13;				// Настройка на высокую выходную скорость
 8000604:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <InitGPIO+0x64>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	4a0d      	ldr	r2, [pc, #52]	; (8000640 <InitGPIO+0x64>)
 800060a:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 800060e:	6093      	str	r3, [r2, #8]
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPD13;						// No pull, no down (без подтяжки к плюсу или минусу питания)
 8000610:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <InitGPIO+0x64>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	4a0a      	ldr	r2, [pc, #40]	; (8000640 <InitGPIO+0x64>)
 8000616:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800061a:	60d3      	str	r3, [r2, #12]
	GPIOC->MODER &= ~GPIO_MODER_MODE13;
 800061c:	4b08      	ldr	r3, [pc, #32]	; (8000640 <InitGPIO+0x64>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a07      	ldr	r2, [pc, #28]	; (8000640 <InitGPIO+0x64>)
 8000622:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000626:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE13_0;					// Настройка порта PC13 на выход
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <InitGPIO+0x64>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a04      	ldr	r2, [pc, #16]	; (8000640 <InitGPIO+0x64>)
 800062e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000632:	6013      	str	r3, [r2, #0]

}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	bc80      	pop	{r7}
 800063a:	4770      	bx	lr
 800063c:	40023800 	.word	0x40023800
 8000640:	40020800 	.word	0x40020800

08000644 <InitHardwareTimer>:
uint8_t GTimerState [MaxGTimers];				// Хранение текущих состояний глобальных таймеров
uint32_t GTimerVal	[MaxGTimers];				// Хранение текущих значений глобальных таймеров

/*************************	 Code	*************************/

void InitHardwareTimer (void){
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0

	SysTick->LOAD = 959999;						// Загрузка значения перезагрузки. При 96 МГц, данное занечение соотвествует прерыванию каждые 10 мс.
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <InitHardwareTimer+0x20>)
 800064a:	4a07      	ldr	r2, [pc, #28]	; (8000668 <InitHardwareTimer+0x24>)
 800064c:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 959999;						// Обнуляем таймер и флаги.
 800064e:	4b05      	ldr	r3, [pc, #20]	; (8000664 <InitHardwareTimer+0x20>)
 8000650:	4a05      	ldr	r2, [pc, #20]	; (8000668 <InitHardwareTimer+0x24>)
 8000652:	609a      	str	r2, [r3, #8]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8000654:	4b03      	ldr	r3, [pc, #12]	; (8000664 <InitHardwareTimer+0x20>)
 8000656:	2207      	movs	r2, #7
 8000658:	601a      	str	r2, [r3, #0]
					SysTick_CTRL_TICKINT_Msk |
					SysTick_CTRL_ENABLE_Msk;

}
 800065a:	bf00      	nop
 800065c:	46bd      	mov	sp, r7
 800065e:	bc80      	pop	{r7}
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	e000e010 	.word	0xe000e010
 8000668:	000ea5ff 	.word	0x000ea5ff

0800066c <InitGTimer>:

void InitGTimer(void){
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0

	uint8_t i;

	for (i = 0; i < MaxGTimers; i++){
 8000672:	2300      	movs	r3, #0
 8000674:	71fb      	strb	r3, [r7, #7]
 8000676:	e006      	b.n	8000686 <InitGTimer+0x1a>
		GTimerState[i] = TimerStopped;
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	4a07      	ldr	r2, [pc, #28]	; (8000698 <InitGTimer+0x2c>)
 800067c:	2100      	movs	r1, #0
 800067e:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < MaxGTimers; i++){
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	3301      	adds	r3, #1
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	2b02      	cmp	r3, #2
 800068a:	d9f5      	bls.n	8000678 <InitGTimer+0xc>
	}

}
 800068c:	bf00      	nop
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	20000030 	.word	0x20000030

0800069c <StartGTimer>:

void StartGTimer(uint8_t GTimerID){
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]

	if (GTimerState[GTimerID] == TimerStopped){
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	4a08      	ldr	r2, [pc, #32]	; (80006cc <StartGTimer+0x30>)
 80006aa:	5cd3      	ldrb	r3, [r2, r3]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d108      	bne.n	80006c2 <StartGTimer+0x26>

		GTimerVal[GTimerID] = 0;
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	4a07      	ldr	r2, [pc, #28]	; (80006d0 <StartGTimer+0x34>)
 80006b4:	2100      	movs	r1, #0
 80006b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		GTimerState[GTimerID] = TimerRunning;
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	4a03      	ldr	r2, [pc, #12]	; (80006cc <StartGTimer+0x30>)
 80006be:	2101      	movs	r1, #1
 80006c0:	54d1      	strb	r1, [r2, r3]
	}

}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	20000030 	.word	0x20000030
 80006d0:	20000024 	.word	0x20000024

080006d4 <StopGTimer>:

void StopGTimer(uint8_t GTimerID){
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]

	GTimerState[GTimerID] = TimerStopped;
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	4a03      	ldr	r2, [pc, #12]	; (80006f0 <StopGTimer+0x1c>)
 80006e2:	2100      	movs	r1, #0
 80006e4:	54d1      	strb	r1, [r2, r3]
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr
 80006f0:	20000030 	.word	0x20000030

080006f4 <GetGTimerVal>:

	}

}

uint32_t GetGTimerVal(uint8_t GTimerID){
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]

	return GTimerVal[GTimerID];
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	4a03      	ldr	r2, [pc, #12]	; (8000710 <GetGTimerVal+0x1c>)
 8000702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]

}
 8000706:	4618      	mov	r0, r3
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	20000024 	.word	0x20000024

08000714 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800074c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000718:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800071a:	e003      	b.n	8000724 <LoopCopyDataInit>

0800071c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800071e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000720:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000722:	3104      	adds	r1, #4

08000724 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000724:	480b      	ldr	r0, [pc, #44]	; (8000754 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000726:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000728:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800072a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800072c:	d3f6      	bcc.n	800071c <CopyDataInit>
  ldr  r2, =_sbss
 800072e:	4a0b      	ldr	r2, [pc, #44]	; (800075c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000730:	e002      	b.n	8000738 <LoopFillZerobss>

08000732 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000732:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000734:	f842 3b04 	str.w	r3, [r2], #4

08000738 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000738:	4b09      	ldr	r3, [pc, #36]	; (8000760 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800073a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800073c:	d3f9      	bcc.n	8000732 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800073e:	f7ff fd4b 	bl	80001d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000742:	f000 f811 	bl	8000768 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000746:	f7ff fe6f 	bl	8000428 <main>
  bx  lr    
 800074a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800074c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000750:	080007e0 	.word	0x080007e0
  ldr  r0, =_sdata
 8000754:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000758:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 800075c:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8000760:	20000034 	.word	0x20000034

08000764 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000764:	e7fe      	b.n	8000764 <ADC_IRQHandler>
	...

08000768 <__libc_init_array>:
 8000768:	b570      	push	{r4, r5, r6, lr}
 800076a:	4d0d      	ldr	r5, [pc, #52]	; (80007a0 <__libc_init_array+0x38>)
 800076c:	4c0d      	ldr	r4, [pc, #52]	; (80007a4 <__libc_init_array+0x3c>)
 800076e:	1b64      	subs	r4, r4, r5
 8000770:	10a4      	asrs	r4, r4, #2
 8000772:	2600      	movs	r6, #0
 8000774:	42a6      	cmp	r6, r4
 8000776:	d109      	bne.n	800078c <__libc_init_array+0x24>
 8000778:	4d0b      	ldr	r5, [pc, #44]	; (80007a8 <__libc_init_array+0x40>)
 800077a:	4c0c      	ldr	r4, [pc, #48]	; (80007ac <__libc_init_array+0x44>)
 800077c:	f000 f818 	bl	80007b0 <_init>
 8000780:	1b64      	subs	r4, r4, r5
 8000782:	10a4      	asrs	r4, r4, #2
 8000784:	2600      	movs	r6, #0
 8000786:	42a6      	cmp	r6, r4
 8000788:	d105      	bne.n	8000796 <__libc_init_array+0x2e>
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000790:	4798      	blx	r3
 8000792:	3601      	adds	r6, #1
 8000794:	e7ee      	b.n	8000774 <__libc_init_array+0xc>
 8000796:	f855 3b04 	ldr.w	r3, [r5], #4
 800079a:	4798      	blx	r3
 800079c:	3601      	adds	r6, #1
 800079e:	e7f2      	b.n	8000786 <__libc_init_array+0x1e>
 80007a0:	080007d8 	.word	0x080007d8
 80007a4:	080007d8 	.word	0x080007d8
 80007a8:	080007d8 	.word	0x080007d8
 80007ac:	080007dc 	.word	0x080007dc

080007b0 <_init>:
 80007b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007b2:	bf00      	nop
 80007b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007b6:	bc08      	pop	{r3}
 80007b8:	469e      	mov	lr, r3
 80007ba:	4770      	bx	lr

080007bc <_fini>:
 80007bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007be:	bf00      	nop
 80007c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007c2:	bc08      	pop	{r3}
 80007c4:	469e      	mov	lr, r3
 80007c6:	4770      	bx	lr
