all messages logged in file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_error.log
Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_workspace/tmpreveal/counter_top_reveal_coretop.v (VERI-1482)
Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v (VERI-1482)
INFO: C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v(2): compiling module counter_top (VERI-1018)
INFO: C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v(29): elaborating module 'counter_top' (VERI-9000)
Pretty printing all modules in library work to file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v (VERI-1491)
