[
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/adc_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/adc_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/bfx_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/bfx_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/can_17_mcanp_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/can_17_mcanp_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/cantrcv_17_6250gv33_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/cantrcv_17_6250gv33_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/cantrcv_17_6251g_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/cantrcv_17_6251g_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/crc_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/crc_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/dio_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/dio_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/dma_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/dma_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/ecum_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/ecum_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/eth_17_ethmac_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/eth_17_ethmac_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/fee_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/fee_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/fls_17_pmu_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/fls_17_pmu_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/flsloader_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/flsloader_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/fr_17_eray_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/fr_17_eray_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/general/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/general/tricore/compiler",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/general/tricore/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/gpt_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/gpt_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/icu_17_gtmccu6_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/icu_17_gtmccu6_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/integration_general/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/integration_general/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/iom_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/iom_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/irq_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/irq_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/lin_17_asclin_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/lin_17_asclin_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/mcu_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/mcu_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/port_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/port_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/pwm_17_gtm_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/pwm_17_gtm_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/sent_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/sent_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/smu_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/smu_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/spi_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/spi_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/stm_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/stm_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/tricore_general/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/tricore_general/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/uart_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/uart_infineon_tricore/ssc/src",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/wdg_17_scu_infineon_tricore/ssc/inc",
 "E:/WorkSpace/Git/SmartCopy/Mcal_file/TC23x_ABstep/Aurix_MC-ISAR/wdg_17_scu_infineon_tricore/ssc/src"
]