
---------- Begin Simulation Statistics ----------
final_tick                               340005861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119198                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689080                       # Number of bytes of host memory used
host_op_rate                                   219533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   838.94                       # Real time elapsed on the host
host_tick_rate                              405280219                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340006                       # Number of seconds simulated
sim_ticks                                340005861500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956084                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560990                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565630                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562110                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570331                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2719                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.800117                       # CPI: cycles per instruction
system.cpu.discardedOps                          4299                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895189                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086480                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169140                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       461439812                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147056                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        680011723                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       218571911                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2615568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5247751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263898                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            336                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                588                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2615244                       # Transaction distribution
system.membus.trans_dist::CleanEvict              313                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           588                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7879945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7879945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671672064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671672064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632194                       # Request fanout histogram
system.membus.respLayer1.occupancy        24388905250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26170104000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5245989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          370                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7895306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7896480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673645440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673735296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2615893                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334751232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5248475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5248077     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    398      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5248475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7893899000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6580278992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1180499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   82                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  297                       # number of demand (read+write) hits
system.l2.demand_hits::total                      379                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  82                       # number of overall hits
system.l2.overall_hits::.cpu.data                 297                       # number of overall hits
system.l2.overall_hits::total                     379                       # number of overall hits
system.l2.demand_misses::.cpu.inst                390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631813                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632203                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               390                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631813                       # number of overall misses
system.l2.overall_misses::total               2632203                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34511500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241142640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241177151500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34511500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241142640000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241177151500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2632110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632582                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2632110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632582                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.826271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999856                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.826271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999856                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88491.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91626.053979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91625.589478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88491.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91626.053979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91625.589478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2615244                       # number of writebacks
system.l2.writebacks::total                   2615244                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214824048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214854595500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214824048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214854595500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.824153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.824153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78526.992288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81626.126746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81625.668739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78526.992288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81626.126746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81625.668739                       # average overall mshr miss latency
system.l2.replacements                        2615893                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2630745                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2630745                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2630745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2630745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          220                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              220                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          220                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          220                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   134                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241122015000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241122015000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91625.423791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91625.423791                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214805955000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214805955000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81625.423791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81625.423791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             82                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 82                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.826271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88491.025641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88491.025641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30547000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30547000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.824153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.824153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78526.992288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78526.992288                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20625000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20625000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.559459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.559459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99637.681159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99637.681159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18093500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18093500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.537838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.537838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90922.110553                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90922.110553                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16215.195361                       # Cycle average of tags in use
system.l2.tags.total_refs                     5263827                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632277                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999724                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.479079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.117466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16210.598816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989697                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  86853653                       # Number of tag accesses
system.l2.tags.data_accesses                 86853653                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336871040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336920832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334751232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334751232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2615244                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2615244                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            146445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         990780096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             990926540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       146445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           146445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      984545474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            984545474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      984545474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           146445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        990780096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1975472014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5230488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000518873500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326887                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326887                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10263201                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4916868                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2615244                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            326943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102846341500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26321940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            201553616500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19536.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38286.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4858012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4856779                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230488                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       780065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    861.044554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   753.323026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.171747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2845      0.36%      0.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84022     10.77%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17244      2.21%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16721      2.14%     15.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13689      1.75%     17.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13921      1.78%     19.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51326      6.58%     25.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38182      4.89%     30.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       542115     69.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       780065                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       326887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.104605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.086402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326886    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326887                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.049060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326775     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               84      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326887                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336920832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334750016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336920832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334751232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       990.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       984.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    990.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    984.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  340005830000                       # Total gap between requests
system.mem_ctrls.avgGap                      64794.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336871040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334750016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 146444.534162832366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 990780095.713144063950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 984541897.375495672226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5230488                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27110000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 201526506500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8205457101500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34845.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38286.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1568774.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2784707100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1480106925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18790852080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13649099400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26839484880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      81998442690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      61510931040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207053624115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.970749                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 157067449250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11353420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 171584992250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2784964140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1480239750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18796878240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13653948780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26839484880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      82025596350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61488064800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207069176940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.016492                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 157003959000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11353420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 171648482500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31779853                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31779853                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31779853                       # number of overall hits
system.cpu.icache.overall_hits::total        31779853                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          472                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            472                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          472                       # number of overall misses
system.cpu.icache.overall_misses::total           472                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36658000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36658000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36658000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36658000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780325                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77665.254237                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77665.254237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77665.254237                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77665.254237                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          230                       # number of writebacks
system.cpu.icache.writebacks::total               230                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36186000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36186000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36186000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36186000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76665.254237                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76665.254237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76665.254237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76665.254237                       # average overall mshr miss latency
system.cpu.icache.replacements                    230                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31779853                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31779853                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          472                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           472                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36658000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36658000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77665.254237                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77665.254237                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36186000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36186000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76665.254237                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76665.254237                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.766904                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780325                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67331.197034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.766904                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63561122                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63561122                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81118364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118364                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118404                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118404                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262370                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262370                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499242201000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499242201000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499242201000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499242201000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380703                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380703                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060921                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060921                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94870.779135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94870.779135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94870.220262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94870.220262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2630745                       # number of writebacks
system.cpu.dcache.writebacks::total           2630745                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2632092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2632092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2632110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2632110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245092059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245092059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245093990000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245093990000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030471                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030471                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030471                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030471                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93116.828363                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93116.828363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93116.925204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93116.925204                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22928500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22928500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61470.509383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61470.509383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59732.954545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59732.954545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499219272500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499219272500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94873.146748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94873.146748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245071033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245071033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93121.293517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93121.293517                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.436620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.436620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1931000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1931000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107277.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107277.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.098308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2632110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.818800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.098308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175393794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175393794                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 340005861500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
