
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
/opt/Xilinx/Vivado/2014.4/bin/loader: line 123: 27302 Killed                  "$RDI_PROG" "$@"

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1649.910 ; gain = 500.516 ; free physical = 7105 ; free virtual = 16890
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:230]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.910 ; gain = 810.004 ; free physical = 7098 ; free virtual = 16869
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1675.938 ; gain = 7.020 ; free physical = 7096 ; free virtual = 16867

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/marie_smart/marie_smart.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "ad45f48b".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "48cc6864".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "87dd0892".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "372c8903".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_3_CV.
/opt/Xilinx/Vivado/2014.4/bin/loader: line 123:  9287 Killed                  "$RDI_PROG" "$@"

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1649.910 ; gain = 500.516 ; free physical = 7028 ; free virtual = 16889
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc:230]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest_only_dw_converter/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/subhagato/Codes/marie_smart/marie_smart.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.910 ; gain = 810.004 ; free physical = 7023 ; free virtual = 16871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1675.938 ; gain = 7.020 ; free physical = 7019 ; free virtual = 16866

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/marie_smart/marie_smart.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "ad45f48b".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "48cc6864".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "87dd0892".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "372c8903".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_3_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "c8a2ed15".
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2057.398 ; gain = 0.000 ; free physical = 5189 ; free virtual = 15100
Phase 1 Generate And Synthesize Debug Cores | Checksum: cb1328fb

Time (s): cpu = 00:02:35 ; elapsed = 00:03:00 . Memory (MB): peak = 2057.398 ; gain = 381.461 ; free physical = 5189 ; free virtual = 15100
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget

INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: adf605b9

Time (s): cpu = 00:02:50 ; elapsed = 00:03:13 . Memory (MB): peak = 2164.398 ; gain = 488.461 ; free physical = 4999 ; free virtual = 14910

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 82 inverter(s) to 94 load pin(s).
INFO: [Opt 31-10] Eliminated 2228 cells.
Phase 3 Constant Propagation | Checksum: 14b8fa4ed

Time (s): cpu = 00:02:54 ; elapsed = 00:03:18 . Memory (MB): peak = 2164.398 ; gain = 488.461 ; free physical = 4980 ; free virtual = 14892

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 6900 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1746 unconnected cells.
Phase 4 Sweep | Checksum: 1d368dfbd

Time (s): cpu = 00:02:57 ; elapsed = 00:03:20 . Memory (MB): peak = 2164.398 ; gain = 488.461 ; free physical = 4980 ; free virtual = 14891
Ending Logic Optimization Task | Checksum: 1d368dfbd

Time (s): cpu = 00:02:58 ; elapsed = 00:03:21 . Memory (MB): peak = 2164.398 ; gain = 488.461 ; free physical = 4980 ; free virtual = 14891
Implement Debug Cores | Checksum: d29efe88
Logic Optimization | Checksum: 13559fca3

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 4 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 166094ef8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2292.398 ; gain = 0.000 ; free physical = 4865 ; free virtual = 14761
Ending Power Optimization Task | Checksum: 166094ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2292.398 ; gain = 128.000 ; free physical = 4865 ; free virtual = 14761
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:26 . Memory (MB): peak = 2292.398 ; gain = 623.488 ; free physical = 4865 ; free virtual = 14761
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2308.406 ; gain = 0.000 ; free physical = 4864 ; free virtual = 14762
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ce1b020d

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2308.414 ; gain = 0.000 ; free physical = 4770 ; free virtual = 14672

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2308.414 ; gain = 0.000 ; free physical = 4770 ; free virtual = 14672
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2308.414 ; gain = 0.000 ; free physical = 4770 ; free virtual = 14671

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c050c861

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2308.414 ; gain = 0.000 ; free physical = 4770 ; free virtual = 14671
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c050c861

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 4427 ; free virtual = 14334

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c050c861

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 4427 ; free virtual = 14334

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: e40e6da5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 4427 ; free virtual = 14335
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e42fb323

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 4427 ; free virtual = 14335

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 143aaf84c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 4359 ; free virtual = 14269
Phase 2.1.2.1 Place Init Design | Checksum: 11bd70116

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 5461 ; free virtual = 15363
Phase 2.1.2 Build Placer Netlist Model | Checksum: 11bd70116

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 5460 ; free virtual = 15362

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 11bd70116

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 5455 ; free virtual = 15357
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 11bd70116

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 5451 ; free virtual = 15353
Phase 2.1 Placer Initialization Core | Checksum: 11bd70116

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 5447 ; free virtual = 15349
Phase 2 Placer Initialization | Checksum: 11bd70116

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.465 ; gain = 120.051 ; free physical = 5444 ; free virtual = 15346

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 6539e1cb

Time (s): cpu = 00:01:58 ; elapsed = 00:00:58 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5285 ; free virtual = 15187

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 6539e1cb

Time (s): cpu = 00:01:58 ; elapsed = 00:00:58 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5282 ; free virtual = 15184

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: bdc07342

Time (s): cpu = 00:02:22 ; elapsed = 00:01:07 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5074 ; free virtual = 14995

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 10db35090

Time (s): cpu = 00:02:22 ; elapsed = 00:01:07 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5074 ; free virtual = 14995

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 10db35090

Time (s): cpu = 00:02:22 ; elapsed = 00:01:07 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5074 ; free virtual = 14995

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: abff0964

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5074 ; free virtual = 14995

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 8546b0e3

Time (s): cpu = 00:02:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5074 ; free virtual = 14995

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: bd02dc7c

Time (s): cpu = 00:02:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5029 ; free virtual = 14950
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: bd02dc7c

Time (s): cpu = 00:02:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5029 ; free virtual = 14950

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 17a224f03

Time (s): cpu = 00:02:56 ; elapsed = 00:01:22 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5006 ; free virtual = 14928

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17a224f03

Time (s): cpu = 00:02:56 ; elapsed = 00:01:23 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5006 ; free virtual = 14927

Phase 4.6.4 Place Remaining
Phase 4.6.4 Place Remaining | Checksum: 17a224f03

Time (s): cpu = 00:02:56 ; elapsed = 00:01:23 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5006 ; free virtual = 14927
Phase 4.6 Small Shape Detail Placement | Checksum: 17a224f03

Time (s): cpu = 00:02:57 ; elapsed = 00:01:23 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5006 ; free virtual = 14927

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 17a224f03

Time (s): cpu = 00:02:58 ; elapsed = 00:01:24 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5006 ; free virtual = 14927
Phase 4 Detail Placement | Checksum: 17a224f03

Time (s): cpu = 00:02:58 ; elapsed = 00:01:24 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5006 ; free virtual = 14927

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1c6f96ec5

Time (s): cpu = 00:02:59 ; elapsed = 00:01:25 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5002 ; free virtual = 14923

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1c6f96ec5

Time (s): cpu = 00:02:59 ; elapsed = 00:01:25 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 5002 ; free virtual = 14923

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.743. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 20037cd2f

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876
Phase 5.2.2 Post Placement Optimization | Checksum: 20037cd2f

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876
Phase 5.2 Post Commit Optimization | Checksum: 20037cd2f

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 20037cd2f

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 20037cd2f

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 20037cd2f

Time (s): cpu = 00:03:14 ; elapsed = 00:01:29 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876
Phase 5.5 Placer Reporting | Checksum: 20037cd2f

Time (s): cpu = 00:03:14 ; elapsed = 00:01:29 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 134c91913

Time (s): cpu = 00:03:14 ; elapsed = 00:01:30 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 134c91913

Time (s): cpu = 00:03:14 ; elapsed = 00:01:30 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876
Ending Placer Task | Checksum: e19cc3c6

Time (s): cpu = 00:03:14 ; elapsed = 00:01:30 . Memory (MB): peak = 2522.840 ; gain = 214.426 ; free physical = 4955 ; free virtual = 14876
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:19 ; elapsed = 00:01:34 . Memory (MB): peak = 2522.840 ; gain = 214.430 ; free physical = 4955 ; free virtual = 14876
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2522.840 ; gain = 0.000 ; free physical = 4831 ; free virtual = 14812
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2522.840 ; gain = 0.000 ; free physical = 4836 ; free virtual = 14769
report_utilization: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2522.840 ; gain = 0.000 ; free physical = 4737 ; free virtual = 14670
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2522.840 ; gain = 0.000 ; free physical = 4735 ; free virtual = 14668
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d894c34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2615.328 ; gain = 92.488 ; free physical = 4572 ; free virtual = 14517

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d894c34

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2615.328 ; gain = 92.488 ; free physical = 4577 ; free virtual = 14512

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d894c34

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2631.316 ; gain = 108.477 ; free physical = 4546 ; free virtual = 14481
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b12d583b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2714.793 ; gain = 191.953 ; free physical = 4390 ; free virtual = 14325
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.12   | TNS=0      | WHS=-0.327 | THS=-704   |

Phase 2 Router Initialization | Checksum: 107ed76bb

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2714.793 ; gain = 191.953 ; free physical = 4345 ; free virtual = 14281

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15a365a30

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2714.793 ; gain = 191.953 ; free physical = 4345 ; free virtual = 14281

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6808
 Number of Nodes with overlaps = 1067
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 198f04330

Time (s): cpu = 00:17:27 ; elapsed = 00:03:28 . Memory (MB): peak = 2716.426 ; gain = 193.586 ; free physical = 3842 ; free virtual = 13804
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.73   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1153a57dc

Time (s): cpu = 00:17:29 ; elapsed = 00:03:29 . Memory (MB): peak = 2716.426 ; gain = 193.586 ; free physical = 4892 ; free virtual = 14837

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X52Y46/IMUX_L36
Overlapping nets: 2
	design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_6[7]
	design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_4[7]
2. INT_R_X51Y44/SW2BEG1
Overlapping nets: 2
	design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[3]_i_6
	design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[3]_i_9

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17d589225

Time (s): cpu = 00:25:21 ; elapsed = 00:05:03 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4602 ; free virtual = 14558
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.93   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d0870e3e

Time (s): cpu = 00:25:21 ; elapsed = 00:05:03 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4602 ; free virtual = 14558
Phase 4 Rip-up And Reroute | Checksum: d0870e3e

Time (s): cpu = 00:25:21 ; elapsed = 00:05:03 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4602 ; free virtual = 14558

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1a19c177c

Time (s): cpu = 00:25:27 ; elapsed = 00:05:04 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4593 ; free virtual = 14549
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.94   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1a19c177c

Time (s): cpu = 00:25:27 ; elapsed = 00:05:05 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4602 ; free virtual = 14558

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1a19c177c

Time (s): cpu = 00:25:27 ; elapsed = 00:05:05 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4602 ; free virtual = 14558

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11a58f5cf

Time (s): cpu = 00:25:37 ; elapsed = 00:05:07 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.94   | TNS=0      | WHS=0.013  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 12f550ed7

Time (s): cpu = 00:25:37 ; elapsed = 00:05:07 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.94401 %
  Global Horizontal Routing Utilization  = 8.84906 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 18121cfc9

Time (s): cpu = 00:25:38 ; elapsed = 00:05:07 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18121cfc9

Time (s): cpu = 00:25:38 ; elapsed = 00:05:07 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: f0c39501

Time (s): cpu = 00:25:40 ; elapsed = 00:05:09 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.94   | TNS=0      | WHS=0.013  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: f0c39501

Time (s): cpu = 00:25:40 ; elapsed = 00:05:09 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:25:40 ; elapsed = 00:05:09 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:45 ; elapsed = 00:05:25 . Memory (MB): peak = 2732.434 ; gain = 209.594 ; free physical = 4601 ; free virtual = 14557
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2732.434 ; gain = 0.000 ; free physical = 4506 ; free virtual = 14537
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.434 ; gain = 0.000 ; free physical = 4455 ; free virtual = 14426
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.309 ; gain = 164.875 ; free physical = 4288 ; free virtual = 14261
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.902 ; gain = 66.594 ; free physical = 4149 ; free virtual = 14122
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/iserdes_cm. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/iserdes_cm/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/iserdes_cm/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iserdes_cm. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iserdes_cm/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iserdes_cm/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul 16 13:15:54 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 3281.758 ; gain = 317.855 ; free physical = 3784 ; free virtual = 13764
WARNING: [Vivado_Tcl 4-319] File design_1_wrapper.mmi does not exist
bdTcl: /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9647-headlight-pc/HWH/design_1_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 13:15:54 2015...
