[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|RegisterWithEnable",
    "duplicate":"~Processor|Processor/pc:RegisterWithEnable",
    "index":0.07692307692307693
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|RegisterWithEnable_1",
    "duplicate":"~Processor|Processor/instr:RegisterWithEnable",
    "index":0.23076923076923078
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register",
    "duplicate":"~Processor|Processor/data:Register",
    "index":0.3076923076923077
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register_1",
    "duplicate":"~Processor|Processor/reg_a:Register",
    "index":0.5384615384615384
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register_2",
    "duplicate":"~Processor|Processor/reg_b:Register",
    "index":0.6153846153846154
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Processor|Register_3",
    "duplicate":"~Processor|Processor/alu_out:Register",
    "index":0.8461538461538461
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~Processor|Memory>ram",
    "filename":"rams_init_file.data",
    "hexOrBinary":"h"
  }
]