// Seed: 1491049989
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    output tri   id_3,
    output wire  id_4
);
  wire id_6, id_7, id_8, id_9;
  assign id_4 = "" ? 1 : -1 == 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd2
) (
    input wand id_0,
    output wor id_1,
    input wor id_2,
    output wor id_3,
    output wire id_4,
    output supply0 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wand id_10,
    output tri0 _id_11,
    output tri0 id_12,
    input wand id_13
);
  logic [id_11 : 1] id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_13,
      id_9,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
