{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489343417067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489343417067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 14:30:16 2017 " "Processing started: Sun Mar 12 14:30:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489343417067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489343417067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489343417067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1489343417317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-testbench_arch " "Found design unit 1: testbench-testbench_arch" {  } { { "testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417688 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behavior " "Found design unit 1: encoder32to5-behavior" {  } { { "encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417688 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "E:/Phase 1/lpm_mux0.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417750 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "E:/Phase 1/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg64-behavior " "Found design unit 1: reg64-behavior" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417750 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg64 " "Found entity 1: reg64" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmul32.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file bmul32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 badd32-circuits " "Found design unit 1: badd32-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bmul32-circuits " "Found design unit 2: bmul32-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fadd-circuits " "Found design unit 3: fadd-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add32-circuits " "Found design unit 4: add32-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_ENTITY_NAME" "1 badd32 " "Found entity 1: badd32" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_ENTITY_NAME" "2 add32 " "Found entity 2: add32" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_ENTITY_NAME" "3 bmul32 " "Found entity 3: bmul32" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""} { "Info" "ISGN_ENTITY_NAME" "4 fadd " "Found entity 4: fadd" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elec374.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elec374.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ELEC374-bdf_type " "Found design unit 1: ELEC374-bdf_type" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ELEC374 " "Found entity 1: ELEC374" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMux-behavior " "Found design unit 1: MDMux-behavior" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417781 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAdder-behaviour " "Found design unit 1: CLAdder-behaviour" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417844 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAdder " "Found entity 1: CLAdder" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417844 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "good_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file good_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 good_mux-behavioral " "Found design unit 1: good_mux-behavioral" {  } { { "good_mux.vhd" "" { Text "E:/Phase 1/good_mux.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417860 ""} { "Info" "ISGN_ENTITY_NAME" "1 good_mux " "Found entity 1: good_mux" {  } { { "good_mux.vhd" "" { Text "E:/Phase 1/good_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "E:/Phase 1/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417860 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "E:/Phase 1/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "E:/Phase 1/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417875 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Phase 1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg9-behavior " "Found design unit 1: reg9-behavior" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417875 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg9 " "Found entity 1: reg9" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selenclogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selenclogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelEncLogic-behavioural " "Found design unit 1: SelEncLogic-behavioural" {  } { { "SelEncLogic.vhd" "" { Text "E:/Phase 1/SelEncLogic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417893 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelEncLogic " "Found entity 1: SelEncLogic" {  } { { "SelEncLogic.vhd" "" { Text "E:/Phase 1/SelEncLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0-behavior " "Found design unit 1: reg0-behavior" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417941 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andbit4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andbit4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andbit4-behavioural " "Found design unit 1: andbit4-behavioural" {  } { { "andbit4.vhd" "" { Text "E:/Phase 1/andbit4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417948 ""} { "Info" "ISGN_ENTITY_NAME" "1 andbit4 " "Found entity 1: andbit4" {  } { { "andbit4.vhd" "" { Text "E:/Phase 1/andbit4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConFF-behaviour " "Found design unit 1: ConFF-behaviour" {  } { { "ConFF.vhd" "" { Text "E:/Phase 1/ConFF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417956 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConFF " "Found entity 1: ConFF" {  } { { "ConFF.vhd" "" { Text "E:/Phase 1/ConFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConLogic-structural " "Found design unit 1: ConLogic-structural" {  } { { "ConLogic.vhd" "" { Text "E:/Phase 1/ConLogic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConLogic " "Found entity 1: ConLogic" {  } { { "ConLogic.vhd" "" { Text "E:/Phase 1/ConLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343417962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343417962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ELEC374 " "Elaborating entity \"ELEC374\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489343418031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout ELEC374.vhd(275) " "VHDL Signal Declaration warning at ELEC374.vhd(275): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 275 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418037 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout0 ELEC374.vhd(276) " "VHDL Signal Declaration warning at ELEC374.vhd(276): used implicit default value for signal \"InPortout0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 276 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418037 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout1 ELEC374.vhd(277) " "VHDL Signal Declaration warning at ELEC374.vhd(277): used implicit default value for signal \"InPortout1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 277 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418037 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout10 ELEC374.vhd(278) " "VHDL Signal Declaration warning at ELEC374.vhd(278): used implicit default value for signal \"InPortout10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 278 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418037 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout11 ELEC374.vhd(279) " "VHDL Signal Declaration warning at ELEC374.vhd(279): used implicit default value for signal \"InPortout11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418037 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout12 ELEC374.vhd(280) " "VHDL Signal Declaration warning at ELEC374.vhd(280): used implicit default value for signal \"InPortout12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 280 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418038 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout13 ELEC374.vhd(281) " "VHDL Signal Declaration warning at ELEC374.vhd(281): used implicit default value for signal \"InPortout13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 281 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418038 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout14 ELEC374.vhd(282) " "VHDL Signal Declaration warning at ELEC374.vhd(282): used implicit default value for signal \"InPortout14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 282 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418038 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout15 ELEC374.vhd(283) " "VHDL Signal Declaration warning at ELEC374.vhd(283): used implicit default value for signal \"InPortout15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 283 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418038 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout16 ELEC374.vhd(284) " "VHDL Signal Declaration warning at ELEC374.vhd(284): used implicit default value for signal \"InPortout16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 284 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418038 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout17 ELEC374.vhd(285) " "VHDL Signal Declaration warning at ELEC374.vhd(285): used implicit default value for signal \"InPortout17\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 285 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418038 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout18 ELEC374.vhd(286) " "VHDL Signal Declaration warning at ELEC374.vhd(286): used implicit default value for signal \"InPortout18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 286 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418039 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout19 ELEC374.vhd(287) " "VHDL Signal Declaration warning at ELEC374.vhd(287): used implicit default value for signal \"InPortout19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 287 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418039 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout2 ELEC374.vhd(288) " "VHDL Signal Declaration warning at ELEC374.vhd(288): used implicit default value for signal \"InPortout2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 288 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418039 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout20 ELEC374.vhd(289) " "VHDL Signal Declaration warning at ELEC374.vhd(289): used implicit default value for signal \"InPortout20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 289 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418039 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout21 ELEC374.vhd(290) " "VHDL Signal Declaration warning at ELEC374.vhd(290): used implicit default value for signal \"InPortout21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 290 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418039 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout22 ELEC374.vhd(291) " "VHDL Signal Declaration warning at ELEC374.vhd(291): used implicit default value for signal \"InPortout22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418040 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout23 ELEC374.vhd(292) " "VHDL Signal Declaration warning at ELEC374.vhd(292): used implicit default value for signal \"InPortout23\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 292 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418040 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout24 ELEC374.vhd(293) " "VHDL Signal Declaration warning at ELEC374.vhd(293): used implicit default value for signal \"InPortout24\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418040 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout25 ELEC374.vhd(294) " "VHDL Signal Declaration warning at ELEC374.vhd(294): used implicit default value for signal \"InPortout25\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 294 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418040 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout26 ELEC374.vhd(295) " "VHDL Signal Declaration warning at ELEC374.vhd(295): used implicit default value for signal \"InPortout26\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 295 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418040 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout27 ELEC374.vhd(296) " "VHDL Signal Declaration warning at ELEC374.vhd(296): used implicit default value for signal \"InPortout27\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 296 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418040 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout28 ELEC374.vhd(297) " "VHDL Signal Declaration warning at ELEC374.vhd(297): used implicit default value for signal \"InPortout28\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 297 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418049 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout29 ELEC374.vhd(298) " "VHDL Signal Declaration warning at ELEC374.vhd(298): used implicit default value for signal \"InPortout29\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 298 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418049 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout3 ELEC374.vhd(299) " "VHDL Signal Declaration warning at ELEC374.vhd(299): used implicit default value for signal \"InPortout3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 299 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418049 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout30 ELEC374.vhd(300) " "VHDL Signal Declaration warning at ELEC374.vhd(300): used implicit default value for signal \"InPortout30\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 300 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418049 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout31 ELEC374.vhd(301) " "VHDL Signal Declaration warning at ELEC374.vhd(301): used implicit default value for signal \"InPortout31\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 301 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418049 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout4 ELEC374.vhd(302) " "VHDL Signal Declaration warning at ELEC374.vhd(302): used implicit default value for signal \"InPortout4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418049 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout5 ELEC374.vhd(303) " "VHDL Signal Declaration warning at ELEC374.vhd(303): used implicit default value for signal \"InPortout5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418050 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout6 ELEC374.vhd(304) " "VHDL Signal Declaration warning at ELEC374.vhd(304): used implicit default value for signal \"InPortout6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418050 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout7 ELEC374.vhd(305) " "VHDL Signal Declaration warning at ELEC374.vhd(305): used implicit default value for signal \"InPortout7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 305 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418050 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout8 ELEC374.vhd(306) " "VHDL Signal Declaration warning at ELEC374.vhd(306): used implicit default value for signal \"InPortout8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 306 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418050 "|ELEC374"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InPortout9 ELEC374.vhd(307) " "VHDL Signal Declaration warning at ELEC374.vhd(307): used implicit default value for signal \"InPortout9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 307 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489343418050 "|ELEC374"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:b2v_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:b2v_ALU\"" {  } { { "ELEC374.vhd" "b2v_ALU" { Text "E:/Phase 1/ELEC374.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418054 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_in ALU.vhd(48) " "VHDL Signal Declaration warning at ALU.vhd(48): used explicit default value for signal \"c_in\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1489343418056 "|ELEC374|alu:b2v_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg ALU.vhd(59) " "Verilog HDL or VHDL warning at ALU.vhd(59): object \"reg\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enum_op ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"enum_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ALU.vhd(124) " "VHDL Subtype or Type Declaration warning at ALU.vhd(124): subtype or type has null range" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 124 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Warning" "WVRFX_VHDL_RANGE_CHOICE_IGNORED" "ALU.vhd(124) " "VHDL warning at ALU.vhd(124): ignored choice with illegal range bounds" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 124 0 0 } }  } 0 10443 "VHDL warning at %1!s!: ignored choice with illegal range bounds" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ALU.vhd(125) " "VHDL Subtype or Type Declaration warning at ALU.vhd(125): subtype or type has null range" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 125 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Warning" "WVRFX_VHDL_RANGE_CHOICE_IGNORED" "ALU.vhd(125) " "VHDL warning at ALU.vhd(125): ignored choice with illegal range bounds" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 125 0 0 } }  } 0 10443 "VHDL warning at %1!s!: ignored choice with illegal range bounds" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg64 ALU.vhd(117) " "VHDL Process Statement warning at ALU.vhd(117): inferring latch(es) for signal or variable \"reg64\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[0\] ALU.vhd(117) " "Inferred latch for \"reg64\[0\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[1\] ALU.vhd(117) " "Inferred latch for \"reg64\[1\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418057 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[2\] ALU.vhd(117) " "Inferred latch for \"reg64\[2\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[3\] ALU.vhd(117) " "Inferred latch for \"reg64\[3\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[4\] ALU.vhd(117) " "Inferred latch for \"reg64\[4\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[5\] ALU.vhd(117) " "Inferred latch for \"reg64\[5\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[6\] ALU.vhd(117) " "Inferred latch for \"reg64\[6\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[7\] ALU.vhd(117) " "Inferred latch for \"reg64\[7\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[8\] ALU.vhd(117) " "Inferred latch for \"reg64\[8\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[9\] ALU.vhd(117) " "Inferred latch for \"reg64\[9\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[10\] ALU.vhd(117) " "Inferred latch for \"reg64\[10\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[11\] ALU.vhd(117) " "Inferred latch for \"reg64\[11\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[12\] ALU.vhd(117) " "Inferred latch for \"reg64\[12\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[13\] ALU.vhd(117) " "Inferred latch for \"reg64\[13\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[14\] ALU.vhd(117) " "Inferred latch for \"reg64\[14\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[15\] ALU.vhd(117) " "Inferred latch for \"reg64\[15\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418058 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[16\] ALU.vhd(117) " "Inferred latch for \"reg64\[16\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[17\] ALU.vhd(117) " "Inferred latch for \"reg64\[17\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[18\] ALU.vhd(117) " "Inferred latch for \"reg64\[18\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[19\] ALU.vhd(117) " "Inferred latch for \"reg64\[19\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[20\] ALU.vhd(117) " "Inferred latch for \"reg64\[20\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[21\] ALU.vhd(117) " "Inferred latch for \"reg64\[21\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[22\] ALU.vhd(117) " "Inferred latch for \"reg64\[22\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[23\] ALU.vhd(117) " "Inferred latch for \"reg64\[23\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[24\] ALU.vhd(117) " "Inferred latch for \"reg64\[24\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[25\] ALU.vhd(117) " "Inferred latch for \"reg64\[25\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[26\] ALU.vhd(117) " "Inferred latch for \"reg64\[26\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[27\] ALU.vhd(117) " "Inferred latch for \"reg64\[27\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[28\] ALU.vhd(117) " "Inferred latch for \"reg64\[28\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[29\] ALU.vhd(117) " "Inferred latch for \"reg64\[29\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418059 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[30\] ALU.vhd(117) " "Inferred latch for \"reg64\[30\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[31\] ALU.vhd(117) " "Inferred latch for \"reg64\[31\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[32\] ALU.vhd(117) " "Inferred latch for \"reg64\[32\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[33\] ALU.vhd(117) " "Inferred latch for \"reg64\[33\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[34\] ALU.vhd(117) " "Inferred latch for \"reg64\[34\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[35\] ALU.vhd(117) " "Inferred latch for \"reg64\[35\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[36\] ALU.vhd(117) " "Inferred latch for \"reg64\[36\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[37\] ALU.vhd(117) " "Inferred latch for \"reg64\[37\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[38\] ALU.vhd(117) " "Inferred latch for \"reg64\[38\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[39\] ALU.vhd(117) " "Inferred latch for \"reg64\[39\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[40\] ALU.vhd(117) " "Inferred latch for \"reg64\[40\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[41\] ALU.vhd(117) " "Inferred latch for \"reg64\[41\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[42\] ALU.vhd(117) " "Inferred latch for \"reg64\[42\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[43\] ALU.vhd(117) " "Inferred latch for \"reg64\[43\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418060 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[44\] ALU.vhd(117) " "Inferred latch for \"reg64\[44\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[45\] ALU.vhd(117) " "Inferred latch for \"reg64\[45\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[46\] ALU.vhd(117) " "Inferred latch for \"reg64\[46\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[47\] ALU.vhd(117) " "Inferred latch for \"reg64\[47\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[48\] ALU.vhd(117) " "Inferred latch for \"reg64\[48\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[49\] ALU.vhd(117) " "Inferred latch for \"reg64\[49\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[50\] ALU.vhd(117) " "Inferred latch for \"reg64\[50\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[51\] ALU.vhd(117) " "Inferred latch for \"reg64\[51\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[52\] ALU.vhd(117) " "Inferred latch for \"reg64\[52\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[53\] ALU.vhd(117) " "Inferred latch for \"reg64\[53\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[54\] ALU.vhd(117) " "Inferred latch for \"reg64\[54\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[55\] ALU.vhd(117) " "Inferred latch for \"reg64\[55\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[56\] ALU.vhd(117) " "Inferred latch for \"reg64\[56\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[57\] ALU.vhd(117) " "Inferred latch for \"reg64\[57\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418061 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[58\] ALU.vhd(117) " "Inferred latch for \"reg64\[58\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418062 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[59\] ALU.vhd(117) " "Inferred latch for \"reg64\[59\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418062 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[60\] ALU.vhd(117) " "Inferred latch for \"reg64\[60\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418062 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[61\] ALU.vhd(117) " "Inferred latch for \"reg64\[61\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418062 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[62\] ALU.vhd(117) " "Inferred latch for \"reg64\[62\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418062 "|ELEC374|alu:b2v_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg64\[63\] ALU.vhd(117) " "Inferred latch for \"reg64\[63\]\" at ALU.vhd(117)" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343418062 "|ELEC374|alu:b2v_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAdder alu:b2v_ALU\|CLAdder:CLAhigh " "Elaborating entity \"CLAdder\" for hierarchy \"alu:b2v_ALU\|CLAdder:CLAhigh\"" {  } { { "ALU.vhd" "CLAhigh" { Text "E:/Phase 1/ALU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmul32 alu:b2v_ALU\|bmul32:booth " "Elaborating entity \"bmul32\" for hierarchy \"alu:b2v_ALU\|bmul32:booth\"" {  } { { "ALU.vhd" "booth" { Text "E:/Phase 1/ALU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418066 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zer bmul32.vhdl(74) " "VHDL Signal Declaration warning at bmul32.vhdl(74): used explicit default value for signal \"zer\" because signal was never assigned a value" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1489343418068 "|ELEC374|alu:b2v_ALU|bmul32:booth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "badd32 alu:b2v_ALU\|bmul32:booth\|badd32:a0 " "Elaborating entity \"badd32\" for hierarchy \"alu:b2v_ALU\|bmul32:booth\|badd32:a0\"" {  } { { "bmul32.vhdl" "a0" { Text "E:/Phase 1/bmul32.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nc1 bmul32.vhdl(48) " "Verilog HDL or VHDL warning at bmul32.vhdl(48): object \"nc1\" assigned a value but never read" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489343418070 "|ELEC374|alu:b2v_ALU|bmul32:booth|badd32:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 alu:b2v_ALU\|bmul32:booth\|badd32:a0\|add32:a1 " "Elaborating entity \"add32\" for hierarchy \"alu:b2v_ALU\|bmul32:booth\|badd32:a0\|add32:a1\"" {  } { { "bmul32.vhdl" "a1" { Text "E:/Phase 1/bmul32.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd alu:b2v_ALU\|bmul32:booth\|badd32:a0\|add32:a1\|fadd:a0 " "Elaborating entity \"fadd\" for hierarchy \"alu:b2v_ALU\|bmul32:booth\|badd32:a0\|add32:a1\|fadd:a0\"" {  } { { "bmul32.vhdl" "a0" { Text "E:/Phase 1/bmul32.vhdl" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alu:b2v_ALU\|divider:div32 " "Elaborating entity \"divider\" for hierarchy \"alu:b2v_ALU\|divider:div32\"" {  } { { "ALU.vhd" "div32" { Text "E:/Phase 1/ALU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "E:/Phase 1/divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "E:/Phase 1/divider.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418763 ""}  } { { "divider.vhd" "" { Text "E:/Phase 1/divider.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489343418763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n1q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n1q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n1q " "Found entity 1: lpm_divide_n1q" {  } { { "db/lpm_divide_n1q.tdf" "" { Text "E:/Phase 1/db/lpm_divide_n1q.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343418809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_n1q alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated " "Elaborating entity \"lpm_divide_n1q\" for hierarchy \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/Phase 1/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343418825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343418825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_n1q.tdf" "divider" { Text "E:/Phase 1/db/lpm_divide_n1q.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "E:/Phase 1/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343418903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343418903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "E:/Phase 1/db/sign_div_unsign_9nh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/Phase 1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343418966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343418966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "E:/Phase 1/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343418981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/Phase 1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343419028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343419028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"alu:b2v_ALU\|divider:div32\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_n1q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "E:/Phase 1/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConLogic ConLogic:b2v_ConFF " "Elaborating entity \"ConLogic\" for hierarchy \"ConLogic:b2v_ConFF\"" {  } { { "ELEC374.vhd" "b2v_ConFF" { Text "E:/Phase 1/ELEC374.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFF ConLogic:b2v_ConFF\|ConFF:FF1 " "Elaborating entity \"ConFF\" for hierarchy \"ConLogic:b2v_ConFF\|ConFF:FF1\"" {  } { { "ConLogic.vhd" "FF1" { Text "E:/Phase 1/ConLogic.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419028 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q ConFF.vhd(11) " "VHDL Process Statement warning at ConFF.vhd(11): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "ConFF.vhd" "" { Text "E:/Phase 1/ConFF.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489343419028 "|ELEC374|ConLogic:b2v_ConFF|ConFF:FF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q ConFF.vhd(11) " "Inferred latch for \"Q\" at ConFF.vhd(11)" {  } { { "ConFF.vhd" "" { Text "E:/Phase 1/ConFF.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419028 "|ELEC374|ConLogic:b2v_ConFF|ConFF:FF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:b2v_H " "Elaborating entity \"reg\" for hierarchy \"reg:b2v_H\"" {  } { { "ELEC374.vhd" "b2v_H" { Text "E:/Phase 1/ELEC374.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419028 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rout reg.vhd(15) " "VHDL Process Statement warning at reg.vhd(15): inferring latch(es) for signal or variable \"rout\", which holds its previous value in one or more paths through the process" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489343419028 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[0\] reg.vhd(15) " "Inferred latch for \"rout\[0\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419028 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[1\] reg.vhd(15) " "Inferred latch for \"rout\[1\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419028 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[2\] reg.vhd(15) " "Inferred latch for \"rout\[2\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419028 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[3\] reg.vhd(15) " "Inferred latch for \"rout\[3\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419028 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[4\] reg.vhd(15) " "Inferred latch for \"rout\[4\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[5\] reg.vhd(15) " "Inferred latch for \"rout\[5\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[6\] reg.vhd(15) " "Inferred latch for \"rout\[6\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[7\] reg.vhd(15) " "Inferred latch for \"rout\[7\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[8\] reg.vhd(15) " "Inferred latch for \"rout\[8\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[9\] reg.vhd(15) " "Inferred latch for \"rout\[9\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[10\] reg.vhd(15) " "Inferred latch for \"rout\[10\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[11\] reg.vhd(15) " "Inferred latch for \"rout\[11\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[12\] reg.vhd(15) " "Inferred latch for \"rout\[12\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[13\] reg.vhd(15) " "Inferred latch for \"rout\[13\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[14\] reg.vhd(15) " "Inferred latch for \"rout\[14\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[15\] reg.vhd(15) " "Inferred latch for \"rout\[15\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[16\] reg.vhd(15) " "Inferred latch for \"rout\[16\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[17\] reg.vhd(15) " "Inferred latch for \"rout\[17\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[18\] reg.vhd(15) " "Inferred latch for \"rout\[18\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[19\] reg.vhd(15) " "Inferred latch for \"rout\[19\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[20\] reg.vhd(15) " "Inferred latch for \"rout\[20\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[21\] reg.vhd(15) " "Inferred latch for \"rout\[21\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[22\] reg.vhd(15) " "Inferred latch for \"rout\[22\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[23\] reg.vhd(15) " "Inferred latch for \"rout\[23\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[24\] reg.vhd(15) " "Inferred latch for \"rout\[24\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[25\] reg.vhd(15) " "Inferred latch for \"rout\[25\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[26\] reg.vhd(15) " "Inferred latch for \"rout\[26\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[27\] reg.vhd(15) " "Inferred latch for \"rout\[27\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[28\] reg.vhd(15) " "Inferred latch for \"rout\[28\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[29\] reg.vhd(15) " "Inferred latch for \"rout\[29\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[30\] reg.vhd(15) " "Inferred latch for \"rout\[30\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[31\] reg.vhd(15) " "Inferred latch for \"rout\[31\]\" at reg.vhd(15)" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419044 "|ELEC374|reg:b2v_H"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "good_mux good_mux:b2v_inst " "Elaborating entity \"good_mux\" for hierarchy \"good_mux:b2v_inst\"" {  } { { "ELEC374.vhd" "b2v_inst" { Text "E:/Phase 1/ELEC374.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 encoder32to5:b2v_inst1 " "Elaborating entity \"encoder32to5\" for hierarchy \"encoder32to5:b2v_inst1\"" {  } { { "ELEC374.vhd" "b2v_inst1" { Text "E:/Phase 1/ELEC374.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDMux MDMux:b2v_inst2 " "Elaborating entity \"MDMux\" for hierarchy \"MDMux:b2v_inst2\"" {  } { { "ELEC374.vhd" "b2v_inst2" { Text "E:/Phase 1/ELEC374.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:b2v_inst3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:b2v_inst3\"" {  } { { "ELEC374.vhd" "b2v_inst3" { Text "E:/Phase 1/ELEC374.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:b2v_inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "E:/Phase 1/RAM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:b2v_inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "E:/Phase 1/RAM.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:b2v_inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:b2v_inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419122 ""}  } { { "RAM.vhd" "" { Text "E:/Phase 1/RAM.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489343419122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ief1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ief1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ief1 " "Found entity 1: altsyncram_ief1" {  } { { "db/altsyncram_ief1.tdf" "" { Text "E:/Phase 1/db/altsyncram_ief1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343419184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343419184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ief1 RAM:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_ief1:auto_generated " "Elaborating entity \"altsyncram_ief1\" for hierarchy \"RAM:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_ief1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg9 reg9:b2v_MAR " "Elaborating entity \"reg9\" for hierarchy \"reg9:b2v_MAR\"" {  } { { "ELEC374.vhd" "b2v_MAR" { Text "E:/Phase 1/ELEC374.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419184 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rout reg9.vhd(15) " "VHDL Process Statement warning at reg9.vhd(15): inferring latch(es) for signal or variable \"rout\", which holds its previous value in one or more paths through the process" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489343419184 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[0\] reg9.vhd(15) " "Inferred latch for \"rout\[0\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419184 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[1\] reg9.vhd(15) " "Inferred latch for \"rout\[1\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419184 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[2\] reg9.vhd(15) " "Inferred latch for \"rout\[2\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419184 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[3\] reg9.vhd(15) " "Inferred latch for \"rout\[3\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419184 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[4\] reg9.vhd(15) " "Inferred latch for \"rout\[4\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[5\] reg9.vhd(15) " "Inferred latch for \"rout\[5\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[6\] reg9.vhd(15) " "Inferred latch for \"rout\[6\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[7\] reg9.vhd(15) " "Inferred latch for \"rout\[7\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[8\] reg9.vhd(15) " "Inferred latch for \"rout\[8\]\" at reg9.vhd(15)" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg9:b2v_MAR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 reg0:b2v_R0 " "Elaborating entity \"reg0\" for hierarchy \"reg0:b2v_R0\"" {  } { { "ELEC374.vhd" "b2v_R0" { Text "E:/Phase 1/ELEC374.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419200 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rout reg0.vhd(15) " "VHDL Process Statement warning at reg0.vhd(15): inferring latch(es) for signal or variable \"rout\", which holds its previous value in one or more paths through the process" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[0\] reg0.vhd(15) " "Inferred latch for \"rout\[0\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[1\] reg0.vhd(15) " "Inferred latch for \"rout\[1\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[2\] reg0.vhd(15) " "Inferred latch for \"rout\[2\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[3\] reg0.vhd(15) " "Inferred latch for \"rout\[3\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[4\] reg0.vhd(15) " "Inferred latch for \"rout\[4\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[5\] reg0.vhd(15) " "Inferred latch for \"rout\[5\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[6\] reg0.vhd(15) " "Inferred latch for \"rout\[6\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[7\] reg0.vhd(15) " "Inferred latch for \"rout\[7\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[8\] reg0.vhd(15) " "Inferred latch for \"rout\[8\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[9\] reg0.vhd(15) " "Inferred latch for \"rout\[9\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[10\] reg0.vhd(15) " "Inferred latch for \"rout\[10\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[11\] reg0.vhd(15) " "Inferred latch for \"rout\[11\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[12\] reg0.vhd(15) " "Inferred latch for \"rout\[12\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[13\] reg0.vhd(15) " "Inferred latch for \"rout\[13\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[14\] reg0.vhd(15) " "Inferred latch for \"rout\[14\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[15\] reg0.vhd(15) " "Inferred latch for \"rout\[15\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[16\] reg0.vhd(15) " "Inferred latch for \"rout\[16\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[17\] reg0.vhd(15) " "Inferred latch for \"rout\[17\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[18\] reg0.vhd(15) " "Inferred latch for \"rout\[18\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[19\] reg0.vhd(15) " "Inferred latch for \"rout\[19\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[20\] reg0.vhd(15) " "Inferred latch for \"rout\[20\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[21\] reg0.vhd(15) " "Inferred latch for \"rout\[21\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[22\] reg0.vhd(15) " "Inferred latch for \"rout\[22\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[23\] reg0.vhd(15) " "Inferred latch for \"rout\[23\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[24\] reg0.vhd(15) " "Inferred latch for \"rout\[24\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[25\] reg0.vhd(15) " "Inferred latch for \"rout\[25\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[26\] reg0.vhd(15) " "Inferred latch for \"rout\[26\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[27\] reg0.vhd(15) " "Inferred latch for \"rout\[27\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[28\] reg0.vhd(15) " "Inferred latch for \"rout\[28\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[29\] reg0.vhd(15) " "Inferred latch for \"rout\[29\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[30\] reg0.vhd(15) " "Inferred latch for \"rout\[30\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rout\[31\] reg0.vhd(15) " "Inferred latch for \"rout\[31\]\" at reg0.vhd(15)" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419200 "|ELEC374|reg0:b2v_R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg64 reg64:b2v_regz " "Elaborating entity \"reg64\" for hierarchy \"reg64:b2v_regz\"" {  } { { "ELEC374.vhd" "b2v_regz" { Text "E:/Phase 1/ELEC374.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419216 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rh reg64.vhd(15) " "VHDL Process Statement warning at reg64.vhd(15): inferring latch(es) for signal or variable \"rh\", which holds its previous value in one or more paths through the process" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rlow reg64.vhd(15) " "VHDL Process Statement warning at reg64.vhd(15): inferring latch(es) for signal or variable \"rlow\", which holds its previous value in one or more paths through the process" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[0\] reg64.vhd(15) " "Inferred latch for \"rlow\[0\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[1\] reg64.vhd(15) " "Inferred latch for \"rlow\[1\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[2\] reg64.vhd(15) " "Inferred latch for \"rlow\[2\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[3\] reg64.vhd(15) " "Inferred latch for \"rlow\[3\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[4\] reg64.vhd(15) " "Inferred latch for \"rlow\[4\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[5\] reg64.vhd(15) " "Inferred latch for \"rlow\[5\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[6\] reg64.vhd(15) " "Inferred latch for \"rlow\[6\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[7\] reg64.vhd(15) " "Inferred latch for \"rlow\[7\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[8\] reg64.vhd(15) " "Inferred latch for \"rlow\[8\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[9\] reg64.vhd(15) " "Inferred latch for \"rlow\[9\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[10\] reg64.vhd(15) " "Inferred latch for \"rlow\[10\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[11\] reg64.vhd(15) " "Inferred latch for \"rlow\[11\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[12\] reg64.vhd(15) " "Inferred latch for \"rlow\[12\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[13\] reg64.vhd(15) " "Inferred latch for \"rlow\[13\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[14\] reg64.vhd(15) " "Inferred latch for \"rlow\[14\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[15\] reg64.vhd(15) " "Inferred latch for \"rlow\[15\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[16\] reg64.vhd(15) " "Inferred latch for \"rlow\[16\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[17\] reg64.vhd(15) " "Inferred latch for \"rlow\[17\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[18\] reg64.vhd(15) " "Inferred latch for \"rlow\[18\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[19\] reg64.vhd(15) " "Inferred latch for \"rlow\[19\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[20\] reg64.vhd(15) " "Inferred latch for \"rlow\[20\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[21\] reg64.vhd(15) " "Inferred latch for \"rlow\[21\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[22\] reg64.vhd(15) " "Inferred latch for \"rlow\[22\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[23\] reg64.vhd(15) " "Inferred latch for \"rlow\[23\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[24\] reg64.vhd(15) " "Inferred latch for \"rlow\[24\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[25\] reg64.vhd(15) " "Inferred latch for \"rlow\[25\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[26\] reg64.vhd(15) " "Inferred latch for \"rlow\[26\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[27\] reg64.vhd(15) " "Inferred latch for \"rlow\[27\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[28\] reg64.vhd(15) " "Inferred latch for \"rlow\[28\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[29\] reg64.vhd(15) " "Inferred latch for \"rlow\[29\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[30\] reg64.vhd(15) " "Inferred latch for \"rlow\[30\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlow\[31\] reg64.vhd(15) " "Inferred latch for \"rlow\[31\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[0\] reg64.vhd(15) " "Inferred latch for \"rh\[0\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[1\] reg64.vhd(15) " "Inferred latch for \"rh\[1\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[2\] reg64.vhd(15) " "Inferred latch for \"rh\[2\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[3\] reg64.vhd(15) " "Inferred latch for \"rh\[3\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[4\] reg64.vhd(15) " "Inferred latch for \"rh\[4\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[5\] reg64.vhd(15) " "Inferred latch for \"rh\[5\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[6\] reg64.vhd(15) " "Inferred latch for \"rh\[6\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[7\] reg64.vhd(15) " "Inferred latch for \"rh\[7\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[8\] reg64.vhd(15) " "Inferred latch for \"rh\[8\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[9\] reg64.vhd(15) " "Inferred latch for \"rh\[9\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[10\] reg64.vhd(15) " "Inferred latch for \"rh\[10\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[11\] reg64.vhd(15) " "Inferred latch for \"rh\[11\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[12\] reg64.vhd(15) " "Inferred latch for \"rh\[12\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[13\] reg64.vhd(15) " "Inferred latch for \"rh\[13\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[14\] reg64.vhd(15) " "Inferred latch for \"rh\[14\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[15\] reg64.vhd(15) " "Inferred latch for \"rh\[15\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[16\] reg64.vhd(15) " "Inferred latch for \"rh\[16\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[17\] reg64.vhd(15) " "Inferred latch for \"rh\[17\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[18\] reg64.vhd(15) " "Inferred latch for \"rh\[18\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[19\] reg64.vhd(15) " "Inferred latch for \"rh\[19\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[20\] reg64.vhd(15) " "Inferred latch for \"rh\[20\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[21\] reg64.vhd(15) " "Inferred latch for \"rh\[21\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[22\] reg64.vhd(15) " "Inferred latch for \"rh\[22\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[23\] reg64.vhd(15) " "Inferred latch for \"rh\[23\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[24\] reg64.vhd(15) " "Inferred latch for \"rh\[24\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[25\] reg64.vhd(15) " "Inferred latch for \"rh\[25\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[26\] reg64.vhd(15) " "Inferred latch for \"rh\[26\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[27\] reg64.vhd(15) " "Inferred latch for \"rh\[27\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[28\] reg64.vhd(15) " "Inferred latch for \"rh\[28\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[29\] reg64.vhd(15) " "Inferred latch for \"rh\[29\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[30\] reg64.vhd(15) " "Inferred latch for \"rh\[30\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rh\[31\] reg64.vhd(15) " "Inferred latch for \"rh\[31\]\" at reg64.vhd(15)" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489343419216 "|ELEC374|reg64:b2v_regz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelEncLogic SelEncLogic:b2v_SelectEncoder " "Elaborating entity \"SelEncLogic\" for hierarchy \"SelEncLogic:b2v_SelectEncoder\"" {  } { { "ELEC374.vhd" "b2v_SelectEncoder" { Text "E:/Phase 1/ELEC374.vhd" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andbit4 SelEncLogic:b2v_SelectEncoder\|andbit4:G1 " "Elaborating entity \"andbit4\" for hierarchy \"SelEncLogic:b2v_SelectEncoder\|andbit4:G1\"" {  } { { "SelEncLogic.vhd" "G1" { Text "E:/Phase 1/SelEncLogic.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489343419231 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[31\] reg:b2v_RY\|rin\[31\] " "Net \"busmuxout\[31\]\", which fans out to \"reg:b2v_RY\|rin\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[31\] " "Net is fed by \"reg:b2v_InPort\|rout\[31\]\"" {  } { { "reg.vhd" "rout\[31\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[31\] " "Net is fed by \"good_mux:b2v_inst\|result\[31\]\"" {  } { { "good_mux.vhd" "result\[31\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[31\] " "Net is fed by \"RAM:b2v_inst3\|q\[31\]\"" {  } { { "RAM.vhd" "q\[31\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[31\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[31\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[31\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[31\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[31\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[30\] reg:b2v_RY\|rin\[30\] " "Net \"busmuxout\[30\]\", which fans out to \"reg:b2v_RY\|rin\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[30\] " "Net is fed by \"reg:b2v_InPort\|rout\[30\]\"" {  } { { "reg.vhd" "rout\[30\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[30\] " "Net is fed by \"good_mux:b2v_inst\|result\[30\]\"" {  } { { "good_mux.vhd" "result\[30\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[30\] " "Net is fed by \"RAM:b2v_inst3\|q\[30\]\"" {  } { { "RAM.vhd" "q\[30\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[30\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[30\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[30\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[30\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[30\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[29\] reg:b2v_RY\|rin\[29\] " "Net \"busmuxout\[29\]\", which fans out to \"reg:b2v_RY\|rin\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[29\] " "Net is fed by \"reg:b2v_InPort\|rout\[29\]\"" {  } { { "reg.vhd" "rout\[29\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[29\] " "Net is fed by \"good_mux:b2v_inst\|result\[29\]\"" {  } { { "good_mux.vhd" "result\[29\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[29\] " "Net is fed by \"RAM:b2v_inst3\|q\[29\]\"" {  } { { "RAM.vhd" "q\[29\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[29\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[29\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[29\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[29\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[29\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[28\] reg:b2v_RY\|rin\[28\] " "Net \"busmuxout\[28\]\", which fans out to \"reg:b2v_RY\|rin\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[28\] " "Net is fed by \"reg:b2v_InPort\|rout\[28\]\"" {  } { { "reg.vhd" "rout\[28\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[28\] " "Net is fed by \"good_mux:b2v_inst\|result\[28\]\"" {  } { { "good_mux.vhd" "result\[28\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[28\] " "Net is fed by \"RAM:b2v_inst3\|q\[28\]\"" {  } { { "RAM.vhd" "q\[28\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[28\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[28\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[28\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[28\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[28\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[27\] reg:b2v_RY\|rin\[27\] " "Net \"busmuxout\[27\]\", which fans out to \"reg:b2v_RY\|rin\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[27\] " "Net is fed by \"reg:b2v_InPort\|rout\[27\]\"" {  } { { "reg.vhd" "rout\[27\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[27\] " "Net is fed by \"good_mux:b2v_inst\|result\[27\]\"" {  } { { "good_mux.vhd" "result\[27\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[27\] " "Net is fed by \"RAM:b2v_inst3\|q\[27\]\"" {  } { { "RAM.vhd" "q\[27\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[27\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[27\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[27\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[27\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[27\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[26\] reg:b2v_RY\|rin\[26\] " "Net \"busmuxout\[26\]\", which fans out to \"reg:b2v_RY\|rin\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[26\] " "Net is fed by \"reg:b2v_InPort\|rout\[26\]\"" {  } { { "reg.vhd" "rout\[26\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[26\] " "Net is fed by \"good_mux:b2v_inst\|result\[26\]\"" {  } { { "good_mux.vhd" "result\[26\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[26\] " "Net is fed by \"RAM:b2v_inst3\|q\[26\]\"" {  } { { "RAM.vhd" "q\[26\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[26\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[26\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[26\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[26\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[26\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[25\] reg:b2v_RY\|rin\[25\] " "Net \"busmuxout\[25\]\", which fans out to \"reg:b2v_RY\|rin\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[25\] " "Net is fed by \"reg:b2v_InPort\|rout\[25\]\"" {  } { { "reg.vhd" "rout\[25\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[25\] " "Net is fed by \"good_mux:b2v_inst\|result\[25\]\"" {  } { { "good_mux.vhd" "result\[25\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[25\] " "Net is fed by \"RAM:b2v_inst3\|q\[25\]\"" {  } { { "RAM.vhd" "q\[25\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[25\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[25\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[25\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[25\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[25\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[24\] reg:b2v_RY\|rin\[24\] " "Net \"busmuxout\[24\]\", which fans out to \"reg:b2v_RY\|rin\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[24\] " "Net is fed by \"reg:b2v_InPort\|rout\[24\]\"" {  } { { "reg.vhd" "rout\[24\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[24\] " "Net is fed by \"good_mux:b2v_inst\|result\[24\]\"" {  } { { "good_mux.vhd" "result\[24\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[24\] " "Net is fed by \"RAM:b2v_inst3\|q\[24\]\"" {  } { { "RAM.vhd" "q\[24\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[24\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[24\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[24\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[24\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[24\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[23\] reg:b2v_RY\|rin\[23\] " "Net \"busmuxout\[23\]\", which fans out to \"reg:b2v_RY\|rin\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[23\] " "Net is fed by \"reg:b2v_InPort\|rout\[23\]\"" {  } { { "reg.vhd" "rout\[23\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[23\] " "Net is fed by \"good_mux:b2v_inst\|result\[23\]\"" {  } { { "good_mux.vhd" "result\[23\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[23\] " "Net is fed by \"RAM:b2v_inst3\|q\[23\]\"" {  } { { "RAM.vhd" "q\[23\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[23\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[23\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[23\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[23\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[23\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[22\] reg:b2v_RY\|rin\[22\] " "Net \"busmuxout\[22\]\", which fans out to \"reg:b2v_RY\|rin\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[22\] " "Net is fed by \"reg:b2v_InPort\|rout\[22\]\"" {  } { { "reg.vhd" "rout\[22\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[22\] " "Net is fed by \"good_mux:b2v_inst\|result\[22\]\"" {  } { { "good_mux.vhd" "result\[22\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[22\] " "Net is fed by \"RAM:b2v_inst3\|q\[22\]\"" {  } { { "RAM.vhd" "q\[22\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[22\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[22\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[22\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[22\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[22\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[21\] reg:b2v_RY\|rin\[21\] " "Net \"busmuxout\[21\]\", which fans out to \"reg:b2v_RY\|rin\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[21\] " "Net is fed by \"reg:b2v_InPort\|rout\[21\]\"" {  } { { "reg.vhd" "rout\[21\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[21\] " "Net is fed by \"good_mux:b2v_inst\|result\[21\]\"" {  } { { "good_mux.vhd" "result\[21\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[21\] " "Net is fed by \"RAM:b2v_inst3\|q\[21\]\"" {  } { { "RAM.vhd" "q\[21\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[21\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[21\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[21\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[21\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[21\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[20\] reg:b2v_RY\|rin\[20\] " "Net \"busmuxout\[20\]\", which fans out to \"reg:b2v_RY\|rin\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[20\] " "Net is fed by \"reg:b2v_InPort\|rout\[20\]\"" {  } { { "reg.vhd" "rout\[20\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[20\] " "Net is fed by \"good_mux:b2v_inst\|result\[20\]\"" {  } { { "good_mux.vhd" "result\[20\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[20\] " "Net is fed by \"RAM:b2v_inst3\|q\[20\]\"" {  } { { "RAM.vhd" "q\[20\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[20\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[20\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[20\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[20\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[20\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[19\] reg:b2v_RY\|rin\[19\] " "Net \"busmuxout\[19\]\", which fans out to \"reg:b2v_RY\|rin\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[19\] " "Net is fed by \"reg:b2v_InPort\|rout\[19\]\"" {  } { { "reg.vhd" "rout\[19\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[19\] " "Net is fed by \"good_mux:b2v_inst\|result\[19\]\"" {  } { { "good_mux.vhd" "result\[19\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[19\] " "Net is fed by \"RAM:b2v_inst3\|q\[19\]\"" {  } { { "RAM.vhd" "q\[19\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[19\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[19\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[19\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[19\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[19\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[18\] reg:b2v_RY\|rin\[18\] " "Net \"busmuxout\[18\]\", which fans out to \"reg:b2v_RY\|rin\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[18\] " "Net is fed by \"reg:b2v_InPort\|rout\[18\]\"" {  } { { "reg.vhd" "rout\[18\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[18\] " "Net is fed by \"good_mux:b2v_inst\|result\[18\]\"" {  } { { "good_mux.vhd" "result\[18\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[18\] " "Net is fed by \"RAM:b2v_inst3\|q\[18\]\"" {  } { { "RAM.vhd" "q\[18\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[18\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[18\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[18\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[18\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[18\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[17\] reg:b2v_RY\|rin\[17\] " "Net \"busmuxout\[17\]\", which fans out to \"reg:b2v_RY\|rin\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[17\] " "Net is fed by \"reg:b2v_InPort\|rout\[17\]\"" {  } { { "reg.vhd" "rout\[17\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[17\] " "Net is fed by \"good_mux:b2v_inst\|result\[17\]\"" {  } { { "good_mux.vhd" "result\[17\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[17\] " "Net is fed by \"RAM:b2v_inst3\|q\[17\]\"" {  } { { "RAM.vhd" "q\[17\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[17\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[17\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[17\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[17\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[17\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[16\] reg:b2v_RY\|rin\[16\] " "Net \"busmuxout\[16\]\", which fans out to \"reg:b2v_RY\|rin\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[16\] " "Net is fed by \"reg:b2v_InPort\|rout\[16\]\"" {  } { { "reg.vhd" "rout\[16\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[16\] " "Net is fed by \"good_mux:b2v_inst\|result\[16\]\"" {  } { { "good_mux.vhd" "result\[16\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[16\] " "Net is fed by \"RAM:b2v_inst3\|q\[16\]\"" {  } { { "RAM.vhd" "q\[16\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[16\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[16\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[16\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[16\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[16\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[15\] reg:b2v_RY\|rin\[15\] " "Net \"busmuxout\[15\]\", which fans out to \"reg:b2v_RY\|rin\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[15\] " "Net is fed by \"reg:b2v_InPort\|rout\[15\]\"" {  } { { "reg.vhd" "rout\[15\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[15\] " "Net is fed by \"good_mux:b2v_inst\|result\[15\]\"" {  } { { "good_mux.vhd" "result\[15\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[15\] " "Net is fed by \"RAM:b2v_inst3\|q\[15\]\"" {  } { { "RAM.vhd" "q\[15\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[15\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[15\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[15\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[15\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[15\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[14\] reg:b2v_RY\|rin\[14\] " "Net \"busmuxout\[14\]\", which fans out to \"reg:b2v_RY\|rin\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[14\] " "Net is fed by \"reg:b2v_InPort\|rout\[14\]\"" {  } { { "reg.vhd" "rout\[14\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[14\] " "Net is fed by \"good_mux:b2v_inst\|result\[14\]\"" {  } { { "good_mux.vhd" "result\[14\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[14\] " "Net is fed by \"RAM:b2v_inst3\|q\[14\]\"" {  } { { "RAM.vhd" "q\[14\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[14\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[14\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[14\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[14\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[14\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[13\] reg:b2v_RY\|rin\[13\] " "Net \"busmuxout\[13\]\", which fans out to \"reg:b2v_RY\|rin\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[13\] " "Net is fed by \"reg:b2v_InPort\|rout\[13\]\"" {  } { { "reg.vhd" "rout\[13\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[13\] " "Net is fed by \"good_mux:b2v_inst\|result\[13\]\"" {  } { { "good_mux.vhd" "result\[13\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[13\] " "Net is fed by \"RAM:b2v_inst3\|q\[13\]\"" {  } { { "RAM.vhd" "q\[13\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[13\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[13\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[13\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[13\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[13\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[12\] reg:b2v_RY\|rin\[12\] " "Net \"busmuxout\[12\]\", which fans out to \"reg:b2v_RY\|rin\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[12\] " "Net is fed by \"reg:b2v_InPort\|rout\[12\]\"" {  } { { "reg.vhd" "rout\[12\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[12\] " "Net is fed by \"good_mux:b2v_inst\|result\[12\]\"" {  } { { "good_mux.vhd" "result\[12\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[12\] " "Net is fed by \"RAM:b2v_inst3\|q\[12\]\"" {  } { { "RAM.vhd" "q\[12\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[12\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[12\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[12\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[12\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[12\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[11\] reg:b2v_RY\|rin\[11\] " "Net \"busmuxout\[11\]\", which fans out to \"reg:b2v_RY\|rin\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[11\] " "Net is fed by \"reg:b2v_InPort\|rout\[11\]\"" {  } { { "reg.vhd" "rout\[11\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[11\] " "Net is fed by \"good_mux:b2v_inst\|result\[11\]\"" {  } { { "good_mux.vhd" "result\[11\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[11\] " "Net is fed by \"RAM:b2v_inst3\|q\[11\]\"" {  } { { "RAM.vhd" "q\[11\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[11\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[11\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[11\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[11\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[11\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[10\] reg:b2v_RY\|rin\[10\] " "Net \"busmuxout\[10\]\", which fans out to \"reg:b2v_RY\|rin\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[10\] " "Net is fed by \"reg:b2v_InPort\|rout\[10\]\"" {  } { { "reg.vhd" "rout\[10\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[10\] " "Net is fed by \"good_mux:b2v_inst\|result\[10\]\"" {  } { { "good_mux.vhd" "result\[10\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[10\] " "Net is fed by \"RAM:b2v_inst3\|q\[10\]\"" {  } { { "RAM.vhd" "q\[10\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[10\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[10\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[10\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[10\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[10\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[9\] reg:b2v_RY\|rin\[9\] " "Net \"busmuxout\[9\]\", which fans out to \"reg:b2v_RY\|rin\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[9\] " "Net is fed by \"reg:b2v_InPort\|rout\[9\]\"" {  } { { "reg.vhd" "rout\[9\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[9\] " "Net is fed by \"good_mux:b2v_inst\|result\[9\]\"" {  } { { "good_mux.vhd" "result\[9\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[9\] " "Net is fed by \"RAM:b2v_inst3\|q\[9\]\"" {  } { { "RAM.vhd" "q\[9\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[9\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[9\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[9\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[9\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[9\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[8\] reg:b2v_RY\|rin\[8\] " "Net \"busmuxout\[8\]\", which fans out to \"reg:b2v_RY\|rin\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[8\] " "Net is fed by \"reg:b2v_InPort\|rout\[8\]\"" {  } { { "reg.vhd" "rout\[8\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[8\] " "Net is fed by \"good_mux:b2v_inst\|result\[8\]\"" {  } { { "good_mux.vhd" "result\[8\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[8\] " "Net is fed by \"RAM:b2v_inst3\|q\[8\]\"" {  } { { "RAM.vhd" "q\[8\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[8\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[8\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[8\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[8\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[8\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[7\] reg:b2v_RY\|rin\[7\] " "Net \"busmuxout\[7\]\", which fans out to \"reg:b2v_RY\|rin\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[7\] " "Net is fed by \"reg:b2v_InPort\|rout\[7\]\"" {  } { { "reg.vhd" "rout\[7\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[7\] " "Net is fed by \"good_mux:b2v_inst\|result\[7\]\"" {  } { { "good_mux.vhd" "result\[7\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[7\] " "Net is fed by \"RAM:b2v_inst3\|q\[7\]\"" {  } { { "RAM.vhd" "q\[7\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[7\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[7\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[7\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[7\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[7\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[6\] reg:b2v_RY\|rin\[6\] " "Net \"busmuxout\[6\]\", which fans out to \"reg:b2v_RY\|rin\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[6\] " "Net is fed by \"reg:b2v_InPort\|rout\[6\]\"" {  } { { "reg.vhd" "rout\[6\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[6\] " "Net is fed by \"good_mux:b2v_inst\|result\[6\]\"" {  } { { "good_mux.vhd" "result\[6\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[6\] " "Net is fed by \"RAM:b2v_inst3\|q\[6\]\"" {  } { { "RAM.vhd" "q\[6\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[6\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[6\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[6\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[6\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[6\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[5\] reg:b2v_RY\|rin\[5\] " "Net \"busmuxout\[5\]\", which fans out to \"reg:b2v_RY\|rin\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[5\] " "Net is fed by \"reg:b2v_InPort\|rout\[5\]\"" {  } { { "reg.vhd" "rout\[5\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[5\] " "Net is fed by \"good_mux:b2v_inst\|result\[5\]\"" {  } { { "good_mux.vhd" "result\[5\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[5\] " "Net is fed by \"RAM:b2v_inst3\|q\[5\]\"" {  } { { "RAM.vhd" "q\[5\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[5\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[5\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[5\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[5\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[5\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[4\] reg:b2v_RY\|rin\[4\] " "Net \"busmuxout\[4\]\", which fans out to \"reg:b2v_RY\|rin\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[4\] " "Net is fed by \"reg:b2v_InPort\|rout\[4\]\"" {  } { { "reg.vhd" "rout\[4\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[4\] " "Net is fed by \"good_mux:b2v_inst\|result\[4\]\"" {  } { { "good_mux.vhd" "result\[4\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[4\] " "Net is fed by \"RAM:b2v_inst3\|q\[4\]\"" {  } { { "RAM.vhd" "q\[4\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[4\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[4\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[4\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[4\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[4\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[3\] reg:b2v_RY\|rin\[3\] " "Net \"busmuxout\[3\]\", which fans out to \"reg:b2v_RY\|rin\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[3\] " "Net is fed by \"reg:b2v_InPort\|rout\[3\]\"" {  } { { "reg.vhd" "rout\[3\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[3\] " "Net is fed by \"good_mux:b2v_inst\|result\[3\]\"" {  } { { "good_mux.vhd" "result\[3\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[3\] " "Net is fed by \"RAM:b2v_inst3\|q\[3\]\"" {  } { { "RAM.vhd" "q\[3\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[3\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[3\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[3\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[3\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[3\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[2\] reg:b2v_RY\|rin\[2\] " "Net \"busmuxout\[2\]\", which fans out to \"reg:b2v_RY\|rin\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[2\] " "Net is fed by \"reg:b2v_InPort\|rout\[2\]\"" {  } { { "reg.vhd" "rout\[2\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[2\] " "Net is fed by \"good_mux:b2v_inst\|result\[2\]\"" {  } { { "good_mux.vhd" "result\[2\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[2\] " "Net is fed by \"RAM:b2v_inst3\|q\[2\]\"" {  } { { "RAM.vhd" "q\[2\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[2\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[2\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[2\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[2\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[2\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[1\] reg:b2v_RY\|rin\[1\] " "Net \"busmuxout\[1\]\", which fans out to \"reg:b2v_RY\|rin\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[1\] " "Net is fed by \"reg:b2v_InPort\|rout\[1\]\"" {  } { { "reg.vhd" "rout\[1\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[1\] " "Net is fed by \"good_mux:b2v_inst\|result\[1\]\"" {  } { { "good_mux.vhd" "result\[1\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[1\] " "Net is fed by \"RAM:b2v_inst3\|q\[1\]\"" {  } { { "RAM.vhd" "q\[1\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[1\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[1\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[1\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[1\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[1\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "busmuxout\[0\] reg:b2v_RY\|rin\[0\] " "Net \"busmuxout\[0\]\", which fans out to \"reg:b2v_RY\|rin\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg:b2v_InPort\|rout\[0\] " "Net is fed by \"reg:b2v_InPort\|rout\[0\]\"" {  } { { "reg.vhd" "rout\[0\]" { Text "E:/Phase 1/reg.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "good_mux:b2v_inst\|result\[0\] " "Net is fed by \"good_mux:b2v_inst\|result\[0\]\"" {  } { { "good_mux.vhd" "result\[0\]" { Text "E:/Phase 1/good_mux.vhd" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RAM:b2v_inst3\|q\[0\] " "Net is fed by \"RAM:b2v_inst3\|q\[0\]\"" {  } { { "RAM.vhd" "q\[0\]" { Text "E:/Phase 1/RAM.vhd" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[0\] " "Net is fed by \"SelEncLogic:b2v_SelectEncoder\|C_sign_extended\[0\]\"" {  } { { "SelEncLogic.vhd" "C_sign_extended\[0\]" { Text "E:/Phase 1/SelEncLogic.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489343430864 ""}  } { { "ELEC374.vhd" "busmuxout\[0\]" { Text "E:/Phase 1/ELEC374.vhd" 274 -1 0 } } { "reg.vhd" "rin\[0\]" { Text "E:/Phase 1/reg.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1489343430864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 160 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 160 errors, 49 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489343433889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 14:30:33 2017 " "Processing ended: Sun Mar 12 14:30:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489343433889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489343433889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489343433889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489343433889 ""}
