#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 10 09:17:48 2024
# Process ID: 32424
# Current directory: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1
# Command line: vivado -log design_uart_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_uart_wrapper.tcl
# Log file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/design_uart_wrapper.vds
# Journal file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_uart_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top design_uart_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32514 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1582.926 ; gain = 0.000 ; free physical = 112058 ; free virtual = 192267
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_uart_wrapper' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_uart' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:13]
INFO: [Synth 8-638] synthesizing module 'design_uart_axi_apb_bridge_0_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/synth/design_uart_axi_apb_bridge_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_apb_bridge' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7175' bound to instance 'U0' of component 'axi_apb_bridge' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/synth/design_uart_axi_apb_bridge_0_0.vhd:228]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'psel_decoder' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_S_AXI_RNG1_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG1_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'psel_decoder' (1#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (2#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
INFO: [Synth 8-638] synthesizing module 'axilite_sif' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6346]
INFO: [Synth 8-256] done synthesizing module 'axilite_sif' (3#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
INFO: [Synth 8-638] synthesizing module 'apb_mif' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'apb_mif' (4#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge' (5#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/2f3b/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
INFO: [Synth 8-256] done synthesizing module 'design_uart_axi_apb_bridge_0_0' (6#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/synth/design_uart_axi_apb_bridge_0_0.vhd:90]
INFO: [Synth 8-6157] synthesizing module 'design_uart_axi_interconnect_0_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:391]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1Y546N3' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:834]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1Y546N3' (7#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:834]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_RHKBGH' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:966]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_RHKBGH' (8#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:966]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_4NPLLB' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:1325]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_4NPLLB' (9#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:1325]
INFO: [Synth 8-6157] synthesizing module 'design_uart_xbar_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_xbar_0/synth/design_uart_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001111100000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_crossbar_sasd' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (10#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (11#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (11#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' (12#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' (13#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter_sasd' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter_sasd' (14#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter' (15#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter__parameterized0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter__parameterized0' (15#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (16#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (16#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (16#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' (17#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (17#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_crossbar_sasd' (18#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' (19#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-6155] done synthesizing module 'design_uart_xbar_0' (20#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_xbar_0/synth/design_uart_xbar_0.v:59]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'design_uart_xbar_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:811]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_uart_xbar_0' requires 40 connections, but only 38 given [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:793]
INFO: [Synth 8-6155] done synthesizing module 'design_uart_axi_interconnect_0_0' (21#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:391]
INFO: [Synth 8-638] synthesizing module 'design_uart_axi_uart16550_0_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/synth/design_uart_axi_uart16550_0_0.vhd:99]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'axi_uart16550' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4601' bound to instance 'U0' of component 'axi_uart16550' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/synth/design_uart_axi_uart16550_0_0.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4680]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4620]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4621]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 13 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (22#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (23#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (24#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'xuart' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4204]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: bool 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart16550' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2317]
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'xuart_tx_load_sm' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'xuart_tx_load_sm' (25#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'BAUD_FF' to cell 'ODDR' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3363]
INFO: [Synth 8-638] synthesizing module 'rx16550' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1760]
INFO: [Synth 8-4471] merging register 'Character_received_reg' into 'Data_ready_reg' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1688]
WARNING: [Synth 8-6014] Unused sequential element Character_received_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1688]
INFO: [Synth 8-256] done synthesizing module 'rx16550' (26#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'tx16550' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'tx16550' (27#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-638] synthesizing module 'tx_fifo_block' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (28#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (29#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (30#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'tx_fifo_block' (31#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_block' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_fifo_control' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_control' (32#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (32#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (32#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_block' (33#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ier_reg' in module 'uart16550' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2681]
INFO: [Synth 8-256] done synthesizing module 'uart16550' (34#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'ipic_if' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3880]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (35#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3880]
INFO: [Synth 8-256] done synthesizing module 'xuart' (36#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4204]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550' (37#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4680]
INFO: [Synth 8-256] done synthesizing module 'design_uart_axi_uart16550_0_0' (38#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/synth/design_uart_axi_uart16550_0_0.vhd:99]
WARNING: [Synth 8-350] instance 'axi_uart16550_0' of module 'design_uart_axi_uart16550_0_0' requires 35 connections, but only 27 given [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:240]
INFO: [Synth 8-6157] synthesizing module 'design_uart_clk_wiz_1_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_uart_clk_wiz_1_0_clk_wiz' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (39#1) [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (40#1) [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (41#1) [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_uart_clk_wiz_1_0_clk_wiz' (42#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_uart_clk_wiz_1_0' (43#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_uart_dti_uart_0_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dti_uart_0_0/synth/design_uart_dti_uart_0_0.sv:56]
INFO: [Synth 8-6157] synthesizing module 'dti_uart' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:46]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:71]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:192]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:204]
WARNING: [Synth 8-5788] Register bitpos_data_reg in module transmitter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:142]
WARNING: [Synth 8-5788] Register bitpos_stop_reg in module transmitter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (44#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:46]
INFO: [Synth 8-6157] synthesizing module 'receiver' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:242]
INFO: [Synth 8-155] case statement is not full and has no default [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:316]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:370]
INFO: [Synth 8-226] default block is never used [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:382]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (45#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:242]
INFO: [Synth 8-6157] synthesizing module 'register_block' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:421]
INFO: [Synth 8-6157] synthesizing module 'rb_regs' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:462]
INFO: [Synth 8-6155] done synthesizing module 'rb_regs' (46#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:462]
INFO: [Synth 8-6157] synthesizing module 'rb_apb_bridge' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:713]
INFO: [Synth 8-6155] done synthesizing module 'rb_apb_bridge' (47#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:713]
INFO: [Synth 8-6155] done synthesizing module 'register_block' (48#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:421]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:747]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (49#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:747]
INFO: [Synth 8-6155] done synthesizing module 'dti_uart' (50#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'design_uart_dti_uart_0_0' (51#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dti_uart_0_0/synth/design_uart_dti_uart_0_0.sv:56]
INFO: [Synth 8-638] synthesizing module 'design_uart_mdm_1_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/synth/design_uart_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:12362' bound to instance 'U0' of component 'MDM' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/synth/design_uart_mdm_1_0.vhd:1651]
INFO: [Synth 8-638] synthesizing module 'MDM' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15517]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (52#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15737]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (53#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:5413' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15821]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:9985]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (54#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3476]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (55#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3617]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E' (56#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3634]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized0' (56#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3703]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized1' (56#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3720]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized2' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized2' (56#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3879]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3807]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (57#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (58#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
INFO: [Synth 8-256] done synthesizing module 'MDM' (59#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
INFO: [Synth 8-256] done synthesizing module 'design_uart_mdm_1_0' (60#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/synth/design_uart_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_uart_microblaze_0_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/synth/design_uart_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 50000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_uart_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/6141/hdl/microblaze_v10_0_vh_rfs.vhd:157123' bound to instance 'U0' of component 'MicroBlaze' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/synth/design_uart_microblaze_0_0.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'design_uart_microblaze_0_0' (112#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/synth/design_uart_microblaze_0_0.vhd:116]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_uart_microblaze_0_0' requires 52 connections, but only 51 given [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:305]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_UXHIJP' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:1091]
INFO: [Synth 8-638] synthesizing module 'design_uart_dlmb_bram_if_cntlr_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/synth/design_uart_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000001111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/synth/design_uart_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000001111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (113#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (114#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (115#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'design_uart_dlmb_bram_if_cntlr_0' (116#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/synth/design_uart_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_uart_dlmb_v10_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/synth/design_uart_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/synth/design_uart_dlmb_v10_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (117#1) [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (118#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_uart_dlmb_v10_0' (119#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/synth/design_uart_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_uart_dlmb_v10_0' requires 25 connections, but only 24 given [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:1237]
INFO: [Synth 8-638] synthesizing module 'design_uart_ilmb_bram_if_cntlr_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/synth/design_uart_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/synth/design_uart_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (119#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (119#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (119#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'design_uart_ilmb_bram_if_cntlr_0' (120#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/synth/design_uart_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_uart_ilmb_v10_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/synth/design_uart_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/synth/design_uart_ilmb_v10_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'design_uart_ilmb_v10_0' (121#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/synth/design_uart_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_uart_ilmb_v10_0' requires 25 connections, but only 24 given [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:1283]
INFO: [Synth 8-638] synthesizing module 'design_uart_lmb_bram_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_lmb_bram_0/synth/design_uart_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_uart_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 128 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388006 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_lmb_bram_0/synth/design_uart_lmb_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'design_uart_lmb_bram_0' (132#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_lmb_bram_0/synth/design_uart_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_uart_lmb_bram_0' requires 16 connections, but only 14 given [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:1308]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_UXHIJP' (133#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:1091]
INFO: [Synth 8-638] synthesizing module 'design_uart_rst_clk_wiz_1_100M_0' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/synth/design_uart_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/synth/design_uart_rst_clk_wiz_1_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (134#1) [/tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (135#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf' (136#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (137#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (138#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (139#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_uart_rst_clk_wiz_1_100M_0' (140#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/synth/design_uart_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_uart_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:379]
INFO: [Synth 8-6155] done synthesizing module 'design_uart' (141#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_uart_wrapper' (142#1) [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:13 ; elapsed = 00:03:23 . Memory (MB): peak = 2035.832 ; gain = 452.906 ; free physical = 111773 ; free virtual = 191986
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:03:25 . Memory (MB): peak = 2035.832 ; gain = 452.906 ; free physical = 111885 ; free virtual = 191990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:14 ; elapsed = 00:03:25 . Memory (MB): peak = 2035.832 ; gain = 452.906 ; free physical = 111885 ; free virtual = 191990
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.xdc] for cell 'design_uart_i/microblaze_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.xdc] for cell 'design_uart_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_uart_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_uart_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc] for cell 'design_uart_i/mdm_1/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc] for cell 'design_uart_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_uart_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_uart_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_board.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_board.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_uart_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_uart_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0_board.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0_board.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_uart_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_uart_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_uart_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_uart_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 427 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 138 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 138 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2214.301 ; gain = 0.008 ; free physical = 110301 ; free virtual = 191599
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:43 ; elapsed = 00:04:32 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 108860 ; free virtual = 191418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:43 ; elapsed = 00:04:32 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 108862 ; free virtual = 191420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_uart_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/dti_uart_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/axi_apb_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0/U0. (constraint file  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_uart_i/mdm_1/U0. (constraint file  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for design_uart_i/clk_wiz_1/inst. (constraint file  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for design_uart_i/rst_clk_wiz_1_100M/U0. (constraint file  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for design_uart_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for design_uart_i/axi_uart16550_0/U0. (constraint file  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/dont_touch.xdc, line 86).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:04:32 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 108913 ; free virtual = 191481
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'axilite_sif'
INFO: [Synth 8-5544] ROM "axi_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'apb_mif'
INFO: [Synth 8-5544] ROM "apb_wr_rd_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xuart_tx_load_sm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'receive_state_reg' in module 'rx16550'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'transmit_state_reg' in module 'tx16550'
INFO: [Synth 8-5544] ROM "tsr_loaded_com" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[6] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[7] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[8] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[9] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[10] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[11] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[12] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[13] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[14] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[15] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[6] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[7] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[8] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[9] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[10] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[11] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[12] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[13] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[14] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[15] was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3729]
INFO: [Synth 8-5544] ROM "iir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fcr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'transmitter'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'receiver'
INFO: [Synth 8-5544] ROM "bitpos_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'apb_mif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             empty_empty |                               00 |                               00
              empty_full |                               01 |                               01
              full_empty |                               10 |                               10
               full_full |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'xuart_tx_load_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0101 |                             0000
               start_bit |                             0100 |                             0001
               data_bit1 |                             0110 |                             0010
               data_bit2 |                             0000 |                             0011
               data_bit3 |                             0001 |                             0100
               data_bit4 |                             0010 |                             0101
               data_bit5 |                             1101 |                             0110
               data_bit6 |                             1010 |                             0111
               data_bit7 |                             1011 |                             1000
               data_bit8 |                             1100 |                             1001
              parity_bit |                             1001 |                             1010
             frame_error |                             0011 |                             1101
               stop_bit1 |                             1000 |                             1011
               stop_bit2 |                             0111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_state_reg' using encoding 'sequential' in module 'rx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1000 |                             1000
               data_bit8 |                             1001 |                             1001
              parity_bit |                             1010 |                             1010
               stop_bit1 |                             1011 |                             1011
               stop_bit2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmit_state_reg' using encoding 'sequential' in module 'tx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:51 ; elapsed = 00:04:43 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 106213 ; free virtual = 191011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 135   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 34    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 137   
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 950   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 22    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 24    
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 37    
	  14 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 34    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 291   
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplexor 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axilite_sif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module apb_mif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_16_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xuart_tx_load_sm 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module rx16550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  14 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
Module tx16550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 4     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rx_fifo_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uart16550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module ipic_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module axi_uart16550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
Module rb_regs 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rb_apb_bridge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module baudrate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:324]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-4471] merging register 'XUART_I_1/UART16550_I_1/wrN_d_reg' into 'XUART_I_1/UART16550_I_1/rdN_d_reg' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2594]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_int_core_reg' [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
WARNING: [Synth 8-6014] Unused sequential element AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
WARNING: [Synth 8-6014] Unused sequential element XUART_I_1/UART16550_I_1/wrN_d_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ce7d/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2594]
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.clear_overrun_reg was removed.  [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3888]
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module design_uart_xbar_0.
INFO: [Synth 8-3886] merging instance 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/iir_reg[4]' (FDR) to 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/iir_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr_reg[4]' (FDR) to 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/iir_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/iir_reg[5]' (FDR) to 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/axi_uart16550_0/U0/\XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[5]' (FDRE) to 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/iir_reg[6]' (FD) to 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/iir_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[6]' (FDRE) to 'design_uart_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/axi_uart16550_0/U0/\XUART_I_1/UART16550_I_1/mcr_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_uart_i/axi_uart16550_0/U0/\XUART_I_1/UART16550_I_1/rdN_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (XUART_I_1/UART16550_I_1/mcr_reg[7]) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/underflow_i_reg) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/overflow_i_reg) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/underflow_i_reg) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/overflow_i_reg) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (XUART_I_1/UART16550_I_1/rdN_d_reg) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_uart16550.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[31]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[30]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[29]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[28]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[27]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[26]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[25]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[24]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[23]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[22]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[21]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[20]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[19]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[18]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[17]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[16]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[15]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[14]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[13]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[12]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[11]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[10]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[9]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[8]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[7]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[6]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[5]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[4]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[3]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[2]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[1]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[0]' (FDRE) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_uart_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[663]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[662]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[661]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[660]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[659]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[658]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[657]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[656]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[655]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[654]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[653]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[652]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[651]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[650]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[649]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[648]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[647]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[646]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[645]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[644]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[643]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[642]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[641]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[640]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[639]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[638]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[637]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[636]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[635]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[634]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[633]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[632]' (FDR) to 'design_uart_i/microblaze_0/U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'design_uart_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[17]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[18]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[19]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[20]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[21]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_uart_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 99343 ; free virtual = 191822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_uart_i/microblaze_0/U0/Reset' to pin 'design_uart_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:13 ; elapsed = 00:05:16 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 90771 ; free virtual = 191809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:05:22 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 85389 ; free virtual = 191749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:05:25 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 83235 ; free virtual = 191746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:05:26 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 82508 ; free virtual = 191743
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:23 ; elapsed = 00:05:26 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 82462 ; free virtual = 191743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 81910 ; free virtual = 191743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 81870 ; free virtual = 191742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 81783 ; free virtual = 191741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 81764 ; free virtual = 191743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[15] | 16     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__2     | PC_Buffer_reg[3]          | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ibuffer_reg[3]            | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     5|
|4     |CARRY4     |     4|
|5     |LUT1       |    49|
|6     |LUT2       |   295|
|7     |LUT3       |   555|
|8     |LUT4       |   327|
|9     |LUT5       |   334|
|10    |LUT6       |   707|
|11    |LUT6_2     |    80|
|12    |MMCME2_ADV |     1|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   136|
|15    |MUXF7      |   112|
|16    |ODDR       |     1|
|17    |RAM32M     |    16|
|18    |RAMB36E1   |    64|
|19    |RAMB36E1_1 |    64|
|20    |SRL16      |     1|
|21    |SRL16E     |   117|
|22    |SRLC16E    |     8|
|23    |XORCY      |    94|
|24    |FDCE       |   280|
|25    |FDC_1      |     1|
|26    |FDE        |    32|
|27    |FDPE       |     8|
|28    |FDR        |    95|
|29    |FDRE       |  1822|
|30    |FDRE_1     |     1|
|31    |FDS        |     3|
|32    |FDSE       |    90|
|33    |IBUF       |     6|
|34    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                             |Module                                          |Cells |
+------+-------------------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                                  |                                                |  5315|
|2     |  design_uart_i                                                                      |design_uart                                     |  5306|
|3     |    axi_apb_bridge_0                                                                 |design_uart_axi_apb_bridge_0_0                  |   304|
|4     |      U0                                                                             |axi_apb_bridge                                  |   304|
|5     |        APB_MASTER_IF_MODULE                                                         |apb_mif                                         |    76|
|6     |        AXILITE_SLAVE_IF_MODULE                                                      |axilite_sif                                     |   227|
|7     |        MULTIPLEXOR_MODULE                                                           |multiplexor                                     |     1|
|8     |    axi_interconnect_0                                                               |design_uart_axi_interconnect_0_0                |   268|
|9     |      xbar                                                                           |design_uart_xbar_0                              |   268|
|10    |        inst                                                                         |axi_crossbar_v2_1_17_axi_crossbar               |   268|
|11    |          \gen_sasd.crossbar_sasd_0                                                  |axi_crossbar_v2_1_17_crossbar_sasd              |   268|
|12    |            addr_arbiter_inst                                                        |axi_crossbar_v2_1_17_addr_arbiter_sasd          |   123|
|13    |            \gen_decerr.decerr_slave_inst                                            |axi_crossbar_v2_1_17_decerr_slave               |    12|
|14    |            reg_slice_r                                                              |axi_register_slice_v2_1_16_axic_register_slice  |   114|
|15    |            splitter_ar                                                              |axi_crossbar_v2_1_17_splitter__parameterized0   |     4|
|16    |            splitter_aw                                                              |axi_crossbar_v2_1_17_splitter                   |     7|
|17    |    axi_uart16550_0                                                                  |design_uart_axi_uart16550_0_0                   |   739|
|18    |      U0                                                                             |axi_uart16550                                   |   739|
|19    |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif                                   |    38|
|20    |          I_SLAVE_ATTACHMENT                                                         |slave_attachment                                |    38|
|21    |            I_DECODER                                                                |address_decoder                                 |     7|
|22    |        XUART_I_1                                                                    |xuart                                           |   699|
|23    |          IPIC_IF_I_1                                                                |ipic_if                                         |    14|
|24    |          UART16550_I_1                                                              |uart16550                                       |   685|
|25    |            \GENERATING_FIFOS.rx_fifo_block_1                                        |rx_fifo_block                                   |    83|
|26    |              rx_fifo_control_1                                                      |rx_fifo_control                                 |    35|
|27    |              srl_fifo_rbu_f_i1                                                      |srl_fifo_rbu_f__parameterized0                  |    48|
|28    |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f_585                       |    21|
|29    |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized0                      |    24|
|30    |            \GENERATING_FIFOS.tx_fifo_block_1                                        |tx_fifo_block                                   |    25|
|31    |              srl_fifo_rbu_f_i1                                                      |srl_fifo_rbu_f                                  |    25|
|32    |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f                           |    14|
|33    |                DYNSHREG_F_I                                                         |dynshreg_f                                      |     9|
|34    |            rx16550_1                                                                |rx16550                                         |   171|
|35    |            tx16550_1                                                                |tx16550                                         |    71|
|36    |            xuart_tx_load_sm_1                                                       |xuart_tx_load_sm                                |    22|
|37    |    clk_wiz_1                                                                        |design_uart_clk_wiz_1_0                         |     6|
|38    |      inst                                                                           |design_uart_clk_wiz_1_0_clk_wiz                 |     6|
|39    |    dti_uart_0                                                                       |design_uart_dti_uart_0_0                        |   218|
|40    |      inst                                                                           |dti_uart                                        |   182|
|41    |        baudrate_gen                                                                 |baudrate_gen                                    |    38|
|42    |        receiver                                                                     |receiver                                        |    55|
|43    |        register_block                                                               |register_block                                  |    65|
|44    |          rb_regs                                                                    |rb_regs                                         |    65|
|45    |        transmitter                                                                  |transmitter                                     |    24|
|46    |    mdm_1                                                                            |design_uart_mdm_1_0                             |   231|
|47    |      U0                                                                             |MDM                                             |   231|
|48    |        MDM_Core_I1                                                                  |MDM_Core                                        |   220|
|49    |          JTAG_CONTROL_I                                                             |JTAG_CONTROL                                    |   171|
|50    |            \Use_BSCAN.FDC_I                                                         |MB_FDC_1                                        |    48|
|51    |            \Use_BSCAN.SYNC_FDRE                                                     |MB_FDRE_1                                       |     2|
|52    |            \Use_Config_SRL16E.SRL16E_1                                              |mdm_v3_2_13_MB_SRL16E                           |     4|
|53    |            \Use_Config_SRL16E.SRL16E_2                                              |mdm_v3_2_13_MB_SRL16E__parameterized0           |     1|
|54    |            \Use_ID_SRL16E.SRL16E_ID_1                                               |mdm_v3_2_13_MB_SRL16E__parameterized1           |     3|
|55    |            \Use_ID_SRL16E.SRL16E_ID_2                                               |mdm_v3_2_13_MB_SRL16E__parameterized2           |     1|
|56    |        \No_Dbg_Reg_Access.BUFG_DRCK                                                 |MB_BUFG                                         |     1|
|57    |        \Use_E2.BSCAN_I                                                              |MB_BSCANE2                                      |     9|
|58    |    microblaze_0                                                                     |design_uart_microblaze_0_0                      |  3216|
|59    |      U0                                                                             |MicroBlaze                                      |  3216|
|60    |        MicroBlaze_Core_I                                                            |MicroBlaze_Core                                 |  2848|
|61    |          \Performance.Core                                                          |MicroBlaze_GTi                                  |  2839|
|62    |            Data_Flow_I                                                              |Data_Flow_gti                                   |   741|
|63    |              ALU_I                                                                  |ALU                                             |   118|
|64    |                \Use_Carry_Decoding.CarryIn_MUXCY                                    |microblaze_v10_0_6_MB_MUXCY_491                 |     1|
|65    |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                         |     6|
|66    |                  \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                         |     1|
|67    |                  \Last_Bit.I_ALU_LUT_V5                                             |microblaze_v10_0_6_MB_LUT6__parameterized5      |     1|
|68    |                  \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                                     |     1|
|69    |                  \Last_Bit.MUXCY_XOR_I                                              |microblaze_v10_0_6_MB_MUXCY_XORCY_583           |     2|
|70    |                  \Last_Bit.Pre_MUXCY_I                                              |microblaze_v10_0_6_MB_MUXCY_584                 |     1|
|71    |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                         |     3|
|72    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_581                                   |     1|
|73    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_582           |     2|
|74    |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_492                                     |     3|
|75    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_579                                   |     1|
|76    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_580           |     2|
|77    |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_493                                     |     3|
|78    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_577                                   |     1|
|79    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_578           |     2|
|80    |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_494                                     |     3|
|81    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_575                                   |     1|
|82    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_576           |     2|
|83    |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_495                                     |     3|
|84    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_573                                   |     1|
|85    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_574           |     2|
|86    |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_496                                     |     3|
|87    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_571                                   |     1|
|88    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_572           |     2|
|89    |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_497                                     |     3|
|90    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_569                                   |     1|
|91    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_570           |     2|
|92    |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_498                                     |     3|
|93    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_567                                   |     1|
|94    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_568           |     2|
|95    |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_499                                     |     3|
|96    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_565                                   |     1|
|97    |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_566           |     2|
|98    |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_500                                     |     3|
|99    |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_563                                   |     1|
|100   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_564           |     2|
|101   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_501                                     |     3|
|102   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_561                                   |     1|
|103   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_562           |     2|
|104   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_502                                     |     3|
|105   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_559                                   |     1|
|106   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_560           |     2|
|107   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_503                                     |     3|
|108   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_557                                   |     1|
|109   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_558           |     2|
|110   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_504                                     |     3|
|111   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_555                                   |     1|
|112   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_556           |     2|
|113   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_505                                     |     3|
|114   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_553                                   |     1|
|115   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_554           |     2|
|116   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_506                                     |     5|
|117   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_551                                   |     1|
|118   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_552           |     4|
|119   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_507                                     |     5|
|120   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_549                                   |     1|
|121   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_550           |     4|
|122   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_508                                     |     5|
|123   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_547                                   |     1|
|124   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_548           |     4|
|125   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_509                                     |     5|
|126   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_545                                   |     1|
|127   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_546           |     4|
|128   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_510                                     |     6|
|129   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_543                                   |     1|
|130   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_544           |     5|
|131   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_511                                     |     5|
|132   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_541                                   |     1|
|133   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_542           |     4|
|134   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_512                                     |     3|
|135   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_539                                   |     1|
|136   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_540           |     2|
|137   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_513                                     |     5|
|138   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_537                                   |     1|
|139   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_538           |     4|
|140   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_514                                     |     5|
|141   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_535                                   |     1|
|142   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_536           |     4|
|143   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_515                                     |     3|
|144   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_533                                   |     1|
|145   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_534           |     2|
|146   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_516                                     |     3|
|147   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_531                                   |     1|
|148   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_532           |     2|
|149   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_517                                     |     3|
|150   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_529                                   |     1|
|151   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_530           |     2|
|152   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_518                                     |     3|
|153   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_527                                   |     1|
|154   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_528           |     2|
|155   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_519                                     |     3|
|156   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_525                                   |     1|
|157   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_526           |     2|
|158   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_520                                     |     3|
|159   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_523                                   |     1|
|160   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_524           |     2|
|161   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_521                                     |     3|
|162   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                                       |     1|
|163   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_6_MB_MUXCY_XORCY_522           |     2|
|164   |              Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                         |    46|
|165   |              Data_Flow_Logic_I                                                      |Data_Flow_Logic                                 |    64|
|166   |                \Gen_Bits[0].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_459                  |     1|
|167   |                \Gen_Bits[10].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_460                  |     1|
|168   |                \Gen_Bits[11].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_461                  |     1|
|169   |                \Gen_Bits[12].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_462                  |     1|
|170   |                \Gen_Bits[13].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_463                  |     1|
|171   |                \Gen_Bits[14].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_464                  |     1|
|172   |                \Gen_Bits[15].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_465                  |     1|
|173   |                \Gen_Bits[16].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_466                  |     1|
|174   |                \Gen_Bits[17].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_467                  |     1|
|175   |                \Gen_Bits[18].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_468                  |     1|
|176   |                \Gen_Bits[19].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_469                  |     1|
|177   |                \Gen_Bits[1].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_470                  |     1|
|178   |                \Gen_Bits[20].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_471                  |     1|
|179   |                \Gen_Bits[21].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_472                  |     1|
|180   |                \Gen_Bits[22].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_473                  |     1|
|181   |                \Gen_Bits[23].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_474                  |     1|
|182   |                \Gen_Bits[24].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_475                  |     1|
|183   |                \Gen_Bits[25].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_476                  |     1|
|184   |                \Gen_Bits[26].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_477                  |     1|
|185   |                \Gen_Bits[27].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_478                  |     1|
|186   |                \Gen_Bits[28].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_479                  |     1|
|187   |                \Gen_Bits[29].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_480                  |     1|
|188   |                \Gen_Bits[2].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_481                  |     1|
|189   |                \Gen_Bits[30].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_482                  |     1|
|190   |                \Gen_Bits[31].MEM_EX_Result_Inst                                     |microblaze_v10_0_6_MB_FDRE_483                  |     1|
|191   |                \Gen_Bits[3].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_484                  |     1|
|192   |                \Gen_Bits[4].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_485                  |     1|
|193   |                \Gen_Bits[5].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_486                  |     1|
|194   |                \Gen_Bits[6].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_487                  |     1|
|195   |                \Gen_Bits[7].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_488                  |     1|
|196   |                \Gen_Bits[8].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_489                  |     1|
|197   |                \Gen_Bits[9].MEM_EX_Result_Inst                                      |microblaze_v10_0_6_MB_FDRE_490                  |     1|
|198   |              Operand_Select_I                                                       |Operand_Select_gti                              |   315|
|199   |                \Gen_Bit[0].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_427                 |     2|
|200   |                \Gen_Bit[10].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_428                 |     4|
|201   |                \Gen_Bit[11].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_429                 |     4|
|202   |                \Gen_Bit[12].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_430                 |     4|
|203   |                \Gen_Bit[13].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_431                 |     4|
|204   |                \Gen_Bit[14].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_432                 |     4|
|205   |                \Gen_Bit[15].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_433                 |     4|
|206   |                \Gen_Bit[16].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_434                 |     5|
|207   |                \Gen_Bit[17].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_435                 |     5|
|208   |                \Gen_Bit[18].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_436                 |     5|
|209   |                \Gen_Bit[19].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_437                 |     5|
|210   |                \Gen_Bit[1].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_438                 |     4|
|211   |                \Gen_Bit[20].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_439                 |     5|
|212   |                \Gen_Bit[21].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_440                 |     5|
|213   |                \Gen_Bit[22].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_441                 |     5|
|214   |                \Gen_Bit[23].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_442                 |     5|
|215   |                \Gen_Bit[24].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_443                 |     2|
|216   |                \Gen_Bit[25].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_444                 |     2|
|217   |                \Gen_Bit[26].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_445                 |     2|
|218   |                \Gen_Bit[27].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_446                 |     2|
|219   |                \Gen_Bit[28].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_447                 |     2|
|220   |                \Gen_Bit[29].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_448                 |     2|
|221   |                \Gen_Bit[2].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_449                 |     4|
|222   |                \Gen_Bit[30].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_450                 |     2|
|223   |                \Gen_Bit[31].MUXF7_I1                                                |microblaze_v10_0_6_MB_MUXF7_451                 |     2|
|224   |                \Gen_Bit[3].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_452                 |     4|
|225   |                \Gen_Bit[4].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_453                 |     4|
|226   |                \Gen_Bit[5].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_454                 |     4|
|227   |                \Gen_Bit[6].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_455                 |     4|
|228   |                \Gen_Bit[7].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_456                 |     4|
|229   |                \Gen_Bit[8].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_457                 |     4|
|230   |                \Gen_Bit[9].MUXF7_I1                                                 |microblaze_v10_0_6_MB_MUXF7_458                 |     4|
|231   |              Register_File_I                                                        |Register_File_gti                               |    16|
|232   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                                       |     1|
|233   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_412                                   |     1|
|234   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_413                                   |     1|
|235   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_414                                   |     1|
|236   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_415                                   |     1|
|237   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_416                                   |     1|
|238   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_417                                   |     1|
|239   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_418                                   |     1|
|240   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_419                                   |     1|
|241   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_420                                   |     1|
|242   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_421                                   |     1|
|243   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_422                                   |     1|
|244   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_423                                   |     1|
|245   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_424                                   |     1|
|246   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_425                                   |     1|
|247   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_426                                   |     1|
|248   |              Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                          |     0|
|249   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |microblaze_v10_0_6_MB_MUXCY_302                 |     1|
|250   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |microblaze_v10_0_6_MB_MUXCY_303                 |     1|
|251   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1                       |     1|
|252   |              Zero_Detect_I                                                          |Zero_Detect_gti                                 |    12|
|253   |                Part_Of_Zero_Carry_Start                                             |microblaze_v10_0_6_MB_MUXCY_405                 |     1|
|254   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |microblaze_v10_0_6_MB_MUXCY_406                 |     1|
|255   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |microblaze_v10_0_6_MB_MUXCY_407                 |     1|
|256   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |microblaze_v10_0_6_MB_MUXCY_408                 |     1|
|257   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |microblaze_v10_0_6_MB_MUXCY_409                 |     1|
|258   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |microblaze_v10_0_6_MB_MUXCY_410                 |     1|
|259   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |microblaze_v10_0_6_MB_MUXCY_411                 |     1|
|260   |              exception_registers_I1                                                 |exception_registers_gti                         |   145|
|261   |                CarryIn_MUXCY                                                        |microblaze_v10_0_6_MB_MUXCY_310                 |     1|
|262   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5                       |     1|
|263   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_311           |     1|
|264   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                          |     1|
|265   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_312                   |     1|
|266   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_313           |     2|
|267   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_314                                      |     1|
|268   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_315                   |     1|
|269   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_316           |     2|
|270   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_317                                      |     1|
|271   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_318                   |     1|
|272   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_319           |     2|
|273   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_320                                      |     1|
|274   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_321                   |     1|
|275   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_322           |     2|
|276   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_323                                      |     1|
|277   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_324                   |     1|
|278   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_325           |     2|
|279   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_326                                      |     1|
|280   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_327                   |     1|
|281   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_328           |     2|
|282   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_329                                      |     1|
|283   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_330                   |     1|
|284   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_331           |     4|
|285   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_332                                      |     1|
|286   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_333                   |     1|
|287   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_334           |     4|
|288   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_335                                      |     1|
|289   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_336                   |     1|
|290   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_337           |     4|
|291   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_338                                      |     1|
|292   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_339                   |     1|
|293   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_340           |     4|
|294   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_341                                      |     1|
|295   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_342                   |     1|
|296   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_343           |     2|
|297   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_344                                      |     1|
|298   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_345                   |     1|
|299   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_346           |     4|
|300   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_347                                      |     1|
|301   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_348                   |     1|
|302   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_349           |     4|
|303   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_350                                      |     1|
|304   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_351                   |     1|
|305   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_352           |     4|
|306   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_353                                      |     1|
|307   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_354                   |     1|
|308   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_355           |     5|
|309   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_356                                      |     1|
|310   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_357                   |     1|
|311   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_358           |     2|
|312   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_359                                      |     1|
|313   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_360                   |     1|
|314   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_361           |     2|
|315   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_362                                      |     1|
|316   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_363                   |     1|
|317   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_364           |     2|
|318   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_365                                      |     1|
|319   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_366                   |     1|
|320   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_367           |     2|
|321   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_368                                      |     1|
|322   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_369                   |     1|
|323   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_370           |     2|
|324   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_371                                      |     1|
|325   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_372                   |     1|
|326   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_373           |     2|
|327   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_374                                      |     1|
|328   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_375                   |     1|
|329   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_376           |     2|
|330   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_377                                      |     1|
|331   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_378                   |     1|
|332   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_379           |     2|
|333   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_380                                      |     1|
|334   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_381                   |     1|
|335   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |microblaze_v10_0_6_MB_MUXCY_XORCY_382           |     2|
|336   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_383                                      |     1|
|337   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_384                   |     1|
|338   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_385           |     2|
|339   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_386                                      |     1|
|340   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_387                   |     1|
|341   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_388           |     2|
|342   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_389                                      |     1|
|343   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_390                   |     1|
|344   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_391           |     2|
|345   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_392                                      |     1|
|346   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_393                   |     1|
|347   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_394           |     2|
|348   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_395                                      |     1|
|349   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_396                   |     1|
|350   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_397           |     2|
|351   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_398                                      |     1|
|352   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_399                   |     1|
|353   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_400           |     2|
|354   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_401                                      |     1|
|355   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_402                   |     1|
|356   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |microblaze_v10_0_6_MB_MUXCY_XORCY_403           |     2|
|357   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_404                                      |     1|
|358   |              msr_reg_i                                                              |msr_reg_gti                                     |    22|
|359   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_304                                      |     3|
|360   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_305                                      |     4|
|361   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_306                                      |     3|
|362   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_307                                      |     3|
|363   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_308                                      |     3|
|364   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_309                                      |     3|
|365   |            Decode_I                                                                 |Decode_gti                                      |  1453|
|366   |              PC_Module_I                                                            |PC_Module_gti                                   |   344|
|367   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_209                                      |     2|
|368   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_210                 |     2|
|369   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_211                                      |     3|
|370   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_212                 |     2|
|371   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_213                                      |     3|
|372   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_214                 |     2|
|373   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_215                                      |     3|
|374   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_216                 |     2|
|375   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_217                                      |     3|
|376   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_218                 |     2|
|377   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_219                                      |     3|
|378   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_220                 |     2|
|379   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_221                                      |     3|
|380   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_222                 |     2|
|381   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_223                                      |     3|
|382   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_224                 |     2|
|383   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_225                                      |     3|
|384   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_226                 |     2|
|385   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_227                                      |     3|
|386   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_228                 |     2|
|387   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_229                                      |     3|
|388   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_230                 |     2|
|389   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_231                                      |     3|
|390   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_232                 |     2|
|391   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_233                                      |     3|
|392   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_234                 |     2|
|393   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_235                                      |     3|
|394   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_236                 |     2|
|395   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_237                                      |     3|
|396   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_238                 |     2|
|397   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_239                                      |     3|
|398   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_240                 |     2|
|399   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_241                                      |     3|
|400   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_242                 |     2|
|401   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_243                                      |     3|
|402   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_244                 |     2|
|403   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_245                                      |     3|
|404   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_246                 |     2|
|405   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_247                                      |     3|
|406   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_248                 |     2|
|407   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_249                                      |     2|
|408   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_250                 |     2|
|409   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_251                                      |     2|
|410   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_252                 |     2|
|411   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_253                                      |     3|
|412   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_254                 |     2|
|413   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_255                                      |     2|
|414   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_256                 |     2|
|415   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_257                                      |     3|
|416   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |microblaze_v10_0_6_MB_MUXF7_258                 |     2|
|417   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_259                                      |     3|
|418   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_260                 |     2|
|419   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_261                                      |     3|
|420   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_262                 |     2|
|421   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_263                                      |     3|
|422   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_264                 |     2|
|423   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_265                                      |     3|
|424   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_266                 |     2|
|425   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_267                                      |     3|
|426   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_268                 |     2|
|427   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_269                                      |     3|
|428   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_270                 |     2|
|429   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_271                                      |     3|
|430   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |microblaze_v10_0_6_MB_MUXF7_272                 |     2|
|431   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY               |     1|
|432   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_273           |     2|
|433   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_274           |     2|
|434   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_275           |     2|
|435   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_276           |     2|
|436   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_277           |     2|
|437   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_278           |     2|
|438   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_279           |     2|
|439   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_280           |     2|
|440   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_281           |     2|
|441   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_282           |     2|
|442   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_283           |     2|
|443   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_284           |     2|
|444   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_285           |     2|
|445   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_286           |     2|
|446   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_287           |     2|
|447   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_288           |     2|
|448   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_289           |     2|
|449   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_290           |     2|
|450   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_291           |     2|
|451   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_292           |     2|
|452   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |microblaze_v10_0_6_MB_MUXCY_XORCY_293           |     2|
|453   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_294           |     2|
|454   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_295           |     2|
|455   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_296           |     2|
|456   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_297           |     2|
|457   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_298           |     2|
|458   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_299           |     2|
|459   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_300           |     2|
|460   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |microblaze_v10_0_6_MB_MUXCY_XORCY_301           |     2|
|461   |              PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                             |   579|
|462   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_115                                      |     4|
|463   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |microblaze_v10_0_6_MB_LUT6                      |     1|
|464   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_116                                      |     4|
|465   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |microblaze_v10_0_6_MB_LUT6_117                  |     1|
|466   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_118                                      |     1|
|467   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |microblaze_v10_0_6_MB_LUT6_119                  |     1|
|468   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_120                                      |    43|
|469   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |microblaze_v10_0_6_MB_LUT6_121                  |     1|
|470   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |microblaze_v10_0_6_MB_LUT6__parameterized0      |     1|
|471   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |microblaze_v10_0_6_MB_MUXF7                     |     2|
|472   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_122                                      |    13|
|473   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_123                 |     1|
|474   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_124                                      |     4|
|475   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_125                 |     1|
|476   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_126                                      |     3|
|477   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_127                 |     1|
|478   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_128                                      |     1|
|479   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_129                 |     1|
|480   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_130                                      |     2|
|481   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_131                 |     1|
|482   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_132                                      |     2|
|483   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_133                 |     1|
|484   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_134                                      |     1|
|485   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_135                 |     1|
|486   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_136                                      |    18|
|487   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_137                 |     1|
|488   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_138                                      |     4|
|489   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_139                 |     1|
|490   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_140                                      |     4|
|491   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_141                 |     1|
|492   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_142                                      |     5|
|493   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_143                 |     1|
|494   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_144                                      |     9|
|495   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_145                 |     1|
|496   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_146                                      |     2|
|497   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_147                 |     1|
|498   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_148                                      |     4|
|499   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_149                 |     1|
|500   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_150                                      |     3|
|501   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_151                 |     1|
|502   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_152                                      |     3|
|503   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_153                 |     1|
|504   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_154                                      |     2|
|505   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_155                 |     1|
|506   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_156                                      |     4|
|507   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_157                 |     1|
|508   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_158                                      |     2|
|509   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_159                 |     1|
|510   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_160                                      |     3|
|511   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_161                 |     1|
|512   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_162                                      |     2|
|513   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_163                 |     1|
|514   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_164                                      |     2|
|515   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_165                 |     1|
|516   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_166                                      |     3|
|517   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_167                 |     1|
|518   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_168                                      |     5|
|519   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_169                 |     1|
|520   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_170                                      |     3|
|521   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_171                 |     1|
|522   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_172                                      |    71|
|523   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_173                 |     1|
|524   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_174                                      |    68|
|525   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_175                 |     1|
|526   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_176                                      |     3|
|527   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_177                 |     1|
|528   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_178                                      |     1|
|529   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_179                 |     1|
|530   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_180                                      |     1|
|531   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_181                 |     1|
|532   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_182                                      |     3|
|533   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_183                 |     1|
|534   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_184                                      |     1|
|535   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_185                 |     1|
|536   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_186                                      |    38|
|537   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_187                 |     1|
|538   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_188                                      |    10|
|539   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_189                 |     1|
|540   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_190                                      |    16|
|541   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_191                 |     1|
|542   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_192                                      |    28|
|543   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_193                 |     1|
|544   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_194                                      |     2|
|545   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |microblaze_v10_0_6_MB_MUXF7_195                 |     1|
|546   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_196                                      |    11|
|547   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_197                 |     1|
|548   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_198                                      |    10|
|549   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_199                 |     1|
|550   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_200                                      |     7|
|551   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_201                 |     1|
|552   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_202                                      |     3|
|553   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_203                 |     1|
|554   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_204                                      |     1|
|555   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_205                 |     1|
|556   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_206                                      |     5|
|557   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |microblaze_v10_0_6_MB_MUXF7_207                 |     1|
|558   |                Last_Sel_DFF                                                         |MB_FDS                                          |    44|
|559   |                Mux_Select_Empty_LUT6                                                |microblaze_v10_0_6_MB_LUT6__parameterized1      |     1|
|560   |                Mux_Select_OF_Valid_LUT6                                             |microblaze_v10_0_6_MB_LUT6__parameterized2      |     1|
|561   |                OF_Valid_DFF                                                         |MB_FDR_208                                      |     4|
|562   |              \Use_MuxCy[10].OF_Piperun_Stage                                        |microblaze_v10_0_6_carry_and                    |     1|
|563   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_114                 |     1|
|564   |              \Use_MuxCy[11].OF_Piperun_Stage                                        |microblaze_v10_0_6_carry_and_59                 |     8|
|565   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_113                 |     8|
|566   |              \Use_MuxCy[1].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_60                 |     1|
|567   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_112                 |     1|
|568   |              \Use_MuxCy[2].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_61                 |     2|
|569   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_111                 |     2|
|570   |              \Use_MuxCy[3].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_62                 |     6|
|571   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_110                 |     6|
|572   |              \Use_MuxCy[4].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_63                 |     1|
|573   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_109                 |     1|
|574   |              \Use_MuxCy[5].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_64                 |     1|
|575   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_108                 |     1|
|576   |              \Use_MuxCy[6].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_65                 |     1|
|577   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_107                 |     1|
|578   |              \Use_MuxCy[7].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_66                 |     1|
|579   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_106                 |     1|
|580   |              \Use_MuxCy[8].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_67                 |     1|
|581   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_105                 |     1|
|582   |              \Use_MuxCy[9].OF_Piperun_Stage                                         |microblaze_v10_0_6_carry_and_68                 |     1|
|583   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_104                 |     1|
|584   |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |microblaze_v10_0_6_MB_FDRE                      |     2|
|585   |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |microblaze_v10_0_6_MB_FDRE_69                   |     2|
|586   |              \Using_FPGA_2.ex_byte_access_i_Inst                                    |microblaze_v10_0_6_MB_FDRE_70                   |    11|
|587   |              \Using_FPGA_2.ex_doublet_access_i_Inst                                 |microblaze_v10_0_6_MB_FDRE_71                   |     1|
|588   |              \Using_FPGA_2.ex_is_load_instr_Inst                                    |microblaze_v10_0_6_MB_FDRE_72                   |     5|
|589   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |microblaze_v10_0_6_MB_FDRE_73                   |     2|
|590   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                     |microblaze_v10_0_6_MB_FDRE_74                   |     4|
|591   |              \Using_FPGA_2.ex_load_store_instr_Inst                                 |microblaze_v10_0_6_MB_FDRE_75                   |     6|
|592   |              \Using_FPGA_2.ex_reverse_mem_access_inst                               |microblaze_v10_0_6_MB_FDRE_76                   |     5|
|593   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |microblaze_v10_0_6_MB_FDRE_77                   |     2|
|594   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                          |     4|
|595   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |microblaze_v10_0_6_MB_LUT6__parameterized3      |     1|
|596   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |microblaze_v10_0_6_MB_LUT6__parameterized4      |     2|
|597   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |microblaze_v10_0_6_MB_LUT6__parameterized3_78   |     1|
|598   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |microblaze_v10_0_6_MB_LUT6__parameterized4_79   |     1|
|599   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |microblaze_v10_0_6_MB_LUT6__parameterized3_80   |     1|
|600   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |microblaze_v10_0_6_MB_LUT6__parameterized4_81   |     2|
|601   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |microblaze_v10_0_6_MB_LUT6__parameterized3_82   |     1|
|602   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |microblaze_v10_0_6_MB_LUT6__parameterized4_83   |     2|
|603   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |microblaze_v10_0_6_MB_LUT6__parameterized3_84   |     1|
|604   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |microblaze_v10_0_6_MB_LUT6__parameterized4_85   |     1|
|605   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |microblaze_v10_0_6_MB_LUT6__parameterized3_86   |     1|
|606   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |microblaze_v10_0_6_MB_LUT6__parameterized4_87   |     1|
|607   |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |microblaze_v10_0_6_carry_and_88                 |     1|
|608   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_103                 |     1|
|609   |              if_pc_incr_carry_and_0                                                 |microblaze_v10_0_6_carry_and_89                 |     2|
|610   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_102                 |     2|
|611   |              if_pc_incr_carry_and_3                                                 |microblaze_v10_0_6_carry_and_90                 |     1|
|612   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_101                 |     1|
|613   |              jump_logic_I1                                                          |jump_logic                                      |    65|
|614   |                MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_6_MB_MUXCY_95                  |     1|
|615   |                MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_6_MB_MUXCY_96                  |     3|
|616   |                MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_6_MB_MUXCY_97                  |     2|
|617   |                MUXCY_JUMP_CARRY4                                                    |microblaze_v10_0_6_MB_MUXCY_98                  |     2|
|618   |                MUXCY_JUMP_CARRY5                                                    |microblaze_v10_0_6_MB_MUXCY_99                  |     1|
|619   |                MUXCY_JUMP_CARRY6                                                    |microblaze_v10_0_6_MB_MUXCY_100                 |    45|
|620   |              mem_PipeRun_carry_and                                                  |microblaze_v10_0_6_carry_and_91                 |     4|
|621   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_94                  |     4|
|622   |              mem_wait_on_ready_N_carry_or                                           |microblaze_v10_0_6_carry_or_92                  |     2|
|623   |                MUXCY_I                                                              |microblaze_v10_0_6_MB_MUXCY_93                  |     2|
|624   |            \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                                  |   106|
|625   |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                                      |     1|
|626   |            \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                           |   414|
|627   |              \Serial_Dbg_Intf.SRL16E_1                                              |microblaze_v10_0_6_MB_SRL16E                    |     1|
|628   |              \Serial_Dbg_Intf.SRL16E_2                                              |microblaze_v10_0_6_MB_SRL16E__parameterized0    |     1|
|629   |              \Serial_Dbg_Intf.SRL16E_3                                              |microblaze_v10_0_6_MB_SRL16E__parameterized3    |     1|
|630   |              \Serial_Dbg_Intf.SRL16E_4                                              |microblaze_v10_0_6_MB_SRL16E__parameterized4    |     6|
|631   |              \Serial_Dbg_Intf.SRL16E_7                                              |microblaze_v10_0_6_MB_SRL16E__parameterized0_18 |     1|
|632   |              \Serial_Dbg_Intf.SRL16E_8                                              |microblaze_v10_0_6_MB_SRL16E__parameterized0_19 |     1|
|633   |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized1    |     1|
|634   |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized2    |     3|
|635   |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized0_20 |     1|
|636   |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized0_21 |     1|
|637   |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized1_22 |     1|
|638   |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized2_23 |     2|
|639   |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized0_24 |     1|
|640   |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |microblaze_v10_0_6_MB_SRL16E__parameterized0_25 |     1|
|641   |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2                     |     1|
|642   |              \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                                     |     1|
|643   |                \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_58                  |     1|
|644   |              \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4                     |     2|
|645   |              \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_26                  |     2|
|646   |              \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_27                  |     1|
|647   |              \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1                     |    30|
|648   |                \sync_bits[0].sync_bit                                               |mb_sync_bit_48                                  |     3|
|649   |                \sync_bits[1].sync_bit                                               |mb_sync_bit_49                                  |     3|
|650   |                \sync_bits[2].sync_bit                                               |mb_sync_bit_50                                  |     4|
|651   |                \sync_bits[3].sync_bit                                               |mb_sync_bit_51                                  |     3|
|652   |                \sync_bits[4].sync_bit                                               |mb_sync_bit_52                                  |     3|
|653   |                \sync_bits[5].sync_bit                                               |mb_sync_bit_53                                  |     2|
|654   |                \sync_bits[6].sync_bit                                               |mb_sync_bit_54                                  |     3|
|655   |                \sync_bits[7].sync_bit                                               |mb_sync_bit_55                                  |     4|
|656   |                \sync_bits[8].sync_bit                                               |mb_sync_bit_56                                  |     3|
|657   |                \sync_bits[9].sync_bit                                               |mb_sync_bit_57                                  |     2|
|658   |              \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_28                  |     1|
|659   |              \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_29                  |     1|
|660   |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                                     |    24|
|661   |                \Compare[0].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_32                  |     1|
|662   |                \Compare[0].SRLC16E_I                                                |MB_SRLC16E                                      |     4|
|663   |                \Compare[1].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_33                  |     1|
|664   |                \Compare[1].SRLC16E_I                                                |MB_SRLC16E_34                                   |     1|
|665   |                \Compare[2].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_35                  |     1|
|666   |                \Compare[2].SRLC16E_I                                                |MB_SRLC16E_36                                   |     1|
|667   |                \Compare[3].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_37                  |     1|
|668   |                \Compare[3].SRLC16E_I                                                |MB_SRLC16E_38                                   |     1|
|669   |                \Compare[4].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_39                  |     1|
|670   |                \Compare[4].SRLC16E_I                                                |MB_SRLC16E_40                                   |     1|
|671   |                \Compare[5].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_41                  |     1|
|672   |                \Compare[5].SRLC16E_I                                                |MB_SRLC16E_42                                   |     1|
|673   |                \Compare[6].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_43                  |     1|
|674   |                \Compare[6].SRLC16E_I                                                |MB_SRLC16E_44                                   |     1|
|675   |                \Compare[7].MUXCY_I                                                  |microblaze_v10_0_6_MB_MUXCY_45                  |     1|
|676   |                \Compare[7].SRLC16E_I                                                |MB_SRLC16E_46                                   |     1|
|677   |                \The_First_BreakPoints.MUXCY_Post                                    |microblaze_v10_0_6_MB_MUXCY_47                  |     5|
|678   |              sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_30                  |     2|
|679   |              sync_trig_out_0                                                        |mb_sync_bit__parameterized4_31                  |     3|
|680   |            instr_mux_I                                                              |instr_mux                                       |    19|
|681   |              \Mux_LD.LD_inst                                                        |mux_bus                                         |    19|
|682   |                \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3                       |     1|
|683   |                \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_3                     |     1|
|684   |                \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_4                     |     1|
|685   |                \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_5                     |     1|
|686   |                \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_6                     |     1|
|687   |                \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_7                     |     1|
|688   |                \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_8                     |     1|
|689   |                \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_9                     |     1|
|690   |                \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_10                    |     1|
|691   |                \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_11                    |     4|
|692   |                \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_12                    |     1|
|693   |                \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_13                    |     1|
|694   |                \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_14                    |     1|
|695   |                \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_15                    |     1|
|696   |                \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_16                    |     1|
|697   |                \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_17                    |     1|
|698   |            mem_databus_ready_sel_carry_or                                           |microblaze_v10_0_6_carry_or                     |     1|
|699   |              MUXCY_I                                                                |microblaze_v10_0_6_MB_MUXCY                     |     1|
|700   |          Reset_DFF                                                                  |mb_sync_bit                                     |     2|
|701   |          \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_1                                   |     3|
|702   |          \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_2                                   |     2|
|703   |    rst_clk_wiz_1_100M                                                               |design_uart_rst_clk_wiz_1_100M_0                |    66|
|704   |      U0                                                                             |proc_sys_reset                                  |    66|
|705   |        EXT_LPF                                                                      |lpf                                             |    23|
|706   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |cdc_sync                                        |     6|
|707   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |cdc_sync_0                                      |     6|
|708   |        SEQ                                                                          |sequence_psr                                    |    38|
|709   |          SEQ_COUNTER                                                                |upcnt_n                                         |    13|
|710   |    microblaze_0_local_memory                                                        |microblaze_0_local_memory_imp_UXHIJP            |   258|
|711   |      dlmb_bram_if_cntlr                                                             |design_uart_dlmb_bram_if_cntlr_0                |     8|
|712   |        U0                                                                           |lmb_bram_if_cntlr                               |     8|
|713   |      dlmb_v10                                                                       |design_uart_dlmb_v10_0                          |     1|
|714   |        U0                                                                           |lmb_v10__1                                      |     1|
|715   |      ilmb_bram_if_cntlr                                                             |design_uart_ilmb_bram_if_cntlr_0                |     7|
|716   |        U0                                                                           |lmb_bram_if_cntlr__parameterized1               |     7|
|717   |      ilmb_v10                                                                       |design_uart_ilmb_v10_0                          |     1|
|718   |        U0                                                                           |lmb_v10                                         |     1|
|719   |      lmb_bram                                                                       |design_uart_lmb_bram_0                          |   241|
|720   |        U0                                                                           |blk_mem_gen_v8_4_1                              |   241|
|721   |          inst_blk_mem_gen                                                           |blk_mem_gen_v8_4_1_synth                        |   241|
|722   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                   |blk_mem_gen_top                                 |   241|
|723   |              \valid.cstr                                                            |blk_mem_gen_generic_cstr                        |   241|
|724   |                \has_mux_a.A                                                         |blk_mem_gen_mux                                 |    33|
|725   |                \has_mux_b.B                                                         |blk_mem_gen_mux__parameterized0                 |    34|
|726   |                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width                          |     2|
|727   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper                        |     2|
|728   |                \ramloop[10].ram.r                                                   |blk_mem_gen_prim_width__parameterized9          |     2|
|729   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized9        |     2|
|730   |                \ramloop[11].ram.r                                                   |blk_mem_gen_prim_width__parameterized10         |     2|
|731   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized10       |     2|
|732   |                \ramloop[12].ram.r                                                   |blk_mem_gen_prim_width__parameterized11         |     2|
|733   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized11       |     2|
|734   |                \ramloop[13].ram.r                                                   |blk_mem_gen_prim_width__parameterized12         |     2|
|735   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized12       |     2|
|736   |                \ramloop[14].ram.r                                                   |blk_mem_gen_prim_width__parameterized13         |     2|
|737   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized13       |     2|
|738   |                \ramloop[15].ram.r                                                   |blk_mem_gen_prim_width__parameterized14         |     2|
|739   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized14       |     2|
|740   |                \ramloop[16].ram.r                                                   |blk_mem_gen_prim_width__parameterized15         |     2|
|741   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized15       |     2|
|742   |                \ramloop[17].ram.r                                                   |blk_mem_gen_prim_width__parameterized16         |     2|
|743   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized16       |     2|
|744   |                \ramloop[18].ram.r                                                   |blk_mem_gen_prim_width__parameterized17         |     2|
|745   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized17       |     2|
|746   |                \ramloop[19].ram.r                                                   |blk_mem_gen_prim_width__parameterized18         |     2|
|747   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized18       |     2|
|748   |                \ramloop[1].ram.r                                                    |blk_mem_gen_prim_width__parameterized0          |     2|
|749   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized0        |     2|
|750   |                \ramloop[20].ram.r                                                   |blk_mem_gen_prim_width__parameterized19         |     2|
|751   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized19       |     2|
|752   |                \ramloop[21].ram.r                                                   |blk_mem_gen_prim_width__parameterized20         |     2|
|753   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized20       |     2|
|754   |                \ramloop[22].ram.r                                                   |blk_mem_gen_prim_width__parameterized21         |     2|
|755   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized21       |     2|
|756   |                \ramloop[23].ram.r                                                   |blk_mem_gen_prim_width__parameterized22         |     2|
|757   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized22       |     2|
|758   |                \ramloop[24].ram.r                                                   |blk_mem_gen_prim_width__parameterized23         |     2|
|759   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized23       |     2|
|760   |                \ramloop[25].ram.r                                                   |blk_mem_gen_prim_width__parameterized24         |     2|
|761   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized24       |     2|
|762   |                \ramloop[26].ram.r                                                   |blk_mem_gen_prim_width__parameterized25         |     2|
|763   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized25       |     2|
|764   |                \ramloop[27].ram.r                                                   |blk_mem_gen_prim_width__parameterized26         |     2|
|765   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized26       |     2|
|766   |                \ramloop[28].ram.r                                                   |blk_mem_gen_prim_width__parameterized27         |     2|
|767   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized27       |     2|
|768   |                \ramloop[29].ram.r                                                   |blk_mem_gen_prim_width__parameterized28         |     2|
|769   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized28       |     2|
|770   |                \ramloop[2].ram.r                                                    |blk_mem_gen_prim_width__parameterized1          |     2|
|771   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized1        |     2|
|772   |                \ramloop[30].ram.r                                                   |blk_mem_gen_prim_width__parameterized29         |     2|
|773   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized29       |     2|
|774   |                \ramloop[31].ram.r                                                   |blk_mem_gen_prim_width__parameterized30         |     2|
|775   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized30       |     2|
|776   |                \ramloop[32].ram.r                                                   |blk_mem_gen_prim_width__parameterized31         |     2|
|777   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized31       |     2|
|778   |                \ramloop[33].ram.r                                                   |blk_mem_gen_prim_width__parameterized32         |     2|
|779   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized32       |     2|
|780   |                \ramloop[34].ram.r                                                   |blk_mem_gen_prim_width__parameterized33         |     2|
|781   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized33       |     2|
|782   |                \ramloop[35].ram.r                                                   |blk_mem_gen_prim_width__parameterized34         |     2|
|783   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized34       |     2|
|784   |                \ramloop[36].ram.r                                                   |blk_mem_gen_prim_width__parameterized35         |     2|
|785   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized35       |     2|
|786   |                \ramloop[37].ram.r                                                   |blk_mem_gen_prim_width__parameterized36         |     2|
|787   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized36       |     2|
|788   |                \ramloop[38].ram.r                                                   |blk_mem_gen_prim_width__parameterized37         |     2|
|789   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized37       |     2|
|790   |                \ramloop[39].ram.r                                                   |blk_mem_gen_prim_width__parameterized38         |     2|
|791   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized38       |     2|
|792   |                \ramloop[3].ram.r                                                    |blk_mem_gen_prim_width__parameterized2          |     2|
|793   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized2        |     2|
|794   |                \ramloop[40].ram.r                                                   |blk_mem_gen_prim_width__parameterized39         |     2|
|795   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized39       |     2|
|796   |                \ramloop[41].ram.r                                                   |blk_mem_gen_prim_width__parameterized40         |     2|
|797   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized40       |     2|
|798   |                \ramloop[42].ram.r                                                   |blk_mem_gen_prim_width__parameterized41         |     2|
|799   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized41       |     2|
|800   |                \ramloop[43].ram.r                                                   |blk_mem_gen_prim_width__parameterized42         |     2|
|801   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized42       |     2|
|802   |                \ramloop[44].ram.r                                                   |blk_mem_gen_prim_width__parameterized43         |     2|
|803   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized43       |     2|
|804   |                \ramloop[45].ram.r                                                   |blk_mem_gen_prim_width__parameterized44         |     2|
|805   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized44       |     2|
|806   |                \ramloop[46].ram.r                                                   |blk_mem_gen_prim_width__parameterized45         |     2|
|807   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized45       |     2|
|808   |                \ramloop[47].ram.r                                                   |blk_mem_gen_prim_width__parameterized46         |     2|
|809   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized46       |     2|
|810   |                \ramloop[48].ram.r                                                   |blk_mem_gen_prim_width__parameterized47         |     2|
|811   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized47       |     2|
|812   |                \ramloop[49].ram.r                                                   |blk_mem_gen_prim_width__parameterized48         |     2|
|813   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized48       |     2|
|814   |                \ramloop[4].ram.r                                                    |blk_mem_gen_prim_width__parameterized3          |     2|
|815   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized3        |     2|
|816   |                \ramloop[50].ram.r                                                   |blk_mem_gen_prim_width__parameterized49         |     2|
|817   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized49       |     2|
|818   |                \ramloop[51].ram.r                                                   |blk_mem_gen_prim_width__parameterized50         |     2|
|819   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized50       |     2|
|820   |                \ramloop[52].ram.r                                                   |blk_mem_gen_prim_width__parameterized51         |     2|
|821   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized51       |     2|
|822   |                \ramloop[53].ram.r                                                   |blk_mem_gen_prim_width__parameterized52         |     2|
|823   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized52       |     2|
|824   |                \ramloop[54].ram.r                                                   |blk_mem_gen_prim_width__parameterized53         |     2|
|825   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized53       |     2|
|826   |                \ramloop[55].ram.r                                                   |blk_mem_gen_prim_width__parameterized54         |     2|
|827   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized54       |     2|
|828   |                \ramloop[56].ram.r                                                   |blk_mem_gen_prim_width__parameterized55         |     2|
|829   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized55       |     2|
|830   |                \ramloop[57].ram.r                                                   |blk_mem_gen_prim_width__parameterized56         |     2|
|831   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized56       |     2|
|832   |                \ramloop[58].ram.r                                                   |blk_mem_gen_prim_width__parameterized57         |     2|
|833   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized57       |     2|
|834   |                \ramloop[59].ram.r                                                   |blk_mem_gen_prim_width__parameterized58         |     2|
|835   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized58       |     2|
|836   |                \ramloop[5].ram.r                                                    |blk_mem_gen_prim_width__parameterized4          |     2|
|837   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized4        |     2|
|838   |                \ramloop[60].ram.r                                                   |blk_mem_gen_prim_width__parameterized59         |     2|
|839   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized59       |     2|
|840   |                \ramloop[61].ram.r                                                   |blk_mem_gen_prim_width__parameterized60         |     2|
|841   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized60       |     2|
|842   |                \ramloop[62].ram.r                                                   |blk_mem_gen_prim_width__parameterized61         |    44|
|843   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized61       |    30|
|844   |                \ramloop[63].ram.r                                                   |blk_mem_gen_prim_width__parameterized62         |     6|
|845   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized62       |     2|
|846   |                \ramloop[6].ram.r                                                    |blk_mem_gen_prim_width__parameterized5          |     2|
|847   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized5        |     2|
|848   |                \ramloop[7].ram.r                                                    |blk_mem_gen_prim_width__parameterized6          |     2|
|849   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized6        |     2|
|850   |                \ramloop[8].ram.r                                                    |blk_mem_gen_prim_width__parameterized7          |     2|
|851   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized7        |     2|
|852   |                \ramloop[9].ram.r                                                    |blk_mem_gen_prim_width__parameterized8          |     2|
|853   |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized8        |     2|
+------+-------------------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 81739 ; free virtual = 191742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31615 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:04 ; elapsed = 00:04:33 . Memory (MB): peak = 2214.301 ; gain = 452.906 ; free physical = 81692 ; free virtual = 191789
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2214.301 ; gain = 631.375 ; free physical = 81675 ; free virtual = 191800
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 712 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 268 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 95 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
684 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:05:32 . Memory (MB): peak = 2214.301 ; gain = 818.914 ; free physical = 81028 ; free virtual = 191851
INFO: [Common 17-1381] The checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/design_uart_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2238.316 ; gain = 24.016 ; free physical = 81051 ; free virtual = 191862
INFO: [runtcl-4] Executing : report_utilization -file design_uart_wrapper_utilization_synth.rpt -pb design_uart_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2238.316 ; gain = 0.000 ; free physical = 81052 ; free virtual = 191862
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 09:23:41 2024...
