# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../03/ALU/ALU.srcs/sources_1/new/ALU.vhd" \
"../../../../reconfigurable_alu.srcs/sources_1/new/FullALU.vhd" \
"../../../../reconfigurable_alu.srcs/sim_1/new/tb_enh_alu.vhd" \

# Do not sort compile order
nosort
