#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002793b6576b0 .scope module, "IF_TB" "IF_TB" 2 8;
 .timescale 0 0;
v000002793b61d970_0 .var "PCSrc", 0 0;
v000002793b61da10_0 .var "PCWrite", 0 0;
v000002793b661c10_0 .var "clk", 0 0;
o000002793b66f008 .functor BUFZ 1, C4<z>; HiZ drive
v000002793b661350_0 .net "clock", 0 0, o000002793b66f008;  0 drivers
v000002793b661670_0 .net "outputMux", 15 0, v000002793b666ba0_0;  1 drivers
v000002793b661530_0 .net "outputPC", 15 0, v000002793b6681f0_0;  1 drivers
v000002793b661ad0_0 .var "outputPC4", 15 0;
v000002793b661710_0 .net "outputPC4plus", 15 0, v000002793b61d790_0;  1 drivers
v000002793b661b70_0 .var "shiftAddress", 15 0;
S_000002793b657840 .scope module, "mux" "MuxIF" 2 39, 3 1 0, S_000002793b6576b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 16 "inputPC4Mux";
    .port_info 3 /INPUT 16 "signalShifted";
    .port_info 4 /OUTPUT 16 "response";
v000002793b6669c0_0 .net "PCSrc", 0 0, v000002793b61d970_0;  1 drivers
v000002793b666a60_0 .net "clock", 0 0, o000002793b66f008;  alias, 0 drivers
v000002793b666b00_0 .net "inputPC4Mux", 15 0, v000002793b661ad0_0;  1 drivers
v000002793b666ba0_0 .var "response", 15 0;
v000002793b666c40_0 .net "signalShifted", 15 0, v000002793b661b70_0;  1 drivers
E_000002793b61ac60 .event anyedge, v000002793b6669c0_0, v000002793b666c40_0, v000002793b666b00_0;
S_000002793b668060 .scope module, "pc" "PC" 2 47, 4 1 0, S_000002793b6576b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "inp";
    .port_info 2 /OUTPUT 16 "outp";
v000002793b666ce0_0 .net "clock", 0 0, o000002793b66f008;  alias, 0 drivers
v000002793b666d80_0 .net "inp", 15 0, v000002793b666ba0_0;  alias, 1 drivers
v000002793b6681f0_0 .var "outp", 15 0;
E_000002793b61a8a0 .event anyedge, v000002793b666ba0_0;
S_000002793b668290 .scope module, "pc4" "AddPC4" 2 53, 5 1 0, S_000002793b6576b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "PC";
    .port_info 2 /OUTPUT 16 "PC4";
    .port_info 3 /INPUT 1 "PCWrite";
v000002793b668420_0 .net "PC", 15 0, v000002793b661ad0_0;  alias, 1 drivers
v000002793b61d790_0 .var "PC4", 15 0;
v000002793b61d830_0 .net "PCWrite", 0 0, v000002793b61da10_0;  1 drivers
v000002793b61d8d0_0 .net "clock", 0 0, o000002793b66f008;  alias, 0 drivers
E_000002793b61a960 .event anyedge, v000002793b61d830_0, v000002793b666b00_0;
    .scope S_000002793b657840;
T_0 ;
    %wait E_000002793b61ac60;
    %load/vec4 v000002793b6669c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002793b666c40_0;
    %assign/vec4 v000002793b666ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002793b666b00_0;
    %assign/vec4 v000002793b666ba0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002793b668060;
T_1 ;
    %wait E_000002793b61a8a0;
    %load/vec4 v000002793b666d80_0;
    %store/vec4 v000002793b6681f0_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002793b668290;
T_2 ;
    %wait E_000002793b61a960;
    %load/vec4 v000002793b61d830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000002793b668420_0;
    %store/vec4 v000002793b61d790_0, 0, 16;
T_2.0 ;
    %load/vec4 v000002793b61d830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000002793b668420_0;
    %addi 4, 0, 16;
    %store/vec4 v000002793b61d790_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002793b6576b0;
T_3 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002793b661ad0_0, 0, 16;
    %vpi_call 2 24 "$monitor", "clock = %b, PCsrc = %b , PC4 = %b", v000002793b661c10_0, v000002793b61d970_0, v000002793b661710_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002793b661c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002793b61d970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002793b61da10_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002793b6576b0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v000002793b661c10_0;
    %nor/r;
    %store/vec4 v000002793b661c10_0, 0, 1;
    %load/vec4 v000002793b61d970_0;
    %nor/r;
    %store/vec4 v000002793b61d970_0, 0, 1;
    %load/vec4 v000002793b61da10_0;
    %nor/r;
    %store/vec4 v000002793b61da10_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "IF_TB.v";
    "./../Processador\MuxIF.v";
    "./../Processador\PC.v";
    "./../Processador\AddPC4.v";
