// Seed: 2187172630
module module_0;
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1;
  assign id_1 = 1 == id_1;
  wire id_2;
  module_0 modCall_1 ();
  time id_3 = 1;
endmodule
program module_2 (
    output supply0 id_0,
    input  supply1 id_1
);
  supply1 id_3, id_4 = -1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
  logic [7:0][-1] id_8;
  wire id_9, id_10, id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
