<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mnozac.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CNTR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CNTR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CNTR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CNTR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNTR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CNTR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CNTR.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CNTR.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CNTR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CNTR_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CNTR_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CNTR_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="COUNTER_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CPU.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mnoyactb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mnoyactb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mnoyactb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mnozac.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mnozac.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mnozac.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mnozac.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mnozac.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mnozac.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mnozac.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mnozac.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mnozac.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mnozac_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mnozac_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mnozac_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544192561" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544192561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544616874" xil_pn:in_ck="-2006068296684934795" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544616873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../LPRS1_Lab09/procRamRom/command_list.vhd"/>
      <outfile xil_pn:name="../../LPRS1_Lab09/procRamRom/mux_generics.vhd"/>
      <outfile xil_pn:name="ALCell.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="SH_REG.vhd"/>
      <outfile xil_pn:name="SH_REG_tb.vhd"/>
      <outfile xil_pn:name="fullAdder.vhd"/>
      <outfile xil_pn:name="mnoyactb.vhd"/>
      <outfile xil_pn:name="mnozac.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544192561" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8851297586225563885" xil_pn:start_ts="1544192561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544192561" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5428441306545770897" xil_pn:start_ts="1544192561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544616018" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3192911011352464198" xil_pn:start_ts="1544616018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544616874" xil_pn:in_ck="-2006068296684934795" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544616874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../LPRS1_Lab09/procRamRom/command_list.vhd"/>
      <outfile xil_pn:name="../../LPRS1_Lab09/procRamRom/mux_generics.vhd"/>
      <outfile xil_pn:name="ALCell.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="SH_REG.vhd"/>
      <outfile xil_pn:name="SH_REG_tb.vhd"/>
      <outfile xil_pn:name="fullAdder.vhd"/>
      <outfile xil_pn:name="mnoyactb.vhd"/>
      <outfile xil_pn:name="mnozac.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544619466" xil_pn:in_ck="-2006068296684934795" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1341095822983930502" xil_pn:start_ts="1544619462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mnoyactb_beh.prj"/>
      <outfile xil_pn:name="mnoyactb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544619466" xil_pn:in_ck="140007988944196912" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3982898545284454387" xil_pn:start_ts="1544619466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mnoyactb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1543921228" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1543921228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544194844" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4677314550763756951" xil_pn:start_ts="1544194844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544194844" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3192911011352464198" xil_pn:start_ts="1544194844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544194844" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544194844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544194844" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7504625606361864043" xil_pn:start_ts="1544194844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544194844" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1544194844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544194844" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4438606537678442300" xil_pn:start_ts="1544194844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544195472" xil_pn:in_ck="8258021761023199947" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="490165342535725139" xil_pn:start_ts="1544195463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="CPU.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mnozac.lso"/>
      <outfile xil_pn:name="mnozac.ngc"/>
      <outfile xil_pn:name="mnozac.ngr"/>
      <outfile xil_pn:name="mnozac.prj"/>
      <outfile xil_pn:name="mnozac.stx"/>
      <outfile xil_pn:name="mnozac.syr"/>
      <outfile xil_pn:name="mnozac.xst"/>
      <outfile xil_pn:name="mnozac_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
