#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fced4f085a0 .scope module, "apb2_led_tb" "apb2_led_tb" 2 5;
 .timescale -9 -12;
P_0x7fced4f08710 .param/l "addr_width" 1 2 8, +C4<00000000000000000000000000001000>;
P_0x7fced4f08750 .param/l "data_width" 1 2 7, +C4<00000000000000000000000000100000>;
P_0x7fced4f08790 .param/l "strobe_count" 1 2 9, +C4<00000000000000000000000000000100>;
P_0x7fced4f087d0 .param/l "tick" 1 2 10, +C4<00000000000000000000000000000010>;
v0x7fced4f19ca0_0 .var "addr", 7 0;
v0x7fced4f19d30_0 .var "clk", 0 0;
v0x7fced4f19dc0_0 .var "enable", 0 0;
v0x7fced4f19e50_0 .net "led_state", 0 0, v0x7fced4f09190_0;  1 drivers
v0x7fced4f19ee0_0 .var "prot", 2 0;
v0x7fced4f19fb0_0 .net "rdata", 31 0, v0x7fced4f19520_0;  1 drivers
v0x7fced4f1a060_0 .net "ready", 0 0, v0x7fced4f195d0_0;  1 drivers
v0x7fced4f1a110_0 .var "rst_n", 0 0;
v0x7fced4f1a1c0_0 .var "sel", 0 0;
v0x7fced4f1a2f0_0 .net "slverr", 0 0, v0x7fced4f19820_0;  1 drivers
v0x7fced4f1a380_0 .var "strb", 3 0;
v0x7fced4f1a410_0 .var "wdata", 31 0;
v0x7fced4f1a4c0_0 .var "write", 0 0;
S_0x7fced4f08a10 .scope module, "led_" "apb2_led" 2 27, 3 7 0, S_0x7fced4f085a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "preset_n";
    .port_info 2 /INPUT 1 "penable";
    .port_info 3 /INPUT 1 "pwrite";
    .port_info 4 /INPUT 8 "paddr";
    .port_info 5 /INPUT 32 "pwdata";
    .port_info 6 /INPUT 4 "pstrb";
    .port_info 7 /INPUT 3 "pprot";
    .port_info 8 /INPUT 1 "psel";
    .port_info 9 /OUTPUT 32 "prdata";
    .port_info 10 /OUTPUT 1 "pready";
    .port_info 11 /OUTPUT 1 "pslverr";
    .port_info 12 /OUTPUT 1 "led_state";
P_0x7fced4f08b80 .param/l "addr_width" 0 3 23, +C4<00000000000000000000000000001000>;
P_0x7fced4f08bc0 .param/l "data_width" 0 3 22, +C4<00000000000000000000000000100000>;
P_0x7fced4f08c00 .param/l "idle_state" 1 3 40, C4<00>;
P_0x7fced4f08c40 .param/l "led_count" 0 3 24, +C4<00000000000000000000000000000001>;
P_0x7fced4f08c80 .param/l "r_enable" 1 3 42, C4<10>;
P_0x7fced4f08cc0 .param/l "strobe_count" 1 3 25, +C4<00000000000000000000000000000100>;
P_0x7fced4f08d00 .param/l "w_enable" 1 3 41, C4<01>;
v0x7fced4f09190_0 .var "led_state", 0 0;
v0x7fced4f19230_0 .net "paddr", 7 0, v0x7fced4f19ca0_0;  1 drivers
v0x7fced4f192e0_0 .net "pclk", 0 0, v0x7fced4f19d30_0;  1 drivers
v0x7fced4f19390_0 .net "penable", 0 0, v0x7fced4f19dc0_0;  1 drivers
v0x7fced4f19430_0 .net "pprot", 2 0, v0x7fced4f19ee0_0;  1 drivers
v0x7fced4f19520_0 .var "prdata", 31 0;
v0x7fced4f195d0_0 .var "pready", 0 0;
v0x7fced4f19670_0 .net "preset_n", 0 0, v0x7fced4f1a110_0;  1 drivers
v0x7fced4f19710_0 .net "psel", 0 0, v0x7fced4f1a1c0_0;  1 drivers
v0x7fced4f19820_0 .var "pslverr", 0 0;
v0x7fced4f198b0_0 .net "pstrb", 3 0, v0x7fced4f1a380_0;  1 drivers
v0x7fced4f19960_0 .net "pwdata", 31 0, v0x7fced4f1a410_0;  1 drivers
v0x7fced4f19a10_0 .net "pwrite", 0 0, v0x7fced4f1a4c0_0;  1 drivers
v0x7fced4f19ab0_0 .var "state_", 1 0;
E_0x7fced4f09150/0 .event negedge, v0x7fced4f19670_0;
E_0x7fced4f09150/1 .event posedge, v0x7fced4f192e0_0;
E_0x7fced4f09150 .event/or E_0x7fced4f09150/0, E_0x7fced4f09150/1;
    .scope S_0x7fced4f08a10;
T_0 ;
    %wait E_0x7fced4f09150;
    %load/vec4 v0x7fced4f19670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fced4f19ab0_0, 0;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x7fced4f19520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fced4f195d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fced4f19820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fced4f09190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fced4f19ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fced4f19ab0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x7fced4f19520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fced4f195d0_0, 0;
    %load/vec4 v0x7fced4f19710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x7fced4f19a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fced4f19ab0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fced4f19ab0_0, 0;
T_0.10 ;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x7fced4f19710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.13, 9;
    %load/vec4 v0x7fced4f19a10_0;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x7fced4f19230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v0x7fced4f19960_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fced4f09190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced4f195d0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced4f19820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced4f195d0_0, 0;
T_0.15 ;
T_0.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fced4f19ab0_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7fced4f19710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v0x7fced4f19a10_0;
    %nor/r;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v0x7fced4f19230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %load/vec4 v0x7fced4f09190_0;
    %pad/u 32;
    %assign/vec4 v0x7fced4f19520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced4f195d0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced4f19820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fced4f195d0_0, 0;
T_0.20 ;
T_0.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fced4f19ab0_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fced4f085a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f19d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a110_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fced4f1a380_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fced4f19ee0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x7fced4f085a0;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0x7fced4f19d30_0;
    %inv;
    %store/vec4 v0x7fced4f19d30_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fced4f085a0;
T_3 ;
    %vpi_call 2 46 "$dumpfile", "apb2_led_tb" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fced4f085a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a4c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f1a110_0, 0, 1;
    %vpi_call 2 55 "$display", "Write value" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f1a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fced4f19ca0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fced4f1a410_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f1a1c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f19dc0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f19dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a1c0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 74 "$display", "Read value" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fced4f19ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f1a1c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f19dc0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f19dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a1c0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 92 "$display", "Write value" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f1a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fced4f19ca0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced4f1a410_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f1a1c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced4f19dc0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f19dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced4f1a1c0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "apb2_led_tb.v";
    "./apb2_led.v";
