
AVRASM ver. 2.1.30  E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm Wed Jul 06 16:01:45 2016

E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1088): warning: Register r5 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1089): warning: Register r4 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1090): warning: Register r7 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1091): warning: Register r6 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1092): warning: Register r9 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1093): warning: Register r8 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1094): warning: Register r11 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1095): warning: Register r10 already defined by the .DEF directive
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1096): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16A
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16A
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF _tx_wr_index=R6
                 	.DEF _tx_rd_index=R9
                 	.DEF _tx_counter=R8
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 004a 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0077 	JMP  _usart_rx_isr
000018 940c 0000 	JMP  0x00
00001a 940c 0096 	JMP  _usart_tx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000034 0000
000035 0000      	.DB  0x0,0x0,0x0,0x0
000036 0000      	.DB  0x0,0x0
                 
                 _0x0:
000037 6874
000038 7369
000039 6920
00003a 2073      	.DB  0x74,0x68,0x69,0x73,0x20,0x69,0x73,0x20
00003b 2061
00003c 6574
00003d 7473
E:\W\Projects\Hard-Wear\Industerial\kamyab\receiver\prg\Debug\List\v1.0.asm(1144): warning: .cseg .db misalignment - padding zero byte
00003e 0000      	.DB  0x61,0x20,0x74,0x65,0x73,0x74,0x0
                 _0x2000003:
00003f c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000040 0001      	.DW  0x01
000041 0002      	.DW  0x02
000042 0066      	.DW  __REG_BIT_VARS*2
                 
000043 0006      	.DW  0x06
000044 0004      	.DW  0x04
000045 0068      	.DW  __REG_VARS*2
                 
000046 0002      	.DW  0x02
000047 0170      	.DW  __base_y_G100
000048 007e      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000049 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00004a 94f8      	CLI
00004b 27ee      	CLR  R30
00004c bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004d e0f1      	LDI  R31,1
00004e bffb      	OUT  GICR,R31
00004f bfeb      	OUT  GICR,R30
000050 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000051 e08d      	LDI  R24,(14-2)+1
000052 e0a2      	LDI  R26,2
000053 27bb      	CLR  R27
                 __CLEAR_REG:
000054 93ed      	ST   X+,R30
000055 958a      	DEC  R24
000056 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000057 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000058 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000059 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00005a 93ed      	ST   X+,R30
00005b 9701      	SBIW R24,1
00005c f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005d e8e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005e e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00005f 9185      	LPM  R24,Z+
000060 9195      	LPM  R25,Z+
000061 9700      	SBIW R24,0
000062 f061      	BREQ __GLOBAL_INI_END
000063 91a5      	LPM  R26,Z+
000064 91b5      	LPM  R27,Z+
000065 9005      	LPM  R0,Z+
000066 9015      	LPM  R1,Z+
000067 01bf      	MOVW R22,R30
000068 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000069 9005      	LPM  R0,Z+
00006a 920d      	ST   X+,R0
00006b 9701      	SBIW R24,1
00006c f7e1      	BRNE __GLOBAL_INI_LOOP
00006d 01fb      	MOVW R30,R22
00006e cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00006f e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000070 bfed      	OUT  SPL,R30
000071 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000072 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000073 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000074 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000075 940c 00ad 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 7/6/2016
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 003A {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000077 93ea      	ST   -Y,R30
000078 93fa      	ST   -Y,R31
000079 b7ef      	IN   R30,SREG
00007a 93ea      	ST   -Y,R30
                 ; 0000 003B char status,data;
                 ; 0000 003C status=UCSRA;
00007b 931a      	ST   -Y,R17
00007c 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
00007d b11b      	IN   R17,11
                 ; 0000 003D data=UDR;
00007e b10c      	IN   R16,12
                 ; 0000 003E if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
00007f 2fe1      	MOV  R30,R17
000080 71ec      	ANDI R30,LOW(0x1C)
000081 f489      	BRNE _0x3
                 ; 0000 003F    {
                 ; 0000 0040    rx_buffer[rx_wr_index++]=data;
000082 2de5      	MOV  R30,R5
000083 9453      	INC  R5
000084 e0f0      	LDI  R31,0
000085 5ae0      	SUBI R30,LOW(-_rx_buffer)
000086 4ffe      	SBCI R31,HIGH(-_rx_buffer)
000087 8300      	ST   Z,R16
                 ; 0000 0041 #if RX_BUFFER_SIZE == 256
                 ; 0000 0042    // special case for receiver buffer size=256
                 ; 0000 0043    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0044 #else
                 ; 0000 0045    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000088 e0e8      	LDI  R30,LOW(8)
000089 15e5      	CP   R30,R5
00008a f409      	BRNE _0x4
00008b 2455      	CLR  R5
                 ; 0000 0046    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
00008c 9473      	INC  R7
00008d e0e8      	LDI  R30,LOW(8)
00008e 15e7      	CP   R30,R7
00008f f419      	BRNE _0x5
                 ; 0000 0047       {
                 ; 0000 0048       rx_counter=0;
000090 2477      	CLR  R7
                 ; 0000 0049       rx_buffer_overflow=1;
000091 9468      	SET
000092 f820      	BLD  R2,0
                 ; 0000 004A       }
                 ; 0000 004B #endif
                 ; 0000 004C    }
                 _0x5:
                 ; 0000 004D }
                 _0x3:
000093 9109      	LD   R16,Y+
000094 9119      	LD   R17,Y+
000095 c012      	RJMP _0x18
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0054 {
                 ; 0000 0055 char data;
                 ; 0000 0056 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0057 data=rx_buffer[rx_rd_index++];
                 ; 0000 0058 #if RX_BUFFER_SIZE != 256
                 ; 0000 0059 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 005A #endif
                 ; 0000 005B #asm("cli")
                 ; 0000 005C --rx_counter;
                 ; 0000 005D #asm("sei")
                 ; 0000 005E return data;
                 ; 0000 005F }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 8
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0075 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
000096 93ea      	ST   -Y,R30
000097 93fa      	ST   -Y,R31
000098 b7ef      	IN   R30,SREG
000099 93ea      	ST   -Y,R30
                 ; 0000 0076 if (tx_counter)
00009a 2088      	TST  R8
00009b f061      	BREQ _0xA
                 ; 0000 0077    {
                 ; 0000 0078    --tx_counter;
00009c 948a      	DEC  R8
                 ; 0000 0079    UDR=tx_buffer[tx_rd_index++];
00009d 2de9      	MOV  R30,R9
00009e 9493      	INC  R9
00009f e0f0      	LDI  R31,0
0000a0 59e8      	SUBI R30,LOW(-_tx_buffer)
0000a1 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0000a2 81e0      	LD   R30,Z
0000a3 b9ec      	OUT  0xC,R30
                 ; 0000 007A #if TX_BUFFER_SIZE != 256
                 ; 0000 007B    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000a4 e0e8      	LDI  R30,LOW(8)
0000a5 15e9      	CP   R30,R9
0000a6 f409      	BRNE _0xB
0000a7 2499      	CLR  R9
                 ; 0000 007C #endif
                 ; 0000 007D    }
                 _0xB:
                 ; 0000 007E }
                 _0xA:
                 _0x18:
0000a8 91e9      	LD   R30,Y+
0000a9 bfef      	OUT  SREG,R30
0000aa 91f9      	LD   R31,Y+
0000ab 91e9      	LD   R30,Y+
0000ac 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0085 {
                 ; 0000 0086 while (tx_counter == TX_BUFFER_SIZE);
                 ;	c -> Y+0
                 ; 0000 0087 #asm("cli")
                 ; 0000 0088 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
                 ; 0000 0089    {
                 ; 0000 008A    tx_buffer[tx_wr_index++]=c;
                 ; 0000 008B #if TX_BUFFER_SIZE != 256
                 ; 0000 008C    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
                 ; 0000 008D #endif
                 ; 0000 008E    ++tx_counter;
                 ; 0000 008F    }
                 ; 0000 0090 else
                 ; 0000 0091    UDR=c;
                 ; 0000 0092 #asm("sei")
                 ; 0000 0093 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 009B {
                 _main:
                 ; .FSTART _main
                 ; 0000 009C // Declare your local variables here
                 ; 0000 009D 
                 ; 0000 009E // Input/Output Ports initialization
                 ; 0000 009F // Port A initialization
                 ; 0000 00A0 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00A1 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000ad e0e0      	LDI  R30,LOW(0)
0000ae bbea      	OUT  0x1A,R30
                 ; 0000 00A2 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00A3 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000af bbeb      	OUT  0x1B,R30
                 ; 0000 00A4 
                 ; 0000 00A5 // Port B initialization
                 ; 0000 00A6 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00A7 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000b0 bbe7      	OUT  0x17,R30
                 ; 0000 00A8 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00A9 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000b1 bbe8      	OUT  0x18,R30
                 ; 0000 00AA 
                 ; 0000 00AB // Port C initialization
                 ; 0000 00AC // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00AD DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000b2 bbe4      	OUT  0x14,R30
                 ; 0000 00AE // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00AF PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000b3 bbe5      	OUT  0x15,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // Port D initialization
                 ; 0000 00B2 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00B3 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000b4 bbe1      	OUT  0x11,R30
                 ; 0000 00B4 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B5 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000b5 bbe2      	OUT  0x12,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // Timer/Counter 0 initialization
                 ; 0000 00B8 // Clock source: System Clock
                 ; 0000 00B9 // Clock value: Timer 0 Stopped
                 ; 0000 00BA // Mode: Normal top=0xFF
                 ; 0000 00BB // OC0 output: Disconnected
                 ; 0000 00BC TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000b6 bfe3      	OUT  0x33,R30
                 ; 0000 00BD TCNT0=0x00;
0000b7 bfe2      	OUT  0x32,R30
                 ; 0000 00BE OCR0=0x00;
0000b8 bfec      	OUT  0x3C,R30
                 ; 0000 00BF 
                 ; 0000 00C0 // Timer/Counter 1 initialization
                 ; 0000 00C1 // Clock source: System Clock
                 ; 0000 00C2 // Clock value: Timer1 Stopped
                 ; 0000 00C3 // Mode: Normal top=0xFFFF
                 ; 0000 00C4 // OC1A output: Disconnected
                 ; 0000 00C5 // OC1B output: Disconnected
                 ; 0000 00C6 // Noise Canceler: Off
                 ; 0000 00C7 // Input Capture on Falling Edge
                 ; 0000 00C8 // Timer1 Overflow Interrupt: Off
                 ; 0000 00C9 // Input Capture Interrupt: Off
                 ; 0000 00CA // Compare A Match Interrupt: Off
                 ; 0000 00CB // Compare B Match Interrupt: Off
                 ; 0000 00CC TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000b9 bdef      	OUT  0x2F,R30
                 ; 0000 00CD TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000ba bdee      	OUT  0x2E,R30
                 ; 0000 00CE TCNT1H=0x00;
0000bb bded      	OUT  0x2D,R30
                 ; 0000 00CF TCNT1L=0x00;
0000bc bdec      	OUT  0x2C,R30
                 ; 0000 00D0 ICR1H=0x00;
0000bd bde7      	OUT  0x27,R30
                 ; 0000 00D1 ICR1L=0x00;
0000be bde6      	OUT  0x26,R30
                 ; 0000 00D2 OCR1AH=0x00;
0000bf bdeb      	OUT  0x2B,R30
                 ; 0000 00D3 OCR1AL=0x00;
0000c0 bdea      	OUT  0x2A,R30
                 ; 0000 00D4 OCR1BH=0x00;
0000c1 bde9      	OUT  0x29,R30
                 ; 0000 00D5 OCR1BL=0x00;
0000c2 bde8      	OUT  0x28,R30
                 ; 0000 00D6 
                 ; 0000 00D7 // Timer/Counter 2 initialization
                 ; 0000 00D8 // Clock source: System Clock
                 ; 0000 00D9 // Clock value: Timer2 Stopped
                 ; 0000 00DA // Mode: Normal top=0xFF
                 ; 0000 00DB // OC2 output: Disconnected
                 ; 0000 00DC ASSR=0<<AS2;
0000c3 bde2      	OUT  0x22,R30
                 ; 0000 00DD TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000c4 bde5      	OUT  0x25,R30
                 ; 0000 00DE TCNT2=0x00;
0000c5 bde4      	OUT  0x24,R30
                 ; 0000 00DF OCR2=0x00;
0000c6 bde3      	OUT  0x23,R30
                 ; 0000 00E0 
                 ; 0000 00E1 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00E2 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000c7 bfe9      	OUT  0x39,R30
                 ; 0000 00E3 
                 ; 0000 00E4 // External Interrupt(s) initialization
                 ; 0000 00E5 // INT0: Off
                 ; 0000 00E6 // INT1: Off
                 ; 0000 00E7 // INT2: Off
                 ; 0000 00E8 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000c8 bfe5      	OUT  0x35,R30
                 ; 0000 00E9 MCUCSR=(0<<ISC2);
0000c9 bfe4      	OUT  0x34,R30
                 ; 0000 00EA 
                 ; 0000 00EB // USART initialization
                 ; 0000 00EC // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00ED // USART Receiver: On
                 ; 0000 00EE // USART Transmitter: On
                 ; 0000 00EF // USART Mode: Asynchronous
                 ; 0000 00F0 // USART Baud Rate: 9600
                 ; 0000 00F1 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000ca b9eb      	OUT  0xB,R30
                 ; 0000 00F2 UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000cb ede8      	LDI  R30,LOW(216)
0000cc b9ea      	OUT  0xA,R30
                 ; 0000 00F3 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000cd e8e6      	LDI  R30,LOW(134)
0000ce bde0      	OUT  0x20,R30
                 ; 0000 00F4 UBRRH=0x00;
0000cf e0e0      	LDI  R30,LOW(0)
0000d0 bde0      	OUT  0x20,R30
                 ; 0000 00F5 UBRRL=0x33;
0000d1 e3e3      	LDI  R30,LOW(51)
0000d2 b9e9      	OUT  0x9,R30
                 ; 0000 00F6 
                 ; 0000 00F7 // Analog Comparator initialization
                 ; 0000 00F8 // Analog Comparator: Off
                 ; 0000 00F9 // The Analog Comparator's positive input is
                 ; 0000 00FA // connected to the AIN0 pin
                 ; 0000 00FB // The Analog Comparator's negative input is
                 ; 0000 00FC // connected to the AIN1 pin
                 ; 0000 00FD ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000d3 e8e0      	LDI  R30,LOW(128)
0000d4 b9e8      	OUT  0x8,R30
                 ; 0000 00FE SFIOR=(0<<ACME);
0000d5 e0e0      	LDI  R30,LOW(0)
0000d6 bfe0      	OUT  0x30,R30
                 ; 0000 00FF 
                 ; 0000 0100 // ADC initialization
                 ; 0000 0101 // ADC disabled
                 ; 0000 0102 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000d7 b9e6      	OUT  0x6,R30
                 ; 0000 0103 
                 ; 0000 0104 // SPI initialization
                 ; 0000 0105 // SPI disabled
                 ; 0000 0106 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000d8 b9ed      	OUT  0xD,R30
                 ; 0000 0107 
                 ; 0000 0108 // TWI initialization
                 ; 0000 0109 // TWI disabled
                 ; 0000 010A TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000d9 bfe6      	OUT  0x36,R30
                 ; 0000 010B 
                 ; 0000 010C // Alphanumeric LCD initialization
                 ; 0000 010D // Connections are specified in the
                 ; 0000 010E // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 010F // RS - PORTC Bit 5
                 ; 0000 0110 // RD - PORTB Bit 1
                 ; 0000 0111 // EN - PORTC Bit 4
                 ; 0000 0112 // D4 - PORTC Bit 3
                 ; 0000 0113 // D5 - PORTC Bit 2
                 ; 0000 0114 // D6 - PORTC Bit 1
                 ; 0000 0115 // D7 - PORTC Bit 0
                 ; 0000 0116 // Characters/line: 16
                 ; 0000 0117 lcd_init(16);
0000da e1a0      	LDI  R26,LOW(16)
0000db d07d      	RCALL _lcd_init
                 ; 0000 0118 
                 ; 0000 0119 // Global enable interrupts
                 ; 0000 011A #asm("sei")
0000dc 9478      	sei
                 ; 0000 011B 
                 ; 0000 011C while (1)
                 _0x14:
                 ; 0000 011D       {
                 ; 0000 011E       lcd_clear();
0000dd d047      	RCALL _lcd_clear
                 ; 0000 011F       lcd_gotoxy(0,0);
0000de e0e0      	LDI  R30,LOW(0)
0000df 93ea      	ST   -Y,R30
0000e0 e0a0      	LDI  R26,LOW(0)
0000e1 d036      	RCALL _lcd_gotoxy
                 ; 0000 0120       lcd_putsf("this is a test");
                +
0000e2 e6ae     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
0000e3 e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
0000e4 d061      	RCALL _lcd_putsf
                 ; 0000 0121       // Place your code here
                 ; 0000 0122 
                 ; 0000 0123       }
0000e5 cff7      	RJMP _0x14
                 ; 0000 0124 }
                 _0x17:
0000e6 cfff      	RJMP _0x17
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000e7 93aa      	ST   -Y,R26
0000e8 81e8      	LD   R30,Y
0000e9 71e0      	ANDI R30,LOW(0x10)
0000ea f011      	BREQ _0x2000004
0000eb 9aab      	SBI  0x15,3
0000ec c001      	RJMP _0x2000005
                 _0x2000004:
0000ed 98ab      	CBI  0x15,3
                 _0x2000005:
0000ee 81e8      	LD   R30,Y
0000ef 72e0      	ANDI R30,LOW(0x20)
0000f0 f011      	BREQ _0x2000006
0000f1 9aaa      	SBI  0x15,2
0000f2 c001      	RJMP _0x2000007
                 _0x2000006:
0000f3 98aa      	CBI  0x15,2
                 _0x2000007:
0000f4 81e8      	LD   R30,Y
0000f5 74e0      	ANDI R30,LOW(0x40)
0000f6 f011      	BREQ _0x2000008
0000f7 9aa9      	SBI  0x15,1
0000f8 c001      	RJMP _0x2000009
                 _0x2000008:
0000f9 98a9      	CBI  0x15,1
                 _0x2000009:
0000fa 81e8      	LD   R30,Y
0000fb 78e0      	ANDI R30,LOW(0x80)
0000fc f011      	BREQ _0x200000A
0000fd 9aa8      	SBI  0x15,0
0000fe c001      	RJMP _0x200000B
                 _0x200000A:
0000ff 98a8      	CBI  0x15,0
                 _0x200000B:
                +
000100 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000101 958a     +DEC R24
000102 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000103 9aac      	SBI  0x15,4
                +
000104 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000105 958a     +DEC R24
000106 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000107 98ac      	CBI  0x15,4
                +
000108 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000109 958a     +DEC R24
00010a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00010b c07a      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00010c 93aa      	ST   -Y,R26
00010d 81a8      	LD   R26,Y
00010e dfd8      	RCALL __lcd_write_nibble_G100
00010f 81e8          ld    r30,y
000110 95e2          swap  r30
000111 83e8          st    y,r30
000112 81a8      	LD   R26,Y
000113 dfd3      	RCALL __lcd_write_nibble_G100
                +
000114 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
000115 958a     +DEC R24
000116 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
000117 c06e      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000118 93aa      	ST   -Y,R26
000119 81e8      	LD   R30,Y
00011a e0f0      	LDI  R31,0
00011b 59e0      	SUBI R30,LOW(-__base_y_G100)
00011c 4ffe      	SBCI R31,HIGH(-__base_y_G100)
00011d 81e0      	LD   R30,Z
00011e 81a9      	LDD  R26,Y+1
00011f 0fae      	ADD  R26,R30
000120 dfeb      	RCALL __lcd_write_data
000121 80b9      	LDD  R11,Y+1
000122 80a8      	LDD  R10,Y+0
000123 9622      	ADIW R28,2
000124 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000125 e0a2      	LDI  R26,LOW(2)
000126 940e 0188 	CALL SUBOPT_0x0
000128 e0ac      	LDI  R26,LOW(12)
000129 dfe2      	RCALL __lcd_write_data
00012a e0a1      	LDI  R26,LOW(1)
00012b 940e 0188 	CALL SUBOPT_0x0
00012d e0e0      	LDI  R30,LOW(0)
00012e 2eae      	MOV  R10,R30
00012f 2ebe      	MOV  R11,R30
000130 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000131 93aa      	ST   -Y,R26
000132 81a8      	LD   R26,Y
000133 30aa      	CPI  R26,LOW(0xA)
000134 f011      	BREQ _0x2000011
000135 14bd      	CP   R11,R13
000136 f048      	BRLO _0x2000010
                 _0x2000011:
000137 e0e0      	LDI  R30,LOW(0)
000138 93ea      	ST   -Y,R30
000139 94a3      	INC  R10
00013a 2daa      	MOV  R26,R10
00013b dfdc      	RCALL _lcd_gotoxy
00013c 81a8      	LD   R26,Y
00013d 30aa      	CPI  R26,LOW(0xA)
00013e f409      	BRNE _0x2000013
00013f c046      	RJMP _0x2080001
                 _0x2000013:
                 _0x2000010:
000140 94b3      	INC  R11
000141 9aad      	SBI  0x15,5
000142 81a8      	LD   R26,Y
000143 dfc8      	RCALL __lcd_write_data
000144 98ad      	CBI  0x15,5
000145 c040      	RJMP _0x2080001
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
000146 93ba      	ST   -Y,R27
000147 93aa      	ST   -Y,R26
000148 931a      	ST   -Y,R17
                 _0x2000017:
000149 81e9      	LDD  R30,Y+1
00014a 81fa      	LDD  R31,Y+1+1
00014b 9631      	ADIW R30,1
00014c 83e9      	STD  Y+1,R30
00014d 83fa      	STD  Y+1+1,R31
00014e 9731      	SBIW R30,1
00014f 91e4      	LPM  R30,Z
000150 2f1e      	MOV  R17,R30
000151 30e0      	CPI  R30,0
000152 f019      	BREQ _0x2000019
000153 2fa1      	MOV  R26,R17
000154 dfdc      	RCALL _lcd_putchar
000155 cff3      	RJMP _0x2000017
                 _0x2000019:
000156 8118      	LDD  R17,Y+0
000157 9623      	ADIW R28,3
000158 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000159 93aa      	ST   -Y,R26
00015a 9aa3      	SBI  0x14,3
00015b 9aa2      	SBI  0x14,2
00015c 9aa1      	SBI  0x14,1
00015d 9aa0      	SBI  0x14,0
00015e 9aa4      	SBI  0x14,4
00015f 9aa5      	SBI  0x14,5
000160 9ab9      	SBI  0x17,1
000161 98ac      	CBI  0x15,4
000162 98ad      	CBI  0x15,5
000163 98c1      	CBI  0x18,1
000164 80d8      	LDD  R13,Y+0
000165 81e8      	LD   R30,Y
000166 58e0      	SUBI R30,-LOW(128)
                +
000167 93e0 0172+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000169 81e8      	LD   R30,Y
00016a 54e0      	SUBI R30,-LOW(192)
                +
00016b 93e0 0173+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00016d e1a4      	LDI  R26,LOW(20)
00016e e0b0      	LDI  R27,0
00016f 940e 0196 	CALL _delay_ms
000171 940e 018e 	CALL SUBOPT_0x1
000173 940e 018e 	CALL SUBOPT_0x1
000175 940e 018e 	CALL SUBOPT_0x1
000177 e2a0      	LDI  R26,LOW(32)
000178 df6e      	RCALL __lcd_write_nibble_G100
                +
000179 ec88     +LDI R24 , LOW ( 200 )
00017a e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00017b 9701     +SBIW R24 , 1
00017c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00017d e2a8      	LDI  R26,LOW(40)
00017e df8d      	RCALL __lcd_write_data
00017f e0a4      	LDI  R26,LOW(4)
000180 df8b      	RCALL __lcd_write_data
000181 e8a5      	LDI  R26,LOW(133)
000182 df89      	RCALL __lcd_write_data
000183 e0a6      	LDI  R26,LOW(6)
000184 df87      	RCALL __lcd_write_data
000185 df9f      	RCALL _lcd_clear
                 _0x2080001:
000186 9621      	ADIW R28,1
000187 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
000160           	.BYTE 0x8
                 _tx_buffer:
000168           	.BYTE 0x8
                 __base_y_G100:
000170           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000188 940e 010c 	CALL __lcd_write_data
00018a e0a3      	LDI  R26,LOW(3)
00018b e0b0      	LDI  R27,0
00018c 940c 0196 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
00018e e3a0      	LDI  R26,LOW(48)
00018f 940e 00e7 	CALL __lcd_write_nibble_G100
                +
000191 ec88     +LDI R24 , LOW ( 200 )
000192 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000193 9701     +SBIW R24 , 1
000194 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000195 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000196 9610      	adiw r26,0
000197 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000198 ed80     +LDI R24 , LOW ( 0x7D0 )
000199 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00019a 9701     +SBIW R24 , 1
00019b f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00019c 95a8      	wdr
00019d 9711      	sbiw r26,1
00019e f7c9      	brne __delay_ms0
                 __delay_ms1:
00019f 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16A register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   4 r6 :   0 r7 :   3 
r8 :   2 r9 :   4 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   4 r17:   8 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  21 r25:   5 r26:  36 r27:   6 r28:   4 r29:   1 r30: 117 r31:  14 
x  :   3 y  :  46 z  :  11 
Registers used: 24 out of 35 (68.6%)

ATmega16A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   1 
adiw  :   5 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   9 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  16 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   8 
cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   5 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   4 cpc   :   0 cpi   :   3 cpse  :   0 dec   :   6 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   5 jmp   :  23 ld    :  20 ldd   :   7 ldi   :  55 
lds   :   0 lpm   :   9 lsl   :   0 lsr   :   0 mov   :   8 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  46 pop   :   0 push  :   0 rcall :  17 ret   :   6 
reti  :   1 rjmp  :  13 rol   :   0 ror   :   0 sbc   :   0 sbci  :   3 
sbi   :  13 sbic  :   0 sbis  :   0 sbiw  :   8 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  23 std   :   2 sts   :   2 sub   :   0 subi  :   5 swap  :   1 
tst   :   1 wdr   :   1 
Instructions used: 40 out of 116 (34.5%)

ATmega16A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000340    768     64    832   16384   5.1%
[.dseg] 0x000060 0x000174      0     20     20    1024   2.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 10 warnings
