\hypertarget{dir_5ee4f4c790f0b84ba8f281983ad9ea7d}{\section{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code Directory Reference}
\label{dir_5ee4f4c790f0b84ba8f281983ad9ea7d}\index{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code Directory Reference@{E\-:/workspace/semg\-\_\-mkl25z128vlh4/\-Generated\-\_\-\-Code Directory Reference}}
}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___c_s0_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0.\-c}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___c_s0_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S0.\-h}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___c_s1_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1.\-c}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___c_s1_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-C\-S1.\-h}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t0_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0.\-c}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t0_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T0.\-h}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t1_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1.\-c}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___n_o_t___r_e_s_e_t1_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-R\-E\-S\-E\-T1.\-h}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___s_t_a_r_t0_8c}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0.\-c}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___a_d___s_t_a_r_t0_8h}{Bit\-I\-O\-\_\-\-A\-D\-\_\-\-S\-T\-A\-R\-T0.\-h}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___u_p_r_d_y_8c}{Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y.\-c}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_i_o___u_p_r_d_y_8h}{Bit\-I\-O\-\_\-\-U\-P\-R\-D\-Y.\-h}
\begin{DoxyCompactList}\small\item\em The H\-A\-L Bit\-I\-O component provides a low level A\-P\-I for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_cpu_8c}{Cpu.\-c}
\item 
file \hyperlink{_cpu_8h}{Cpu.\-h}
\item 
file \hyperlink{_d_m_a___c_t_r_l_8c}{D\-M\-A\-\_\-\-C\-T\-R\-L.\-c}
\begin{DoxyCompactList}\small\item\em This embedded component implements initialization and runtime handling of an on-\/chip D\-M\-A controller. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a___c_t_r_l_8h}{D\-M\-A\-\_\-\-C\-T\-R\-L.\-h}
\begin{DoxyCompactList}\small\item\em This embedded component implements initialization and runtime handling of an on-\/chip D\-M\-A controller. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___m___s_p_i___r_x_8c}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-c}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___m___s_p_i___r_x_8h}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-h}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___m___s_p_i___t_x_8c}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-c}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___m___s_p_i___t_x_8h}{D\-M\-A\-T\-\_\-\-M\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-h}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___s___s_p_i___r_x_8c}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-c}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___s___s_p_i___r_x_8h}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-R\-X.\-h}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___s___s_p_i___t_x_8c}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-c}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_d_m_a_t___s___s_p_i___t_x_8h}{D\-M\-A\-T\-\_\-\-S\-\_\-\-S\-P\-I\-\_\-\-T\-X.\-h}
\begin{DoxyCompactList}\small\item\em This embedded component implements a D\-M\-A transfer channel descriptor definition. \end{DoxyCompactList}\item 
file \hyperlink{_e_i_n_t___a_d___n_o_t___d_r_d_y0_8c}{E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0.\-c}
\begin{DoxyCompactList}\small\item\em This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge. \end{DoxyCompactList}\item 
file \hyperlink{_e_i_n_t___a_d___n_o_t___d_r_d_y0_8h}{E\-I\-N\-T\-\_\-\-A\-D\-\_\-\-N\-O\-T\-\_\-\-D\-R\-D\-Y0.\-h}
\begin{DoxyCompactList}\small\item\em This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge. \end{DoxyCompactList}\item 
file \hyperlink{_e_i_n_t___s_y_n_c___i_n_t_8c}{E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T.\-c}
\begin{DoxyCompactList}\small\item\em This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge. \end{DoxyCompactList}\item 
file \hyperlink{_e_i_n_t___s_y_n_c___i_n_t_8h}{E\-I\-N\-T\-\_\-\-S\-Y\-N\-C\-\_\-\-I\-N\-T.\-h}
\begin{DoxyCompactList}\small\item\em This component, \char`\"{}\-Ext\-Int\-\_\-\-L\-D\-D\char`\"{}, provide a low level A\-P\-I for unified access of external interrupts handling across various device designs. The component uses one pin which generates interrupt on selected edge. \end{DoxyCompactList}\item 
file \hyperlink{_p_e___const_8h}{P\-E\-\_\-\-Const.\-h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\-P\-E\-\_\-\-Const\char`\"{} contains internal definitions of the constants. \end{DoxyCompactList}\item 
file \hyperlink{_p_e___error_8h}{P\-E\-\_\-\-Error.\-h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\-P\-E\-\_\-\-Error\char`\"{} contains internal definitions of the error constants. \end{DoxyCompactList}\item 
file \hyperlink{_p_e___l_d_d_8c}{P\-E\-\_\-\-L\-D\-D.\-c}
\item 
file \hyperlink{_p_e___l_d_d_8h}{P\-E\-\_\-\-L\-D\-D.\-h}
\item 
file \hyperlink{_p_e___types_8h}{P\-E\-\_\-\-Types.\-h}
\begin{DoxyCompactList}\small\item\em \hyperlink{_p_e___types_8h}{P\-E\-\_\-\-Types.\-h} -\/ contains definitions of basic types, register access macros and hardware specific macros which can be used in user application. \end{DoxyCompactList}\item 
file \hyperlink{_s_m___s_p_i0_8c}{S\-M\-\_\-\-S\-P\-I0.\-c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\-S\-P\-I\-Master\-\_\-\-L\-D\-D\char`\"{} implements M\-A\-S\-T\-E\-R part of synchronous serial master-\/slave communication. \end{DoxyCompactList}\item 
file \hyperlink{_s_m___s_p_i0_8h}{S\-M\-\_\-\-S\-P\-I0.\-h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\-S\-P\-I\-Master\-\_\-\-L\-D\-D\char`\"{} implements M\-A\-S\-T\-E\-R part of synchronous serial master-\/slave communication. \end{DoxyCompactList}\item 
file \hyperlink{_s_s___s_p_i1_8c}{S\-S\-\_\-\-S\-P\-I1.\-c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\-S\-P\-I\-Slave\-\_\-\-L\-D\-D\char`\"{} implements S\-L\-A\-V\-E part of synchronous serial master-\/slave communication. \end{DoxyCompactList}\item 
file \hyperlink{_s_s___s_p_i1_8h}{S\-S\-\_\-\-S\-P\-I1.\-h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\-S\-P\-I\-Slave\-\_\-\-L\-D\-D\char`\"{} implements S\-L\-A\-V\-E part of synchronous serial master-\/slave communication. \end{DoxyCompactList}\item 
file \hyperlink{_sys_tick_8c}{Sys\-Tick.\-c}
\begin{DoxyCompactList}\small\item\em This file implements the Sys\-Tick (Sys\-Tick) module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes. \end{DoxyCompactList}\item 
file \hyperlink{_sys_tick_8h}{Sys\-Tick.\-h}
\begin{DoxyCompactList}\small\item\em This file implements the Sys\-Tick (Sys\-Tick) module initialization according to the Peripheral Initialization settings, and defines interrupt service routines prototypes. \end{DoxyCompactList}\item 
file \hyperlink{_vectors_8c}{Vectors.\-c}
\end{DoxyCompactItemize}
