<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="namespacehello__fpga" kind="namespace" language="C++">
    <compoundname>hello_fpga</compoundname>
    <innerclass refid="classhello__fpga_1_1he__cmd" prot="public">hello_fpga::he_cmd</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__dfh" prot="public">hello_fpga::he_dfh</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__dsm__base" prot="public">hello_fpga::he_dsm_base</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__ctl" prot="public">hello_fpga::he_ctl</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__info" prot="public">hello_fpga::he_info</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__wr__num__lines" prot="public">hello_fpga::he_wr_num_lines</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__wr__byte__enable" prot="public">hello_fpga::he_wr_byte_enable</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__wr__config" prot="public">hello_fpga::he_wr_config</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__wr__addr__table__ctrl" prot="public">hello_fpga::he_wr_addr_table_ctrl</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__wr__addr__table__data" prot="public">hello_fpga::he_wr_addr_table_data</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__rd__num__lines" prot="public">hello_fpga::he_rd_num_lines</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__rd__config" prot="public">hello_fpga::he_rd_config</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__rd__addr__table__ctrl" prot="public">hello_fpga::he_rd_addr_table_ctrl</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__rd__addr__table__data" prot="public">hello_fpga::he_rd_addr_table_data</innerclass>
    <innerclass refid="unionhello__fpga_1_1he__err__status" prot="public">hello_fpga::he_err_status</innerclass>
    <innerclass refid="structhello__fpga_1_1he__cache__dsm__status" prot="public">hello_fpga::he_cache_dsm_status</innerclass>
    <innerclass refid="classhello__fpga_1_1hello__fpga" prot="public">hello_fpga::hello_fpga</innerclass>
    <innerclass refid="classhello__fpga_1_1he__cache__cmd" prot="public">hello_fpga::he_cache_cmd</innerclass>
    <innerclass refid="structhello__fpga_1_1he__dfh_8____unnamed3____" prot="public">hello_fpga::he_dfh.__unnamed3__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__dsm__base_8____unnamed6____" prot="public">hello_fpga::he_dsm_base.__unnamed6__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__ctl_8____unnamed9____" prot="public">hello_fpga::he_ctl.__unnamed9__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__info_8____unnamed12____" prot="public">hello_fpga::he_info.__unnamed12__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__wr__num__lines_8____unnamed15____" prot="public">hello_fpga::he_wr_num_lines.__unnamed15__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____" prot="public">hello_fpga::he_wr_byte_enable.__unnamed18__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__wr__config_8____unnamed21____" prot="public">hello_fpga::he_wr_config.__unnamed21__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____" prot="public">hello_fpga::he_wr_addr_table_ctrl.__unnamed24__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____" prot="public">hello_fpga::he_wr_addr_table_data.__unnamed27__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__rd__num__lines_8____unnamed30____" prot="public">hello_fpga::he_rd_num_lines.__unnamed30__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__rd__config_8____unnamed33____" prot="public">hello_fpga::he_rd_config.__unnamed33__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____" prot="public">hello_fpga::he_rd_addr_table_ctrl.__unnamed36__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____" prot="public">hello_fpga::he_rd_addr_table_data.__unnamed39__</innerclass>
    <innerclass refid="structhello__fpga_1_1he__err__status_8____unnamed42____" prot="public">hello_fpga::he_err_status.__unnamed42__</innerclass>
      <sectiondef kind="enum">
      <memberdef kind="enum" id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268" prot="public" static="no" strong="no">
        <type></type>
        <name>@0</name>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b" prot="public">
          <name>HE_DFH</name>
          <initializer>= 0x0000</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f" prot="public">
          <name>HE_ID_L</name>
          <initializer>= 0x0008</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0" prot="public">
          <name>HE_ID_H</name>
          <initializer>= 0x0010</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28" prot="public">
          <name>HE_DFH_RSVD0</name>
          <initializer>= 0x0018</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1" prot="public">
          <name>HE_DFH_RSVD1</name>
          <initializer>= 0x0020</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754" prot="public">
          <name>HE_SCRATCHPAD0</name>
          <initializer>= 0x028</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592" prot="public">
          <name>HE_DSM_BASE</name>
          <initializer>= 0x030</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede" prot="public">
          <name>HE_CTL</name>
          <initializer>= 0x038</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc" prot="public">
          <name>HE_INFO</name>
          <initializer>= 0x040</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5" prot="public">
          <name>HE_WR_NUM_LINES</name>
          <initializer>= 0x048</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d" prot="public">
          <name>HE_WR_BYTE_ENABLE</name>
          <initializer>= 0x050</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35" prot="public">
          <name>HE_WR_CONFIG</name>
          <initializer>= 0x058</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627" prot="public">
          <name>HE_WR_ADDR_TABLE_CTRL</name>
          <initializer>= 0x060</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b" prot="public">
          <name>HE_WR_ADDR_TABLE_DATA</name>
          <initializer>= 0x068</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d" prot="public">
          <name>HE_RD_NUM_LINES</name>
          <initializer>= 0x070</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be" prot="public">
          <name>HE_RD_CONFIG</name>
          <initializer>= 0x078</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f" prot="public">
          <name>HE_RD_ADDR_TABLE_CTRL</name>
          <initializer>= 0x080</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f" prot="public">
          <name>HE_RD_ADDR_TABLE_DATA</name>
          <initializer>= 0x088</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e" prot="public">
          <name>HE_ERROR_STATUS</name>
          <initializer>= 0x090</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c" prot="public">
          <name>HE_ERROR_EXP_DATA</name>
          <initializer>= 0x098</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742" prot="public">
          <name>HE_ERROR_ACT_DATA0</name>
          <initializer>= 0x0A0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e" prot="public">
          <name>HE_ERROR_ACT_DATA1</name>
          <initializer>= 0x0A8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436" prot="public">
          <name>HE_ERROR_ACT_DATA2</name>
          <initializer>= 0x0B0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37" prot="public">
          <name>HE_ERROR_ACT_DATA3</name>
          <initializer>= 0x0B8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747" prot="public">
          <name>HE_ERROR_ACT_DATA4</name>
          <initializer>= 0x0C0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e" prot="public">
          <name>HE_ERROR_ACT_DATA5</name>
          <initializer>= 0x0C8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228" prot="public">
          <name>HE_ERROR_ACT_DATA6</name>
          <initializer>= 0x0D0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656" prot="public">
          <name>HE_ERROR_ACT_DATA7</name>
          <initializer>= 0x0D8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="51" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="51" bodyend="80"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1a495eee96f16ea46b401e19aa88be4db7" prot="public" static="no" strong="no">
        <type></type>
        <name>he_rd_opcode</name>
        <enumvalue id="namespacehello__fpga_1a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8" prot="public">
          <name>RD_LINE_I</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f" prot="public">
          <name>RD_LINE_S</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d" prot="public">
          <name>RD_LINE_EM</name>
          <initializer>= 0x2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="83" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="83" bodyend="87"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4cea" prot="public" static="no" strong="no">
        <type></type>
        <name>he_wr_opcode</name>
        <enumvalue id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d" prot="public">
          <name>WR_LINE_I</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632" prot="public">
          <name>WR_LINE_M</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483" prot="public">
          <name>WR_PUSH_I</name>
          <initializer>= 0x2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad" prot="public">
          <name>WR_BARRIER_FRNCE</name>
          <initializer>= 0x3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196" prot="public">
          <name>WR_FLUSH_CL</name>
          <initializer>= 0x4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c" prot="public">
          <name>WR_FLUSH_CL_HCOH</name>
          <initializer>= 0x5</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38" prot="public">
          <name>WR_FLUSH_CL_DCOH</name>
          <initializer>= 0x6</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="90" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="90" bodyend="98"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1a99b54a6c59fb3f11737e224c99bcf217" prot="public" static="no" strong="no">
        <type></type>
        <name>he_test_mode</name>
        <enumvalue id="namespacehello__fpga_1a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3" prot="public">
          <name>HE_HELLO_FPGA</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="283" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="283" bodyend="287"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1a95c9ed592efd05df524e4b1b478ad7e0" prot="public" static="no" strong="no">
        <type></type>
        <name>he_target</name>
        <enumvalue id="namespacehello__fpga_1a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81" prot="public">
          <name>HE_TARGET_HOST</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9" prot="public">
          <name>HE_TARGET_FPGA</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="290" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="290" bodyend="293"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1a89f06448832f7c8a9d7c52b5eb07fd1a" prot="public" static="no" strong="no">
        <type></type>
        <name>he_cxl_latency</name>
        <enumvalue id="namespacehello__fpga_1a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202" prot="public">
          <name>HE_CXL_LATENCY_NONE</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3" prot="public">
          <name>HE_CXL_RD_LATENCY</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c" prot="public">
          <name>HE_CXL_WR_LATENCY</name>
          <initializer>= 0x2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182" prot="public">
          <name>HE_CXL_RD_WR_LATENCY</name>
          <initializer>= 0x3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="296" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="296" bodyend="301"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1a980575d6740c6f12e55b354fd99f7bf4" prot="public" static="no" strong="no">
        <type></type>
        <name>he_bisa_support</name>
        <enumvalue id="namespacehello__fpga_1a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123" prot="public">
          <name>HOSTMEM_BIAS</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f" prot="public">
          <name>HOST_BIAS_NA</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522" prot="public">
          <name>FPGAMEM_HOST_BIAS</name>
          <initializer>= 0x2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e" prot="public">
          <name>FPGAMEM_DEVICE_BIAS</name>
          <initializer>= 0x3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="308" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="308" bodyend="313"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1aaabb830b4399e6529dce6bbfacbf7459" prot="public" static="no" strong="no">
        <type></type>
        <name>he_cxl_dev</name>
        <enumvalue id="namespacehello__fpga_1aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399" prot="public">
          <name>HE_CXL_DEVICE0</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2" prot="public">
          <name>HE_CXL_DEVICE1</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="327" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="327" bodyend="330"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634ca" prot="public" static="no" strong="no">
        <type></type>
        <name>he_addrtable_size</name>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2" prot="public">
          <name>HE_ADDRTABLE_SIZE4096</name>
          <initializer>= 0xC</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74" prot="public">
          <name>HE_ADDRTABLE_SIZE2048</name>
          <initializer>= 0xB</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd" prot="public">
          <name>HE_ADDRTABLE_SIZE1024</name>
          <initializer>= 0xA</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499" prot="public">
          <name>HE_ADDRTABLE_SIZE512</name>
          <initializer>= 0x9</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76" prot="public">
          <name>HE_ADDRTABLE_SIZE256</name>
          <initializer>= 0x8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c" prot="public">
          <name>HE_ADDRTABLE_SIZE128</name>
          <initializer>= 0x7</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f" prot="public">
          <name>HE_ADDRTABLE_SIZE64</name>
          <initializer>= 0x6</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80" prot="public">
          <name>HE_ADDRTABLE_SIZE32</name>
          <initializer>= 0x5</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c" prot="public">
          <name>HE_ADDRTABLE_SIZE16</name>
          <initializer>= 0x4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e" prot="public">
          <name>HE_ADDRTABLE_SIZE8</name>
          <initializer>= 0x3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682" prot="public">
          <name>HE_ADDRTABLE_SIZE4</name>
          <initializer>= 0x2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258" prot="public">
          <name>HE_ADDRTABLE_SIZE2</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="338" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="338" bodyend="351"/>
      </memberdef>
      <memberdef kind="enum" id="namespacehello__fpga_1aa43afc40a8fc58fce6b9a246fead89cd" prot="public" static="no" strong="no">
        <type></type>
        <name>he_traffic_enable</name>
        <enumvalue id="namespacehello__fpga_1aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff" prot="public">
          <name>HE_ENABLE_TRAFFIC_STAGE</name>
          <initializer>= 0x0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacehello__fpga_1aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565" prot="public">
          <name>HE_SIP_SEQ_STAGE</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="354" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="354" bodyend="357"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="namespacehello__fpga_1adef8d944c6fcc0d7e3ae45b39d4d5627" prot="public" static="no">
        <type><ref refid="classopae_1_1afu__test_1_1afu" kindref="compound">opae::afu_test::afu</ref></type>
        <definition>using hello_fpga::test_afu = typedef opae::afu_test::afu</definition>
        <argsstring></argsstring>
        <name>test_afu</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="374" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="namespacehello__fpga_1aaf2b708aef68575d6f707cd88444d81a" prot="public" static="no">
        <type><ref refid="classopae_1_1afu__test_1_1command" kindref="compound">opae::afu_test::command</ref></type>
        <definition>using hello_fpga::test_command = typedef opae::afu_test::command</definition>
        <argsstring></argsstring>
        <name>test_command</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="375" column="1" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="375" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="namespacehello__fpga_1a094eedd5b254c38c0de5e0523a2750de" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::HE_CACHE_TEST_TIMEOUT</definition>
        <argsstring></argsstring>
        <name>HE_CACHE_TEST_TIMEOUT</name>
        <initializer>= 30000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="38" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="38" bodyend="-1"/>
        <referencedby refid="classhello__fpga_1_1he__cmd_1a5e97cb9a6874ba32f098fabb9e2b1591" compoundref="cxl__hello__fpga_2cxl__he__cmd_8h" startline="228" endline="242">hello_fpga::he_cmd::he_wait_test_completion</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a2d3524a49468fd2cf2f7de9045ab1c47" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::HE_CACHE_TEST_SLEEP_INVL</definition>
        <argsstring></argsstring>
        <name>HE_CACHE_TEST_SLEEP_INVL</name>
        <initializer>= 100</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="39" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="39" bodyend="-1"/>
        <referencedby refid="classhello__fpga_1_1he__cmd_1a5e97cb9a6874ba32f098fabb9e2b1591" compoundref="cxl__hello__fpga_2cxl__he__cmd_8h" startline="228" endline="242">hello_fpga::he_cmd::he_wait_test_completion</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a76fa42340ade7d46ade85c334cdf6352" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::CL</definition>
        <argsstring></argsstring>
        <name>CL</name>
        <initializer>= 64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="40" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="40" bodyend="-1"/>
        <referencedby refid="classhello__fpga_1_1he__cache__cmd_1a32188f3225c2fb7d33f1fb38f9b29fe9" compoundref="cxl__hello__fpga__cmd_8h" startline="70" endline="140">hello_fpga::he_cache_cmd::hello_fpga_data_intg_check</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1aa143e52c0533a63c1cc963597d540128" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::KB</definition>
        <argsstring></argsstring>
        <name>KB</name>
        <initializer>= 1024</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="41" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1af4a0543bd451d12284a92c9d33930ea5" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::MB</definition>
        <argsstring></argsstring>
        <name>MB</name>
        <initializer>= <ref refid="namespacehello__fpga_1aa143e52c0533a63c1cc963597d540128" kindref="member">KB</ref> * 1024</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="42" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a85a3369d653bae9ec631cff6e5428301" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::BUFFER_SIZE_2MB</definition>
        <argsstring></argsstring>
        <name>BUFFER_SIZE_2MB</name>
        <initializer>= 2 * <ref refid="namespacehello__fpga_1af4a0543bd451d12284a92c9d33930ea5" kindref="member">MB</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="43" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="43" bodyend="-1"/>
        <referencedby refid="classhello__fpga_1_1he__cache__cmd_1a9825983f14b9fb50518f68ce93d50627" compoundref="cxl__hello__fpga__cmd_8h" startline="142" endline="236">hello_fpga::he_cache_cmd::he_run_hello_fpga_test</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a58603c424af273424ab307943286c12d" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::BUFFER_SIZE_32KB</definition>
        <argsstring></argsstring>
        <name>BUFFER_SIZE_32KB</name>
        <initializer>= 32 * <ref refid="namespacehello__fpga_1aa143e52c0533a63c1cc963597d540128" kindref="member">KB</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="44" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1aff6fdfc524dcb0a794aee05c7637fe2f" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::FPGA_32KB_CACHE_LINES</definition>
        <argsstring></argsstring>
        <name>FPGA_32KB_CACHE_LINES</name>
        <initializer>= (32 * <ref refid="namespacehello__fpga_1aa143e52c0533a63c1cc963597d540128" kindref="member">KB</ref>) / 64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="45" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1ad283866644364911ac083135181ac2be" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::FPGA_2MB_CACHE_LINES</definition>
        <argsstring></argsstring>
        <name>FPGA_2MB_CACHE_LINES</name>
        <initializer>= (2 * <ref refid="namespacehello__fpga_1af4a0543bd451d12284a92c9d33930ea5" kindref="member">MB</ref>) / 64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="46" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a1e9e2648346baa60a0f6211f9a284a04" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::FPGA_512CACHE_LINES</definition>
        <argsstring></argsstring>
        <name>FPGA_512CACHE_LINES</name>
        <initializer>= 512</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="47" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a85764c193b527d68458813f561a8416f" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t hello_fpga::HELLO_FPGA_NUMCACHE_LINES</definition>
        <argsstring></argsstring>
        <name>HELLO_FPGA_NUMCACHE_LINES</name>
        <initializer>= 5</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="48" column="23" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="48" bodyend="-1"/>
        <referencedby refid="classhello__fpga_1_1he__cache__cmd_1a9825983f14b9fb50518f68ce93d50627" compoundref="cxl__hello__fpga__cmd_8h" startline="142" endline="236">hello_fpga::he_cache_cmd::he_run_hello_fpga_test</referencedby>
        <referencedby refid="classhello__fpga_1_1he__cache__cmd_1a32188f3225c2fb7d33f1fb38f9b29fe9" compoundref="cxl__hello__fpga__cmd_8h" startline="70" endline="140">hello_fpga::he_cache_cmd::hello_fpga_data_intg_check</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1af8421bbe5c82420605f63ac2d6017d80" prot="public" static="no" mutable="no">
        <type>const std::map&lt; std::string, uint32_t &gt;</type>
        <definition>const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_test_modes</definition>
        <argsstring></argsstring>
        <name>he_test_modes</name>
        <initializer>= {
    {&quot;hellofpga&quot;, HE_HELLO_FPGA},
}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="303" column="16" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="303" bodyend="-1"/>
        <referencedby refid="classhello__fpga_1_1he__cache__cmd_1a2491b467bc484fb44d8223ec80eeea22" compoundref="cxl__hello__fpga__cmd_8h" startline="63" endline="68">hello_fpga::he_cache_cmd::add_options</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a3854ee58186c9347b9e6f40fab1d4111" prot="public" static="no" mutable="no">
        <type>const std::map&lt; std::string, uint32_t &gt;</type>
        <definition>const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_targets</definition>
        <argsstring></argsstring>
        <name>he_targets</name>
        <initializer>= {
    {&quot;host&quot;, HE_TARGET_HOST},
    {&quot;fpga&quot;, HE_TARGET_FPGA},
}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="315" column="16" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="315" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a726d4af37b742e10979998c20618380c" prot="public" static="no" mutable="no">
        <type>const std::map&lt; std::string, uint32_t &gt;</type>
        <definition>const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_bias</definition>
        <argsstring></argsstring>
        <name>he_bias</name>
        <initializer>= {
    {&quot;host&quot;, HOSTMEM_BIAS},
    {&quot;device&quot;, FPGAMEM_DEVICE_BIAS},
}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="321" column="16" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="321" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1ad702dd8dfc4e378848e43406c99078b2" prot="public" static="no" mutable="no">
        <type>const std::map&lt; std::string, uint32_t &gt;</type>
        <definition>const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_cxl_device</definition>
        <argsstring></argsstring>
        <name>he_cxl_device</name>
        <initializer>= {
    {&quot;/dev/dfl-cxl-cache.0&quot;, HE_CXL_DEVICE0},
    {&quot;/dev/dfl-cxl-cache.1&quot;, HE_CXL_DEVICE1},
}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="332" column="16" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="332" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a64c2430934a9728d30d630039b79b2bc" prot="public" static="no" mutable="no">
        <type>const std::map&lt; std::string, uint32_t &gt;</type>
        <definition>const std::map&lt;std::string, uint32_t&gt; hello_fpga::traffic_enable</definition>
        <argsstring></argsstring>
        <name>traffic_enable</name>
        <initializer>= {
    {&quot;enable&quot;, HE_ENABLE_TRAFFIC_STAGE},
    {&quot;skip&quot;, HE_SIP_SEQ_STAGE},
}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="359" column="16" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="359" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacehello__fpga_1a077c65c743b0848871dcfb005df7263c" prot="public" static="no" mutable="no">
        <type>std::map&lt; uint32_t, uint32_t &gt;</type>
        <definition>std::map&lt;uint32_t, uint32_t&gt; hello_fpga::addrtable_size</definition>
        <argsstring></argsstring>
        <name>addrtable_size</name>
        <initializer>= {
    {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2" kindref="member">HE_ADDRTABLE_SIZE4096</ref>, 4096}, {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74" kindref="member">HE_ADDRTABLE_SIZE2048</ref>, 2048},
    {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd" kindref="member">HE_ADDRTABLE_SIZE1024</ref>, 1024}, {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499" kindref="member">HE_ADDRTABLE_SIZE512</ref>, 512},
    {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76" kindref="member">HE_ADDRTABLE_SIZE256</ref>, 256},   {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c" kindref="member">HE_ADDRTABLE_SIZE128</ref>, 128},
    {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f" kindref="member">HE_ADDRTABLE_SIZE64</ref>, 64},     {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80" kindref="member">HE_ADDRTABLE_SIZE32</ref>, 32},
    {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c" kindref="member">HE_ADDRTABLE_SIZE16</ref>, 16},     {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e" kindref="member">HE_ADDRTABLE_SIZE8</ref>, 8},
    {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682" kindref="member">HE_ADDRTABLE_SIZE4</ref>, 4},       {<ref refid="namespacehello__fpga_1ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258" kindref="member">HE_ADDRTABLE_SIZE2</ref>, 2},

}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_hello_fpga/cxl_hello_fpga.h" line="364" column="10" bodyfile="samples/cxl_hello_fpga/cxl_hello_fpga.h" bodystart="364" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="samples/cxl_hello_fpga/cxl_he_cmd.h" line="38" column="1"/>
  </compounddef>
</doxygen>
