<def f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='275' ll='278' type='bool llvm::AArch64_AM::isLogicalImmediate(uint64_t imm, unsigned int regSize)'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='798' u='c' c='_ZN4llvm10AArch64_AML38isSVEMoveMaskPreferredLogicalImmediateEl'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='273'>/// isLogicalImmediate - Return true if the immediate is valid for a logical
/// immediate instruction of the given register size. Return false otherwise.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1687' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='2185' u='c' c='_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='2228' u='c' c='_ZL31tryBitfieldInsertOpFromOrAndImmPN4llvm6SDNodeEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='883' u='c' c='_ZL18optimizeLogicalImmN4llvm7SDValueEjmRKNS_5APIntERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5861' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5865' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5877' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5891' u='c' c='_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8887' u='c' c='_ZNK4llvm21AArch64TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='46' u='c' c='_ZN4llvm14AArch64TTIImpl13getIntImmCostEl'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='763' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand12isLogicalImmEv'/>
