INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Downloads/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Downloads/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miriscv_alu
