# system info nco on 2025.07.07.12:53:39
system_info:
name,value
DEVICE,5AGXMB1G4F40C4
DEVICE_FAMILY,Arria V
GENERATION_ID,1751885618
#
#
# Files generated for nco on 2025.07.07.12:53:39
files:
filepath,kind,attributes,module,is_top
simulation/nco.vhd,VHDL,,nco,true
simulation/submodules/mentor/asj_nco_aprid_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_aprid_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_aprid_dxx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_aprid_dxx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_nco_mob_rw.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_mob_rw.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_mob_rw.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_mob_rw.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_isdr.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_isdr.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_dxx_g.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_dxx_g.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_dxx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_dxx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_gal.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_gal.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_gal.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_gal.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_altqmcpipe.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_altqmcpipe.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0_sin.hex,HEX,,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0_cos.hex,HEX,,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0.v,VERILOG,,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0_tb.vhd,OTHER,,nco_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,nco_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,nco_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,nco_nco_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nco.nco_ii_0,nco_nco_ii_0
