ARM GAS  /tmp/ccxbNixT.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MPU_Config,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MPU_Config:
  25              	.LFB146:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "mdma.h"
  22:Core/Src/main.c **** #include "quadspi.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/ccxbNixT.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MPU_Config(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c ****   MPU_Config();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Core/Src/main.c ****   HAL_Init();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Configure the system clock */
  88:Core/Src/main.c ****   SystemClock_Config();
  89:Core/Src/main.c **** 
ARM GAS  /tmp/ccxbNixT.s 			page 3


  90:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Initialize all configured peripherals */
  95:Core/Src/main.c ****   MX_GPIO_Init();
  96:Core/Src/main.c ****   MX_MDMA_Init();
  97:Core/Src/main.c ****   MX_QUADSPI_Init();
  98:Core/Src/main.c ****   MX_TIM2_Init();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 101:Core/Src/main.c ****   HAL_StatusTypeDef result = HAL_OK;
 102:Core/Src/main.c ****   /* USER CODE END 2 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Infinite loop */
 105:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 106:Core/Src/main.c ****   while (1)
 107:Core/Src/main.c ****   {
 108:Core/Src/main.c ****     /* USER CODE END WHILE */
 109:Core/Src/main.c ****     // BlinkIt(result);
 110:Core/Src/main.c ****     TestStatusRegisters(1);
 111:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** /**
 117:Core/Src/main.c ****   * @brief System Clock Configuration
 118:Core/Src/main.c ****   * @retval None
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c **** void SystemClock_Config(void)
 121:Core/Src/main.c **** {
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Supply configuration update enable
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
ARM GAS  /tmp/ccxbNixT.s 			page 4


 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 150:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 151:Core/Src/main.c ****   {
 152:Core/Src/main.c ****     Error_Handler();
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 158:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 159:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE END 4 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****  /* MPU Configuration */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** void MPU_Config(void)
 181:Core/Src/main.c **** {
  27              		.loc 1 181 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
 182:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  39              		.loc 1 182 3 view .LVU1
  40              		.loc 1 182 26 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0094     		str	r4, [sp]
  43 0008 0194     		str	r4, [sp, #4]
  44 000a 0294     		str	r4, [sp, #8]
  45 000c 0394     		str	r4, [sp, #12]
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* Disables the MPU */
ARM GAS  /tmp/ccxbNixT.s 			page 5


 185:Core/Src/main.c ****   HAL_MPU_Disable();
  46              		.loc 1 185 3 is_stmt 1 view .LVU3
  47 000e FFF7FEFF 		bl	HAL_MPU_Disable
  48              	.LVL0:
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  49              		.loc 1 189 3 view .LVU4
  50              		.loc 1 189 25 is_stmt 0 view .LVU5
  51 0012 0123     		movs	r3, #1
  52 0014 8DF80030 		strb	r3, [sp]
 190:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  53              		.loc 1 190 3 is_stmt 1 view .LVU6
  54              		.loc 1 190 25 is_stmt 0 view .LVU7
  55 0018 8DF80140 		strb	r4, [sp, #1]
 191:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  56              		.loc 1 191 3 is_stmt 1 view .LVU8
  57              		.loc 1 191 30 is_stmt 0 view .LVU9
  58 001c 0194     		str	r4, [sp, #4]
 192:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  59              		.loc 1 192 3 is_stmt 1 view .LVU10
  60              		.loc 1 192 23 is_stmt 0 view .LVU11
  61 001e 1F22     		movs	r2, #31
  62 0020 8DF80820 		strb	r2, [sp, #8]
 193:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  63              		.loc 1 193 3 is_stmt 1 view .LVU12
  64              		.loc 1 193 35 is_stmt 0 view .LVU13
  65 0024 8722     		movs	r2, #135
  66 0026 8DF80920 		strb	r2, [sp, #9]
 194:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  67              		.loc 1 194 3 is_stmt 1 view .LVU14
  68              		.loc 1 194 31 is_stmt 0 view .LVU15
  69 002a 8DF80A40 		strb	r4, [sp, #10]
 195:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  70              		.loc 1 195 3 is_stmt 1 view .LVU16
  71              		.loc 1 195 35 is_stmt 0 view .LVU17
  72 002e 8DF80B40 		strb	r4, [sp, #11]
 196:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  73              		.loc 1 196 3 is_stmt 1 view .LVU18
  74              		.loc 1 196 30 is_stmt 0 view .LVU19
  75 0032 8DF80C30 		strb	r3, [sp, #12]
 197:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  76              		.loc 1 197 3 is_stmt 1 view .LVU20
  77              		.loc 1 197 30 is_stmt 0 view .LVU21
  78 0036 8DF80D30 		strb	r3, [sp, #13]
 198:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  79              		.loc 1 198 3 is_stmt 1 view .LVU22
  80              		.loc 1 198 30 is_stmt 0 view .LVU23
  81 003a 8DF80E40 		strb	r4, [sp, #14]
 199:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  82              		.loc 1 199 3 is_stmt 1 view .LVU24
  83              		.loc 1 199 31 is_stmt 0 view .LVU25
  84 003e 8DF80F40 		strb	r4, [sp, #15]
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  85              		.loc 1 201 3 is_stmt 1 view .LVU26
ARM GAS  /tmp/ccxbNixT.s 			page 6


  86 0042 6846     		mov	r0, sp
  87 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  88              	.LVL1:
 202:Core/Src/main.c ****   /* Enables the MPU */
 203:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  89              		.loc 1 203 3 view .LVU27
  90 0048 0420     		movs	r0, #4
  91 004a FFF7FEFF 		bl	HAL_MPU_Enable
  92              	.LVL2:
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** }
  93              		.loc 1 205 1 is_stmt 0 view .LVU28
  94 004e 04B0     		add	sp, sp, #16
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		@ sp needed
  98 0050 10BD     		pop	{r4, pc}
  99              		.cfi_endproc
 100              	.LFE146:
 102              		.section	.text.Error_Handler,"ax",%progbits
 103              		.align	1
 104              		.global	Error_Handler
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv5-d16
 110              	Error_Handler:
 111              	.LFB147:
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** /**
 208:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 209:Core/Src/main.c ****   * @retval None
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c **** void Error_Handler(void)
 212:Core/Src/main.c **** {
 112              		.loc 1 212 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ Volatile: function does not return.
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 213:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 214:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 215:Core/Src/main.c ****   __disable_irq();
 118              		.loc 1 215 3 view .LVU30
 119              	.LBB4:
 120              	.LBI4:
 121              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccxbNixT.s 			page 7


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccxbNixT.s 			page 8


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccxbNixT.s 			page 9


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccxbNixT.s 			page 10


 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 122              		.loc 2 207 27 view .LVU31
 123              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 124              		.loc 2 209 3 view .LVU32
 125              		.syntax unified
 126              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 127 0000 72B6     		cpsid i
 128              	@ 0 "" 2
 129              		.thumb
 130              		.syntax unified
 131              	.L4:
 132              	.LBE5:
 133              	.LBE4:
 216:Core/Src/main.c ****   while (1)
 134              		.loc 1 216 3 discriminator 1 view .LVU33
 217:Core/Src/main.c ****   {
 218:Core/Src/main.c ****   }
 135              		.loc 1 218 3 discriminator 1 view .LVU34
 216:Core/Src/main.c ****   while (1)
 136              		.loc 1 216 9 discriminator 1 view .LVU35
 137 0002 FEE7     		b	.L4
 138              		.cfi_endproc
 139              	.LFE147:
 141              		.section	.text.SystemClock_Config,"ax",%progbits
 142              		.align	1
 143              		.global	SystemClock_Config
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
ARM GAS  /tmp/ccxbNixT.s 			page 11


 147              		.fpu fpv5-d16
 149              	SystemClock_Config:
 150              	.LFB145:
 121:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 151              		.loc 1 121 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 112
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155 0000 00B5     		push	{lr}
 156              	.LCFI3:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 0002 9DB0     		sub	sp, sp, #116
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 120
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 162              		.loc 1 122 3 view .LVU37
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 163              		.loc 1 122 22 is_stmt 0 view .LVU38
 164 0004 4C22     		movs	r2, #76
 165 0006 0021     		movs	r1, #0
 166 0008 09A8     		add	r0, sp, #36
 167 000a FFF7FEFF 		bl	memset
 168              	.LVL3:
 123:Core/Src/main.c **** 
 169              		.loc 1 123 3 is_stmt 1 view .LVU39
 123:Core/Src/main.c **** 
 170              		.loc 1 123 22 is_stmt 0 view .LVU40
 171 000e 2022     		movs	r2, #32
 172 0010 0021     		movs	r1, #0
 173 0012 01A8     		add	r0, sp, #4
 174 0014 FFF7FEFF 		bl	memset
 175              	.LVL4:
 127:Core/Src/main.c **** 
 176              		.loc 1 127 3 is_stmt 1 view .LVU41
 177 0018 0220     		movs	r0, #2
 178 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 179              	.LVL5:
 131:Core/Src/main.c **** 
 180              		.loc 1 131 3 view .LVU42
 181              	.LBB6:
 131:Core/Src/main.c **** 
 182              		.loc 1 131 3 view .LVU43
 183 001e 0023     		movs	r3, #0
 184 0020 0093     		str	r3, [sp]
 131:Core/Src/main.c **** 
 185              		.loc 1 131 3 view .LVU44
 131:Core/Src/main.c **** 
 186              		.loc 1 131 3 view .LVU45
 187 0022 254B     		ldr	r3, .L12
 188 0024 9A69     		ldr	r2, [r3, #24]
 189 0026 42F44042 		orr	r2, r2, #49152
 190 002a 9A61     		str	r2, [r3, #24]
 131:Core/Src/main.c **** 
 191              		.loc 1 131 3 view .LVU46
 192 002c 9B69     		ldr	r3, [r3, #24]
 193 002e 03F44043 		and	r3, r3, #49152
ARM GAS  /tmp/ccxbNixT.s 			page 12


 194 0032 0093     		str	r3, [sp]
 131:Core/Src/main.c **** 
 195              		.loc 1 131 3 view .LVU47
 196 0034 214B     		ldr	r3, .L12+4
 197 0036 DA6A     		ldr	r2, [r3, #44]
 198 0038 42F00102 		orr	r2, r2, #1
 199 003c DA62     		str	r2, [r3, #44]
 131:Core/Src/main.c **** 
 200              		.loc 1 131 3 view .LVU48
 201 003e DB6A     		ldr	r3, [r3, #44]
 202 0040 03F00103 		and	r3, r3, #1
 203 0044 0093     		str	r3, [sp]
 131:Core/Src/main.c **** 
 204              		.loc 1 131 3 view .LVU49
 205 0046 009B     		ldr	r3, [sp]
 206              	.LBE6:
 131:Core/Src/main.c **** 
 207              		.loc 1 131 3 view .LVU50
 133:Core/Src/main.c **** 
 208              		.loc 1 133 3 view .LVU51
 209              	.L6:
 133:Core/Src/main.c **** 
 210              		.loc 1 133 48 discriminator 1 view .LVU52
 133:Core/Src/main.c **** 
 211              		.loc 1 133 8 discriminator 1 view .LVU53
 133:Core/Src/main.c **** 
 212              		.loc 1 133 10 is_stmt 0 discriminator 1 view .LVU54
 213 0048 1B4B     		ldr	r3, .L12
 214 004a 9B69     		ldr	r3, [r3, #24]
 133:Core/Src/main.c **** 
 215              		.loc 1 133 8 discriminator 1 view .LVU55
 216 004c 13F4005F 		tst	r3, #8192
 217 0050 FAD0     		beq	.L6
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 218              		.loc 1 138 3 is_stmt 1 view .LVU56
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 219              		.loc 1 138 36 is_stmt 0 view .LVU57
 220 0052 0122     		movs	r2, #1
 221 0054 0992     		str	r2, [sp, #36]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 222              		.loc 1 139 3 is_stmt 1 view .LVU58
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 223              		.loc 1 139 30 is_stmt 0 view .LVU59
 224 0056 4FF48033 		mov	r3, #65536
 225 005a 0A93     		str	r3, [sp, #40]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 226              		.loc 1 140 3 is_stmt 1 view .LVU60
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 227              		.loc 1 140 34 is_stmt 0 view .LVU61
 228 005c 0223     		movs	r3, #2
 229 005e 1293     		str	r3, [sp, #72]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 230              		.loc 1 141 3 is_stmt 1 view .LVU62
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 231              		.loc 1 141 35 is_stmt 0 view .LVU63
 232 0060 1393     		str	r3, [sp, #76]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
ARM GAS  /tmp/ccxbNixT.s 			page 13


 233              		.loc 1 142 3 is_stmt 1 view .LVU64
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 234              		.loc 1 142 30 is_stmt 0 view .LVU65
 235 0062 1492     		str	r2, [sp, #80]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 236              		.loc 1 143 3 is_stmt 1 view .LVU66
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 237              		.loc 1 143 30 is_stmt 0 view .LVU67
 238 0064 3C22     		movs	r2, #60
 239 0066 1592     		str	r2, [sp, #84]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 240              		.loc 1 144 3 is_stmt 1 view .LVU68
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 241              		.loc 1 144 30 is_stmt 0 view .LVU69
 242 0068 1693     		str	r3, [sp, #88]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 243              		.loc 1 145 3 is_stmt 1 view .LVU70
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 244              		.loc 1 145 30 is_stmt 0 view .LVU71
 245 006a 1793     		str	r3, [sp, #92]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 246              		.loc 1 146 3 is_stmt 1 view .LVU72
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 247              		.loc 1 146 30 is_stmt 0 view .LVU73
 248 006c 1893     		str	r3, [sp, #96]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 249              		.loc 1 147 3 is_stmt 1 view .LVU74
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 250              		.loc 1 147 32 is_stmt 0 view .LVU75
 251 006e 0C23     		movs	r3, #12
 252 0070 1993     		str	r3, [sp, #100]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 253              		.loc 1 148 3 is_stmt 1 view .LVU76
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 254              		.loc 1 148 35 is_stmt 0 view .LVU77
 255 0072 0023     		movs	r3, #0
 256 0074 1A93     		str	r3, [sp, #104]
 149:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 257              		.loc 1 149 3 is_stmt 1 view .LVU78
 149:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 258              		.loc 1 149 34 is_stmt 0 view .LVU79
 259 0076 1B93     		str	r3, [sp, #108]
 150:Core/Src/main.c ****   {
 260              		.loc 1 150 3 is_stmt 1 view .LVU80
 150:Core/Src/main.c ****   {
 261              		.loc 1 150 7 is_stmt 0 view .LVU81
 262 0078 09A8     		add	r0, sp, #36
 263 007a FFF7FEFF 		bl	HAL_RCC_OscConfig
 264              	.LVL6:
 150:Core/Src/main.c ****   {
 265              		.loc 1 150 6 view .LVU82
 266 007e B8B9     		cbnz	r0, .L10
 157:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 267              		.loc 1 157 3 is_stmt 1 view .LVU83
 157:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 268              		.loc 1 157 31 is_stmt 0 view .LVU84
 269 0080 3F23     		movs	r3, #63
ARM GAS  /tmp/ccxbNixT.s 			page 14


 270 0082 0193     		str	r3, [sp, #4]
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 271              		.loc 1 160 3 is_stmt 1 view .LVU85
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 272              		.loc 1 160 34 is_stmt 0 view .LVU86
 273 0084 0323     		movs	r3, #3
 274 0086 0293     		str	r3, [sp, #8]
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 275              		.loc 1 161 3 is_stmt 1 view .LVU87
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 276              		.loc 1 161 35 is_stmt 0 view .LVU88
 277 0088 0023     		movs	r3, #0
 278 008a 0393     		str	r3, [sp, #12]
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 279              		.loc 1 162 3 is_stmt 1 view .LVU89
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 280              		.loc 1 162 35 is_stmt 0 view .LVU90
 281 008c 0823     		movs	r3, #8
 282 008e 0493     		str	r3, [sp, #16]
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 283              		.loc 1 163 3 is_stmt 1 view .LVU91
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 284              		.loc 1 163 36 is_stmt 0 view .LVU92
 285 0090 4023     		movs	r3, #64
 286 0092 0593     		str	r3, [sp, #20]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 287              		.loc 1 164 3 is_stmt 1 view .LVU93
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 288              		.loc 1 164 36 is_stmt 0 view .LVU94
 289 0094 0693     		str	r3, [sp, #24]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 290              		.loc 1 165 3 is_stmt 1 view .LVU95
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 291              		.loc 1 165 36 is_stmt 0 view .LVU96
 292 0096 4FF48062 		mov	r2, #1024
 293 009a 0792     		str	r2, [sp, #28]
 166:Core/Src/main.c **** 
 294              		.loc 1 166 3 is_stmt 1 view .LVU97
 166:Core/Src/main.c **** 
 295              		.loc 1 166 36 is_stmt 0 view .LVU98
 296 009c 0893     		str	r3, [sp, #32]
 168:Core/Src/main.c ****   {
 297              		.loc 1 168 3 is_stmt 1 view .LVU99
 168:Core/Src/main.c ****   {
 298              		.loc 1 168 7 is_stmt 0 view .LVU100
 299 009e 0421     		movs	r1, #4
 300 00a0 0DEB0100 		add	r0, sp, r1
 301 00a4 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 302              	.LVL7:
 168:Core/Src/main.c ****   {
 303              		.loc 1 168 6 view .LVU101
 304 00a8 20B9     		cbnz	r0, .L11
 172:Core/Src/main.c **** 
 305              		.loc 1 172 1 view .LVU102
 306 00aa 1DB0     		add	sp, sp, #116
 307              	.LCFI5:
 308              		.cfi_remember_state
ARM GAS  /tmp/ccxbNixT.s 			page 15


 309              		.cfi_def_cfa_offset 4
 310              		@ sp needed
 311 00ac 5DF804FB 		ldr	pc, [sp], #4
 312              	.L10:
 313              	.LCFI6:
 314              		.cfi_restore_state
 152:Core/Src/main.c ****   }
 315              		.loc 1 152 5 is_stmt 1 view .LVU103
 316 00b0 FFF7FEFF 		bl	Error_Handler
 317              	.LVL8:
 318              	.L11:
 170:Core/Src/main.c ****   }
 319              		.loc 1 170 5 view .LVU104
 320 00b4 FFF7FEFF 		bl	Error_Handler
 321              	.LVL9:
 322              	.L13:
 323              		.align	2
 324              	.L12:
 325 00b8 00480258 		.word	1476544512
 326 00bc 00040058 		.word	1476396032
 327              		.cfi_endproc
 328              	.LFE145:
 330              		.section	.text.main,"ax",%progbits
 331              		.align	1
 332              		.global	main
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv5-d16
 338              	main:
 339              	.LFB144:
  69:Core/Src/main.c **** 
 340              		.loc 1 69 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344 0000 08B5     		push	{r3, lr}
 345              	.LCFI7:
 346              		.cfi_def_cfa_offset 8
 347              		.cfi_offset 3, -8
 348              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 349              		.loc 1 76 3 view .LVU106
 350 0002 FFF7FEFF 		bl	MPU_Config
 351              	.LVL10:
  81:Core/Src/main.c **** 
 352              		.loc 1 81 3 view .LVU107
 353 0006 FFF7FEFF 		bl	HAL_Init
 354              	.LVL11:
  88:Core/Src/main.c **** 
 355              		.loc 1 88 3 view .LVU108
 356 000a FFF7FEFF 		bl	SystemClock_Config
 357              	.LVL12:
  95:Core/Src/main.c ****   MX_MDMA_Init();
 358              		.loc 1 95 3 view .LVU109
 359 000e FFF7FEFF 		bl	MX_GPIO_Init
 360              	.LVL13:
ARM GAS  /tmp/ccxbNixT.s 			page 16


  96:Core/Src/main.c ****   MX_QUADSPI_Init();
 361              		.loc 1 96 3 view .LVU110
 362 0012 FFF7FEFF 		bl	MX_MDMA_Init
 363              	.LVL14:
  97:Core/Src/main.c ****   MX_TIM2_Init();
 364              		.loc 1 97 3 view .LVU111
 365 0016 FFF7FEFF 		bl	MX_QUADSPI_Init
 366              	.LVL15:
  98:Core/Src/main.c **** 
 367              		.loc 1 98 3 view .LVU112
 368 001a FFF7FEFF 		bl	MX_TIM2_Init
 369              	.LVL16:
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 370              		.loc 1 101 3 view .LVU113
 371              	.L15:
 106:Core/Src/main.c ****   {
 372              		.loc 1 106 3 discriminator 1 view .LVU114
 110:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 373              		.loc 1 110 5 discriminator 1 view .LVU115
 374 001e 0120     		movs	r0, #1
 375 0020 FFF7FEFF 		bl	TestStatusRegisters
 376              	.LVL17:
 106:Core/Src/main.c ****   {
 377              		.loc 1 106 9 discriminator 1 view .LVU116
 378 0024 FBE7     		b	.L15
 379              		.cfi_endproc
 380              	.LFE144:
 382              		.text
 383              	.Letext0:
 384              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 385              		.file 4 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 386              		.file 5 "Drivers/CMSIS/Include/core_cm7.h"
 387              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 388              		.file 7 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 389              		.file 8 "/opt/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include/stddef.h"
 390              		.file 9 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_types.h"
 391              		.file 10 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/reent.h"
 392              		.file 11 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/lock.h"
 393              		.file 12 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/math.h"
 394              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 395              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 396              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 397              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 398              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 399              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 400              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_qspi.h"
 401              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 402              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 403              		.file 22 "Core/Inc/quadspi.h"
 404              		.file 23 "Core/Inc/tim.h"
 405              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 406              		.file 25 "Core/Inc/gpio.h"
 407              		.file 26 "Core/Inc/mdma.h"
 408              		.file 27 "Core/Inc/z_qflash_W25QXXX_test.h"
 409              		.file 28 "<built-in>"
ARM GAS  /tmp/ccxbNixT.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccxbNixT.s:17     .text.MPU_Config:0000000000000000 $t
     /tmp/ccxbNixT.s:24     .text.MPU_Config:0000000000000000 MPU_Config
     /tmp/ccxbNixT.s:103    .text.Error_Handler:0000000000000000 $t
     /tmp/ccxbNixT.s:110    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccxbNixT.s:142    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccxbNixT.s:149    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccxbNixT.s:325    .text.SystemClock_Config:00000000000000b8 $d
     /tmp/ccxbNixT.s:331    .text.main:0000000000000000 $t
     /tmp/ccxbNixT.s:338    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_MDMA_Init
MX_QUADSPI_Init
MX_TIM2_Init
TestStatusRegisters
