Analysis & Synthesis report for tetris
Tue Dec 14 23:26:12 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tetris|falling_piece:fp0|input_delay:i0|curr_state
 11. State Machine - |tetris|game_logic:g0|curr_state
 12. State Machine - |tetris|game_logic:g0|input_delay:i0|curr_state
 13. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_next
 14. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_state
 15. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_next
 16. State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_state
 17. State Machine - |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 27. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 28. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 29. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 31. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 35. Source assignments for tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated
 36. Source assignments for tetris_soc:u0|tetris_soc_sdram:sdram
 37. Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll
 38. Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3
 39. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 43. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 44. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 45. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 46. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 47. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 48. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 49. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 50. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 51. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 52. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011
 53. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_012
 54. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 55. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_014
 56. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001
 67. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for sld_signaltap:auto_signaltap_0
 72. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 73. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 74. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a
 75. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b
 77. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 79. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram
 80. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 82. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 83. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 84. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 85. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy
 86. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0
 87. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 89. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 90. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 91. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 92. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 94. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 95. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 96. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 97. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
 98. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
 99. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
100. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
101. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
102. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
103. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
104. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
105. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
106. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
107. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
108. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
111. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
114. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
117. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
120. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
123. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
126. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
127. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
130. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
133. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
136. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
139. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
142. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
145. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
148. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
151. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_003|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_004|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_005|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_006|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_008|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_009|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_010|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_011|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_012|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_014|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_015|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_016|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
171. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
172. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
195. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
196. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
197. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
198. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
199. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
200. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
201. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
203. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
204. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
205. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
206. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
207. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
208. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
209. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
212. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
213. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
214. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
215. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
216. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
217. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
218. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
219. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
220. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
221. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
222. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
223. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
224. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
225. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
226. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
227. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
228. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
229. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
230. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
231. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
232. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
233. Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
234. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller
235. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
236. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
237. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001
238. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
239. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
240. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_002
241. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
242. Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
243. Parameter Settings for User Entity Instance: vga_controller:vga0
244. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
245. scfifo Parameter Settings by Entity Instance
246. altsyncram Parameter Settings by Entity Instance
247. Port Connectivity Checks: "falling_piece:fp0"
248. Port Connectivity Checks: "pixel_driver:p0"
249. Port Connectivity Checks: "vga_controller:vga0"
250. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
251. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_002"
252. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
253. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001"
254. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
255. Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller"
256. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
257. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
258. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
259. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
260. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
261. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
262. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
263. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
264. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
265. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
266. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode"
267. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode"
268. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
269. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
270. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode"
271. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
272. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
273. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
274. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
275. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
276. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
277. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
278. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
279. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
280. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
281. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
282. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
283. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
284. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
285. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
286. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
287. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
288. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
289. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
290. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
291. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
292. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
293. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
294. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
295. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
296. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
297. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
298. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
299. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
300. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
301. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
302. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
303. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
304. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
305. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
306. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
307. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
308. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
309. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
310. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
311. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
312. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
313. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
314. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
315. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
316. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
317. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
318. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
319. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
320. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
321. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_spi_0:spi_0"
322. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1"
323. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll"
324. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module"
325. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0"
326. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy"
327. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
328. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
329. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib"
330. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
331. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
332. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
333. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
334. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
335. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug"
336. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci"
337. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench"
338. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0"
339. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic"
340. Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0"
341. Port Connectivity Checks: "tetris_soc:u0"
342. Signal Tap Logic Analyzer Settings
343. Post-Synthesis Netlist Statistics for Top Partition
344. Elapsed Time Per Partition
345. Connections to In-System Debugging Instance "auto_signaltap_0"
346. Analysis & Synthesis Messages
347. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 14 23:26:11 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; tetris                                      ;
; Top-level Entity Name              ; tetris                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,767                                       ;
;     Total combinational functions  ; 5,982                                       ;
;     Dedicated logic registers      ; 3,863                                       ;
; Total registers                    ; 3863                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 17,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; tetris             ; tetris             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; tetris_soc/synthesis/tetris_soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v                                                                     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_reset_controller.v                                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v                                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv                                              ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v                                        ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv                               ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv                           ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv                               ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv                            ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv                                ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv                                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv                                    ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v                                                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v                                                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v                                                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v                                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v                                                    ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v                                                ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v                                                    ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.hex                                       ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v                                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v                                             ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v                                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v                              ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v                                                 ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_keycode.v                                                  ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_key.v                                                      ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v                                              ; tetris_soc  ;
; tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v                                           ; tetris_soc  ;
; VGA_controller.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/VGA_controller.sv                                                                                     ;             ;
; HexDriver.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/HexDriver.sv                                                                                          ;             ;
; tetris.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/tetris.sv                                                                                             ;             ;
; output_files/game_logic.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/output_files/game_logic.sv                                                                            ;             ;
; output_files/pixel_driver.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv                                                                          ;             ;
; input_delay.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/input_delay.sv                                                                                        ;             ;
; board_memory.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/board_memory.sv                                                                                       ;             ;
; falling_piece.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/sabah/Intel/tetris-main/falling_piece.sv                                                                                      ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;             ;
; db/scfifo_9621.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/scfifo_9621.tdf                                                                                    ;             ;
; db/a_dpfifo_bb01.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/a_dpfifo_bb01.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_337.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cntr_337.tdf                                                                                       ;             ;
; db/altsyncram_dtn1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/altsyncram_dtn1.tdf                                                                                ;             ;
; db/cntr_n2b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cntr_n2b.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_s0c1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/altsyncram_s0c1.tdf                                                                                ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                       ;             ;
; db/altsyncram_0n61.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/altsyncram_0n61.tdf                                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ;             ;
; db/altsyncram_6fg1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/altsyncram_6fg1.tdf                                                                                ;             ;
; sld_signaltap.vhd                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; sld_ela_trigger.tdf                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                             ;             ;
; db/sld_ela_trigger_oio.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/sld_ela_trigger_oio.tdf                                                                            ;             ;
; db/sld_reserved_tetris_auto_signaltap_0_1_1594.v                                                      ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/sabah/Intel/tetris-main/db/sld_reserved_tetris_auto_signaltap_0_1_1594.v                                                      ;             ;
; sld_alt_reduction.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                           ;             ;
; sld_mbpmg.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; db/altsyncram_4g14.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/altsyncram_4g14.tdf                                                                                ;             ;
; altdpram.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mux_i7c.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/mux_i7c.tdf                                                                                        ;             ;
; lpm_decode.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; db/decode_3af.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/decode_3af.tdf                                                                                     ;             ;
; lpm_counter.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; cmpconst.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; alt_counter_stratix.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_hrh.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cntr_hrh.tdf                                                                                       ;             ;
; db/cmpr_irb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cmpr_irb.tdf                                                                                       ;             ;
; db/cntr_8hi.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cntr_8hi.tdf                                                                                       ;             ;
; db/cntr_4rh.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cntr_4rh.tdf                                                                                       ;             ;
; db/cmpr_grb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cmpr_grb.tdf                                                                                       ;             ;
; db/cntr_odi.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cntr_odi.tdf                                                                                       ;             ;
; db/cmpr_drb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sabah/Intel/tetris-main/db/cmpr_drb.tdf                                                                                       ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sldb49e47d8/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 7,767               ;
;                                             ;                     ;
; Total combinational functions               ; 5982                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 3307                ;
;     -- 3 input functions                    ; 1550                ;
;     -- <=2 input functions                  ; 1125                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 5443                ;
;     -- arithmetic mode                      ; 539                 ;
;                                             ;                     ;
; Total registers                             ; 3863                ;
;     -- Dedicated logic registers            ; 3863                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 17536               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 2649                ;
; Total fan-out                               ; 35943               ;
; Average fan-out                             ; 3.47                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |tetris                                                                                                                                 ; 5982 (1)            ; 3863 (0)                  ; 17536       ; 0          ; 0            ; 0       ; 0         ; 141  ; 0            ; 0          ; |tetris                                                                                                                                                                                                                                                                                                                                                                                                                               ; tetris                                             ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                         ; HexDriver                                          ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                         ; HexDriver                                          ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                         ; HexDriver                                          ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                         ; HexDriver                                          ; work         ;
;    |board_memory:bm0|                                                                                                                   ; 1376 (1376)         ; 200 (200)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|board_memory:bm0                                                                                                                                                                                                                                                                                                                                                                                                              ; board_memory                                       ; work         ;
;    |falling_piece:fp0|                                                                                                                  ; 627 (622)           ; 114 (108)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|falling_piece:fp0                                                                                                                                                                                                                                                                                                                                                                                                             ; falling_piece                                      ; work         ;
;       |input_delay:i0|                                                                                                                  ; 5 (5)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|falling_piece:fp0|input_delay:i0                                                                                                                                                                                                                                                                                                                                                                                              ; input_delay                                        ; work         ;
;    |game_logic:g0|                                                                                                                      ; 10 (8)              ; 11 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|game_logic:g0                                                                                                                                                                                                                                                                                                                                                                                                                 ; game_logic                                         ; work         ;
;       |input_delay:i0|                                                                                                                  ; 2 (2)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|game_logic:g0|input_delay:i0                                                                                                                                                                                                                                                                                                                                                                                                  ; input_delay                                        ; work         ;
;    |pixel_driver:p0|                                                                                                                    ; 234 (234)           ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|pixel_driver:p0                                                                                                                                                                                                                                                                                                                                                                                                               ; pixel_driver                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 193 (1)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 192 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 192 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 192 (1)             ; 112 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 191 (0)             ; 105 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 191 (148)           ; 105 (76)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 542 (2)             ; 1060 (96)                 ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 540 (0)             ; 964 (0)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 540 (87)            ; 964 (464)                 ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                    ; altdpram                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                ; lpm_decode                                         ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                                                                      ; decode_3af                                         ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                        ; lpm_mux                                            ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                                                                                                                 ; mux_i7c                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                |altsyncram_4g14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4g14:auto_generated                                                                                                                                                                                                                                    ; altsyncram_4g14                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                           ; serial_crc_16                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                        ; sld_buffer_manager                                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 205 (1)             ; 269 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                       ; sld_ela_control                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                               ; lpm_shiftreg                                       ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 203 (0)             ; 253 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                                            ; sld_ela_trigger                                    ; work         ;
;                   |sld_ela_trigger_oio:auto_generated|                                                                                  ; 203 (0)             ; 253 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated                                                                                                                                                                         ; sld_ela_trigger_oio                                ; work         ;
;                      |sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|                                                            ; 203 (144)           ; 253 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1                                                                                                                   ; sld_reserved_tetris_auto_signaltap_0_1_1594        ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                                                                  ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                                                    ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                                                    ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                                                    ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                                                    ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                                                   ; lpm_shiftreg                                       ; work         ;
;                         |sld_alt_reduction:unary_16|                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_alt_reduction:unary_16                                                                                        ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_alt_reduction:unary_1                                                                                         ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_alt_reduction:unary_2                                                                                         ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_30|                                                                                    ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_alt_reduction:unary_30                                                                                        ; sld_alt_reduction                                  ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_100                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_103                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_106                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_109                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_112                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_115                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_118                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_121                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_124                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_128                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_12                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_131                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_134                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_137                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_140                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_143                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_146                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_149                                                                                                ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_17|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_17                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_20|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_20                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_23|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_23                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_23|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_26|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_26                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_31|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_31                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_34                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_37                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_3                                                                                                  ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_40                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_43                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_46                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_49                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_52                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_55                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_58                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_61                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_64                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_67                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_6                                                                                                  ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_70                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_73                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_76                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_79                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_82                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_85                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_88                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_91                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_94                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_97                                                                                                 ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_9                                                                                                  ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 111 (9)             ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                        ; lpm_counter                                        ; work         ;
;                   |cntr_hrh:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hrh:auto_generated                                                                                                                                                ; cntr_hrh                                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                 ; lpm_counter                                        ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                                                                                                         ; cntr_8hi                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                       ; lpm_counter                                        ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                                                                                                               ; cntr_4rh                                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                          ; lpm_counter                                        ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                                                                  ; cntr_odi                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                 ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 48 (48)             ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                  ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                               ; lpm_shiftreg                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                             ; sld_rom_sr                                         ; work         ;
;    |tetris_soc:u0|                                                                                                                      ; 2929 (0)            ; 2331 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                                 ; tetris_soc                                         ; tetris_soc   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; tetris_soc   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                          ; tetris_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; tetris_soc   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; tetris_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; tetris_soc   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; tetris_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; tetris_soc   ;
;       |tetris_soc_hex_digits_pio:hex_digits_pio|                                                                                        ; 20 (20)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                        ; tetris_soc_hex_digits_pio                          ; tetris_soc   ;
;       |tetris_soc_jtag_uart_0:jtag_uart_0|                                                                                              ; 140 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; tetris_soc_jtag_uart_0                             ; tetris_soc   ;
;          |alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 53 (53)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;          |tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; tetris_soc_jtag_uart_0_scfifo_r                    ; tetris_soc   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_9621                                        ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_bb01                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                ; cntr_337                                           ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_dtn1                                    ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                       ; cntr_n2b                                           ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                             ; cntr_n2b                                           ; work         ;
;          |tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; tetris_soc_jtag_uart_0_scfifo_w                    ; tetris_soc   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_9621                                        ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_bb01                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                ; cntr_337                                           ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_dtn1                                    ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                       ; cntr_n2b                                           ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                             ; cntr_n2b                                           ; work         ;
;       |tetris_soc_key:key|                                                                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                              ; tetris_soc_key                                     ; tetris_soc   ;
;       |tetris_soc_keycode:keycode|                                                                                                      ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                      ; tetris_soc_keycode                                 ; tetris_soc   ;
;       |tetris_soc_leds_pio:leds_pio|                                                                                                    ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                                    ; tetris_soc_leds_pio                                ; tetris_soc   ;
;       |tetris_soc_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1084 (0)            ; 971 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; tetris_soc_mm_interconnect_0                       ; tetris_soc   ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser           ; tetris_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                     ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; tetris_soc   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; tetris_soc   ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                         ; tetris_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; tetris_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 20 (20)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; tetris_soc   ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; tetris_soc   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                   ; tetris_soc   ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; tetris_soc   ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 6 (6)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; tetris_soc   ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 49 (49)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                        ; tetris_soc   ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                        ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; tetris_soc_mm_interconnect_0_cmd_demux_001         ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                             ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                             ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                             ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                             ; 47 (43)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                             ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                             ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                             ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                             ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                             ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                             ; 14 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                             ; 33 (29)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                     ; tetris_soc_mm_interconnect_0_cmd_mux               ; tetris_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                           ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_router:router|                                                                                   ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; tetris_soc_mm_interconnect_0_router                ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_router_001:router_001|                                                                           ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; tetris_soc_mm_interconnect_0_router_001            ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                 ; tetris_soc_mm_interconnect_0_rsp_demux             ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 128 (128)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; tetris_soc_mm_interconnect_0_rsp_mux               ; tetris_soc   ;
;          |tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; tetris_soc_mm_interconnect_0_rsp_mux_001           ; tetris_soc   ;
;       |tetris_soc_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 1040 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; tetris_soc_nios2_gen2_0                            ; tetris_soc   ;
;          |tetris_soc_nios2_gen2_0_cpu:cpu|                                                                                              ; 1040 (747)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; tetris_soc_nios2_gen2_0_cpu                        ; tetris_soc   ;
;             |tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|                                           ; 293 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; tetris_soc_nios2_gen2_0_cpu_nios2_oci              ; tetris_soc   ;
;                |tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; tetris_soc   ;
;                   |sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                   |tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; tetris_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|                         ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; tetris_soc_nios2_gen2_0_cpu_debug_slave_tck        ; tetris_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; tetris_soc   ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; tetris_soc_nios2_gen2_0_cpu_nios2_oci_break        ; tetris_soc   ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; tetris_soc   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;                |tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; tetris_soc_nios2_gen2_0_cpu_nios2_ocimem           ; tetris_soc   ;
;                   |tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; tetris_soc   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                    ; work         ;
;             |tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; tetris_soc_nios2_gen2_0_cpu_register_bank_a_module ; tetris_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                    ; altsyncram_s0c1                                    ; work         ;
;             |tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; tetris_soc_nios2_gen2_0_cpu_register_bank_b_module ; tetris_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                    ; altsyncram_s0c1                                    ; work         ;
;       |tetris_soc_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; tetris_soc_onchip_memory2_0                        ; tetris_soc   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_6fg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_6fg1                                    ; work         ;
;       |tetris_soc_sdram:sdram|                                                                                                          ; 266 (213)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                          ; tetris_soc_sdram                                   ; tetris_soc   ;
;          |tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module|                                                  ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                              ; tetris_soc_sdram_input_efifo_module                ; tetris_soc   ;
;       |tetris_soc_sdram_pll:sdram_pll|                                                                                                  ; 9 (8)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                  ; tetris_soc_sdram_pll                               ; tetris_soc   ;
;          |tetris_soc_sdram_pll_altpll_vg92:sd1|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                             ; tetris_soc_sdram_pll_altpll_vg92                   ; tetris_soc   ;
;          |tetris_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                        ; tetris_soc_sdram_pll_stdsync_sv6                   ; tetris_soc   ;
;             |tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                              ; tetris_soc_sdram_pll_dffpipe_l2c                   ; tetris_soc   ;
;       |tetris_soc_spi_0:spi_0|                                                                                                          ; 111 (111)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                          ; tetris_soc_spi_0                                   ; tetris_soc   ;
;       |tetris_soc_timer_0:timer_0|                                                                                                      ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                      ; tetris_soc_timer_0                                 ; tetris_soc   ;
;       |tetris_soc_usb_gpx:usb_irq|                                                                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                      ; tetris_soc_usb_gpx                                 ; tetris_soc   ;
;       |tetris_soc_usb_rst:usb_rst|                                                                                                      ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|tetris_soc:u0|tetris_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                      ; tetris_soc_usb_rst                                 ; tetris_soc   ;
;    |vga_controller:vga0|                                                                                                                ; 42 (42)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |tetris|vga_controller:vga0                                                                                                                                                                                                                                                                                                                                                                                                           ; vga_controller                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4g14:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144 ; None                            ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                            ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                            ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                            ;
; tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; tetris_soc_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                         ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                           ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                         ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                           ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oio:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_1594:mgl_prim1 ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0                                                                                                                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                      ; tetris_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                                                              ; tetris_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_key:key                                                                                                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_keycode:keycode                                                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_011                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_012                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_014                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                              ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                         ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                         ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                      ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                              ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                         ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router                                                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_004                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_005                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_006                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_014                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_016                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_012                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_014                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                   ; tetris_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                                                            ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                       ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                         ; tetris_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                         ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                             ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                                                         ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                               ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                     ; tetris_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                           ; tetris_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                  ; tetris_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram                                                                                                                                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                ; tetris_soc.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0                                                                                                                                                                                                                                                                        ; tetris_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                          ; tetris_soc.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_timer_0:timer_0                                                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx                                                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |tetris|tetris_soc:u0|tetris_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                    ; tetris_soc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|falling_piece:fp0|input_delay:i0|curr_state                                                     ;
+--------------------+---------------+---------------+---------------+---------------+---------------+--------------------+
; Name               ; curr_state.h4 ; curr_state.h3 ; curr_state.h2 ; curr_state.h1 ; curr_state.h0 ; curr_state.keycode ;
+--------------------+---------------+---------------+---------------+---------------+---------------+--------------------+
; curr_state.keycode ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ;
; curr_state.h0      ; 0             ; 0             ; 0             ; 0             ; 1             ; 1                  ;
; curr_state.h1      ; 0             ; 0             ; 0             ; 1             ; 0             ; 1                  ;
; curr_state.h2      ; 0             ; 0             ; 1             ; 0             ; 0             ; 1                  ;
; curr_state.h3      ; 0             ; 1             ; 0             ; 0             ; 0             ; 1                  ;
; curr_state.h4      ; 1             ; 0             ; 0             ; 0             ; 0             ; 1                  ;
+--------------------+---------------+---------------+---------------+---------------+---------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|game_logic:g0|curr_state                                                                                                                                                                                          ;
+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+--------------------+--------------------+------------------+-----------------+
; Name               ; curr_state.clear4 ; curr_state.clear3 ; curr_state.clear2 ; curr_state.clear1 ; curr_state.clear0 ; curr_state.lc ; curr_state.locked ; curr_state.stopped ; curr_state.falling ; curr_state.spawn ; curr_state.idle ;
+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+--------------------+--------------------+------------------+-----------------+
; curr_state.idle    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                  ; 0                  ; 0                ; 0               ;
; curr_state.spawn   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                  ; 0                  ; 1                ; 1               ;
; curr_state.falling ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                  ; 1                  ; 0                ; 1               ;
; curr_state.stopped ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 1                  ; 0                  ; 0                ; 1               ;
; curr_state.locked  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0             ; 1                 ; 0                  ; 0                  ; 0                ; 1               ;
; curr_state.lc      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1             ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; curr_state.clear0  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0             ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; curr_state.clear1  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0             ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; curr_state.clear2  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; curr_state.clear3  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; curr_state.clear4  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+--------------------+--------------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|game_logic:g0|input_delay:i0|curr_state                                                         ;
+--------------------+---------------+---------------+---------------+---------------+---------------+--------------------+
; Name               ; curr_state.h4 ; curr_state.h3 ; curr_state.h2 ; curr_state.h1 ; curr_state.h0 ; curr_state.keycode ;
+--------------------+---------------+---------------+---------------+---------------+---------------+--------------------+
; curr_state.keycode ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                  ;
; curr_state.h0      ; 0             ; 0             ; 0             ; 0             ; 1             ; 1                  ;
; curr_state.h1      ; 0             ; 0             ; 0             ; 1             ; 0             ; 1                  ;
; curr_state.h2      ; 0             ; 0             ; 1             ; 0             ; 0             ; 1                  ;
; curr_state.h3      ; 0             ; 1             ; 0             ; 0             ; 0             ; 1                  ;
; curr_state.h4      ; 1             ; 0             ; 0             ; 0             ; 0             ; 1                  ;
+--------------------+---------------+---------------+---------------+---------------+---------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_next                          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_state                                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000      ;
+------------+------------+------------+------------+-----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0               ;
; i_next.010 ; 0          ; 0          ; 1          ; 1               ;
; i_next.101 ; 0          ; 1          ; 0          ; 1               ;
; i_next.111 ; 1          ; 0          ; 0          ; 1               ;
+------------+------------+------------+------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_state                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; falling_piece:fp0|shape[0]                         ; falling_piece:fp0|shape[3] ; yes                    ;
; falling_piece:fp0|shape[1]                         ; falling_piece:fp0|shape[3] ; yes                    ;
; falling_piece:fp0|shape[2]                         ; falling_piece:fp0|shape[3] ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1..3,6,8,10,13,16,19,22,25..28,31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; board_memory:bm0|cr9                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr0                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr1                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr2                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr3                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr4                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr5                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr6                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr7                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; board_memory:bm0|cr8                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                             ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                             ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,4,5,7,9,11,12,14,15,17,18,20,21,23,24,29]                                                                                                                                                                                 ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                 ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                      ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                           ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                         ; Merged with tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; falling_piece:fp0|input_delay:i0|curr_state~4                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; falling_piece:fp0|input_delay:i0|curr_state~5                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; falling_piece:fp0|input_delay:i0|curr_state~6                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; falling_piece:fp0|input_delay:i0|curr_state~7                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|curr_state~4                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|curr_state~5                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|curr_state~6                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|curr_state~7                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|input_delay:i0|curr_state~4                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|input_delay:i0|curr_state~5                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|input_delay:i0|curr_state~6                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|input_delay:i0|curr_state~7                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; game_logic:g0|curr_state.lc                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; game_logic:g0|curr_state.clear0                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; game_logic:g0|curr_state.clear1                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; game_logic:g0|curr_state.clear2                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; game_logic:g0|curr_state.clear3                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; game_logic:g0|curr_state.clear4                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; game_logic:g0|counter[0..31]                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1461                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                     ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                            ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; game_logic:g0|curr_state~4                                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; game_logic:g0|counter[31], game_logic:g0|counter[30], game_logic:g0|counter[29],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; game_logic:g0|counter[28]                                                                                                                                                                                                                                                                                                                                                     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                  ;
; game_logic:g0|curr_state.clear0                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; game_logic:g0|counter[27], game_logic:g0|counter[26], game_logic:g0|counter[25]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                              ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                         ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                           ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                      ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                  ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                           ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                           ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                               ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; tetris_soc:u0|tetris_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3863  ;
; Number of registers using Synchronous Clear  ; 119   ;
; Number of registers using Synchronous Load   ; 302   ;
; Number of registers using Asynchronous Clear ; 2486  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2123  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                    ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                   ; 3       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                   ; 3       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                   ; 1       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 657     ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                         ; 33      ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                       ; 8       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                     ; 3       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                 ; 11      ;
; tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 472     ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 25      ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                 ; 4       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                        ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                        ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; tetris_soc:u0|tetris_soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                    ; 2       ;
; tetris_soc:u0|tetris_soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                  ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; 10      ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; tetris_soc:u0|tetris_soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                            ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                 ; 2       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                 ; 2       ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                 ; 2       ;
; tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                              ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                         ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|tetris_soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                          ; 2       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 87                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|shift_reg[1]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[11]                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|active_addr[2]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|falling_piece:fp0|orientation[9]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |tetris|falling_piece:fp0|x3[4]                                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |tetris|falling_piece:fp0|y0[3]                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |tetris|falling_piece:fp0|y3shift[0]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|E_logic_result[27]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris|falling_piece:fp0|shape[1]                                                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 76 bits   ; 380 LEs       ; 380 LEs              ; 0 LEs                  ; No         ; |tetris|falling_piece:fp0|x0                                                                                                                                                                                                                                                                                                                                                      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |tetris|falling_piece:fp0|x1shift[0]                                                                                                                                                                                                                                                                                                                                              ;
; 23:1               ; 2 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |tetris|falling_piece:fp0|x3shift[1]                                                                                                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|src_channel[5]                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                           ;
; 25:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |tetris|falling_piece:fp0|x0shift[2]                                                                                                                                                                                                                                                                                                                                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_sdram:sdram   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; tetris_soc_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 2                               ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4                               ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; tetris_soc_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 4                               ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; MAX 10                          ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6fg1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_003|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_004|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_005|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_006|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_008|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_009|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_010|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_011|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_012|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_014|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_015|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_016|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                           ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                           ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 15    ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga0 ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                    ;
; vlines         ; 1000001100 ; Unsigned Binary                    ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                 ;
+-------------------------------------------------+----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                ; String         ;
; sld_node_info                                   ; 805334528                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                            ; Signed Integer ;
; sld_data_bits                                   ; 48                                           ; Untyped        ;
; sld_trigger_bits                                ; 48                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                            ; Untyped        ;
; sld_sample_depth                                ; 128                                          ; Untyped        ;
; sld_segment_size                                ; 128                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_tetris_auto_signaltap_0_1_1594, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                            ; Untyped        ;
; sld_ram_pipeline                                ; 3                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                         ; String         ;
; sld_inversion_mask_length                       ; 21                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                        ; Untyped        ;
; sld_power_up_trigger                            ; 0                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 48                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "falling_piece:fp0" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; board ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "pixel_driver:p0" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; x0[9..5] ; Input ; Info     ; Stuck at GND  ;
; x1[9..5] ; Input ; Info     ; Stuck at GND  ;
; x2[9..5] ; Input ; Info     ; Stuck at GND  ;
; x3[9..5] ; Input ; Info     ; Stuck at GND  ;
; y0[9..6] ; Input ; Info     ; Stuck at GND  ;
; y1[9..6] ; Input ; Info     ; Stuck at GND  ;
; y2[9..6] ; Input ; Info     ; Stuck at GND  ;
; y3[9..6] ; Input ; Info     ; Stuck at GND  ;
; board    ; Input ; Info     ; Stuck at GND  ;
+----------+-------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga0"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_spi_0:spi_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                         ;
+----------+-------+----------+---------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                    ;
+----------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+---------------------------------+
; Port               ; Type   ; Severity ; Details                         ;
+--------------------+--------+----------+---------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected          ;
; scandataout        ; Output ; Info     ; Explicitly unconnected          ;
; c2                 ; Output ; Info     ; Explicitly unconnected          ;
; c3                 ; Output ; Info     ; Explicitly unconnected          ;
; c4                 ; Output ; Info     ; Explicitly unconnected          ;
; areset             ; Input  ; Info     ; Stuck at GND                    ;
; locked             ; Output ; Info     ; Explicitly unconnected          ;
; phasedone          ; Output ; Info     ; Explicitly unconnected          ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                    ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                    ;
; phasestep          ; Input  ; Info     ; Stuck at GND                    ;
; scanclk            ; Input  ; Info     ; Stuck at GND                    ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                    ;
; scandata           ; Input  ; Info     ; Stuck at GND                    ;
; configupdate       ; Input  ; Info     ; Stuck at GND                    ;
+--------------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetris_soc:u0"                                                                               ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                           ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                           ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 48                  ; 48               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 228                         ;
; cycloneiii_ff         ; 2691                        ;
;     CLR               ; 764                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 436                         ;
;     ENA CLR           ; 1082                        ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 10                          ;
;     plain             ; 149                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 5260                        ;
;     arith             ; 463                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 278                         ;
;         3 data inputs ; 184                         ;
;     normal            ; 4797                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 91                          ;
;         2 data inputs ; 604                         ;
;         3 data inputs ; 1174                        ;
;         4 data inputs ; 2918                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                      ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------+---------+
; Name                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                    ; Details ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------+---------+
; board_memory:bm0|board[0][0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][0]         ; N/A     ;
; board_memory:bm0|board[0][0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][0]         ; N/A     ;
; board_memory:bm0|board[0][1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][1]         ; N/A     ;
; board_memory:bm0|board[0][1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][1]         ; N/A     ;
; board_memory:bm0|board[0][2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][2]         ; N/A     ;
; board_memory:bm0|board[0][2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][2]         ; N/A     ;
; board_memory:bm0|board[0][3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][3]         ; N/A     ;
; board_memory:bm0|board[0][3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; board_memory:bm0|board[0][3]         ; N/A     ;
; board_memory:bm0|isLocking        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_logic:g0|curr_state.stopped     ; N/A     ;
; board_memory:bm0|isLocking        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_logic:g0|curr_state.stopped     ; N/A     ;
; falling_piece:fp0|orientation[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[0]~2   ; N/A     ;
; falling_piece:fp0|orientation[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[0]~2   ; N/A     ;
; falling_piece:fp0|orientation[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[10]~6  ; N/A     ;
; falling_piece:fp0|orientation[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[10]~6  ; N/A     ;
; falling_piece:fp0|orientation[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[11]~10 ; N/A     ;
; falling_piece:fp0|orientation[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[11]~10 ; N/A     ;
; falling_piece:fp0|orientation[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[12]~14 ; N/A     ;
; falling_piece:fp0|orientation[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[12]~14 ; N/A     ;
; falling_piece:fp0|orientation[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[13]~18 ; N/A     ;
; falling_piece:fp0|orientation[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[13]~18 ; N/A     ;
; falling_piece:fp0|orientation[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[14]~22 ; N/A     ;
; falling_piece:fp0|orientation[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[14]~22 ; N/A     ;
; falling_piece:fp0|orientation[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[15]~26 ; N/A     ;
; falling_piece:fp0|orientation[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[15]~26 ; N/A     ;
; falling_piece:fp0|orientation[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[16]~30 ; N/A     ;
; falling_piece:fp0|orientation[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[16]~30 ; N/A     ;
; falling_piece:fp0|orientation[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[17]~34 ; N/A     ;
; falling_piece:fp0|orientation[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[17]~34 ; N/A     ;
; falling_piece:fp0|orientation[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[18]~38 ; N/A     ;
; falling_piece:fp0|orientation[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[18]~38 ; N/A     ;
; falling_piece:fp0|orientation[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[19]~42 ; N/A     ;
; falling_piece:fp0|orientation[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[19]~42 ; N/A     ;
; falling_piece:fp0|orientation[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[1]~46  ; N/A     ;
; falling_piece:fp0|orientation[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[1]~46  ; N/A     ;
; falling_piece:fp0|orientation[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[20]~50 ; N/A     ;
; falling_piece:fp0|orientation[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[20]~50 ; N/A     ;
; falling_piece:fp0|orientation[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[21]~54 ; N/A     ;
; falling_piece:fp0|orientation[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[21]~54 ; N/A     ;
; falling_piece:fp0|orientation[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[22]~58 ; N/A     ;
; falling_piece:fp0|orientation[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[22]~58 ; N/A     ;
; falling_piece:fp0|orientation[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[23]~62 ; N/A     ;
; falling_piece:fp0|orientation[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[23]~62 ; N/A     ;
; falling_piece:fp0|orientation[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[24]~66 ; N/A     ;
; falling_piece:fp0|orientation[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[24]~66 ; N/A     ;
; falling_piece:fp0|orientation[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[25]~70 ; N/A     ;
; falling_piece:fp0|orientation[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[25]~70 ; N/A     ;
; falling_piece:fp0|orientation[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[26]~74 ; N/A     ;
; falling_piece:fp0|orientation[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[26]~74 ; N/A     ;
; falling_piece:fp0|orientation[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[27]~78 ; N/A     ;
; falling_piece:fp0|orientation[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[27]~78 ; N/A     ;
; falling_piece:fp0|orientation[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[28]~82 ; N/A     ;
; falling_piece:fp0|orientation[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[28]~82 ; N/A     ;
; falling_piece:fp0|orientation[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[29]~86 ; N/A     ;
; falling_piece:fp0|orientation[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[29]~86 ; N/A     ;
; falling_piece:fp0|orientation[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[2]~90  ; N/A     ;
; falling_piece:fp0|orientation[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[2]~90  ; N/A     ;
; falling_piece:fp0|orientation[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[30]~94 ; N/A     ;
; falling_piece:fp0|orientation[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[30]~94 ; N/A     ;
; falling_piece:fp0|orientation[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[31]~98 ; N/A     ;
; falling_piece:fp0|orientation[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[31]~98 ; N/A     ;
; falling_piece:fp0|orientation[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[3]~102 ; N/A     ;
; falling_piece:fp0|orientation[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[3]~102 ; N/A     ;
; falling_piece:fp0|orientation[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[4]~106 ; N/A     ;
; falling_piece:fp0|orientation[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[4]~106 ; N/A     ;
; falling_piece:fp0|orientation[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[5]~110 ; N/A     ;
; falling_piece:fp0|orientation[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[5]~110 ; N/A     ;
; falling_piece:fp0|orientation[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[6]~114 ; N/A     ;
; falling_piece:fp0|orientation[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[6]~114 ; N/A     ;
; falling_piece:fp0|orientation[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[7]~118 ; N/A     ;
; falling_piece:fp0|orientation[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[7]~118 ; N/A     ;
; falling_piece:fp0|orientation[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[8]~122 ; N/A     ;
; falling_piece:fp0|orientation[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[8]~122 ; N/A     ;
; falling_piece:fp0|orientation[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[9]~126 ; N/A     ;
; falling_piece:fp0|orientation[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|orientation[9]~126 ; N/A     ;
; falling_piece:fp0|reset           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_logic:g0|curr_state.spawn       ; N/A     ;
; falling_piece:fp0|reset           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_logic:g0|curr_state.spawn       ; N/A     ;
; falling_piece:fp0|rotate          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|rotate~0           ; N/A     ;
; falling_piece:fp0|rotate          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|rotate~0           ; N/A     ;
; falling_piece:fp0|shape[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[0]           ; N/A     ;
; falling_piece:fp0|shape[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[0]           ; N/A     ;
; falling_piece:fp0|shape[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[1]           ; N/A     ;
; falling_piece:fp0|shape[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[1]           ; N/A     ;
; falling_piece:fp0|shape[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[2]           ; N/A     ;
; falling_piece:fp0|shape[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[2]           ; N/A     ;
; falling_piece:fp0|shape[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                  ; N/A     ;
; falling_piece:fp0|shape[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                  ; N/A     ;
; falling_piece:fp0|spawnSignal     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_logic:g0|curr_state.spawn       ; N/A     ;
; falling_piece:fp0|spawnSignal     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; game_logic:g0|curr_state.spawn       ; N/A     ;
; pixel_driver:p0|shape[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[0]           ; N/A     ;
; pixel_driver:p0|shape[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[0]           ; N/A     ;
; pixel_driver:p0|shape[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[1]           ; N/A     ;
; pixel_driver:p0|shape[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[1]           ; N/A     ;
; pixel_driver:p0|shape[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[2]           ; N/A     ;
; pixel_driver:p0|shape[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; falling_piece:fp0|shape[2]           ; N/A     ;
; pixel_driver:p0|shape[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                  ; N/A     ;
; pixel_driver:p0|shape[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                  ; N/A     ;
; MAX10_CLK1_50                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                        ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 14 23:25:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/tetris_soc.v
    Info (12023): Found entity 1: tetris_soc File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv
    Info (12023): Found entity 1: tetris_soc_irq_mapper File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_mux File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux_011 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux_011.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_rsp_demux File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux_011 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux_011.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_mux File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_cmd_demux File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_013_default_decode File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_013 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_007_default_decode File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_007 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_002 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_001_default_decode File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router_001 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: tetris_soc_mm_interconnect_0_router_default_decode File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: tetris_soc_mm_interconnect_0_router File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v
    Info (12023): Found entity 1: tetris_soc_usb_rst File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v
    Info (12023): Found entity 1: tetris_soc_usb_gpx File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_timer_0.v
    Info (12023): Found entity 1: tetris_soc_timer_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: tetris_soc_sysid_qsys_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_spi_0.v
    Info (12023): Found entity 1: tetris_soc_spi_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v
    Info (12023): Found entity 1: tetris_soc_sdram_pll_dffpipe_l2c File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: tetris_soc_sdram_pll_stdsync_sv6 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: tetris_soc_sdram_pll_altpll_vg92 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: tetris_soc_sdram_pll File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_sdram.v
    Info (12023): Found entity 1: tetris_soc_sdram_input_efifo_module File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 21
    Info (12023): Found entity 2: tetris_soc_sdram File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: tetris_soc_onchip_memory2_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: tetris_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: tetris_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: tetris_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: tetris_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: tetris_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: tetris_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: tetris_soc_nios2_gen2_0_cpu File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: tetris_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v
    Info (12023): Found entity 1: tetris_soc_leds_pio File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_keycode.v
    Info (12023): Found entity 1: tetris_soc_keycode File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_key.v
    Info (12023): Found entity 1: tetris_soc_key File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v
    Info (12023): Found entity 1: tetris_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: tetris_soc_jtag_uart_0_scfifo_w File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: tetris_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: tetris_soc_jtag_uart_0_scfifo_r File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: tetris_soc_jtag_uart_0 File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v
    Info (12023): Found entity 1: tetris_soc_hex_digits_pio File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/sabah/Intel/tetris-main/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/sabah/Intel/tetris-main/HexDriver.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at tetris.sv(141): ignored dangling comma in List of Port Connections File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 141
Info (12021): Found 1 design units, including 1 entities, in source file tetris.sv
    Info (12023): Found entity 1: tetris File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/game_logic.sv
    Info (12023): Found entity 1: game_logic File: C:/Users/sabah/Intel/tetris-main/output_files/game_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/pixel_driver.sv
    Info (12023): Found entity 1: pixel_driver File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/shape_rom.sv
    Info (12023): Found entity 1: shape_rom File: C:/Users/sabah/Intel/tetris-main/output_files/shape_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input_delay.sv
    Info (12023): Found entity 1: input_delay File: C:/Users/sabah/Intel/tetris-main/input_delay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board_memory.sv
    Info (12023): Found entity 1: board_memory File: C:/Users/sabah/Intel/tetris-main/board_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lsfr.sv
    Info (12023): Found entity 1: LSFR File: C:/Users/sabah/Intel/tetris-main/LSFR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file falling_piece.sv
    Info (12023): Found entity 1: falling_piece File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at tetris.sv(99): created implicit net for "Reset_h" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at LSFR.sv(6): created implicit net for "fedback" File: C:/Users/sabah/Intel/tetris-main/LSFR.sv Line: 6
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at tetris_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "tetris" for the top level hierarchy
Warning (10858): Verilog HDL warning at tetris.sv(60): object board used but never assigned File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 60
Warning (10030): Net "board" at tetris.sv(60) has no driver or initial value, using a default initial value '0' File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 60
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 82
Info (12128): Elaborating entity "tetris_soc" for hierarchy "tetris_soc:u0" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 141
Info (12128): Elaborating entity "tetris_soc_hex_digits_pio" for hierarchy "tetris_soc:u0|tetris_soc_hex_digits_pio:hex_digits_pio" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 139
Info (12128): Elaborating entity "tetris_soc_jtag_uart_0" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 152
Info (12128): Elaborating entity "tetris_soc_jtag_uart_0_scfifo_w" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/sabah/Intel/tetris-main/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/sabah/Intel/tetris-main/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/sabah/Intel/tetris-main/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/sabah/Intel/tetris-main/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/sabah/Intel/tetris-main/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/sabah/Intel/tetris-main/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/sabah/Intel/tetris-main/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/sabah/Intel/tetris-main/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/sabah/Intel/tetris-main/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/sabah/Intel/tetris-main/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/sabah/Intel/tetris-main/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "tetris_soc_jtag_uart_0_scfifo_r" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "tetris_soc_key" for hierarchy "tetris_soc:u0|tetris_soc_key:key" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 160
Info (12128): Elaborating entity "tetris_soc_keycode" for hierarchy "tetris_soc:u0|tetris_soc_keycode:keycode" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 171
Info (12128): Elaborating entity "tetris_soc_leds_pio" for hierarchy "tetris_soc:u0|tetris_soc_leds_pio:leds_pio" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 182
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 211
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_test_bench:the_tetris_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/sabah/Intel/tetris-main/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|tetris_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:tetris_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_im:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/sabah/Intel/tetris-main/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "tetris_soc_onchip_memory2_0" for hierarchy "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 225
Info (12128): Elaborating entity "altsyncram" for hierarchy "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "tetris_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fg1.tdf
    Info (12023): Found entity 1: altsyncram_6fg1 File: C:/Users/sabah/Intel/tetris-main/db/altsyncram_6fg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6fg1" for hierarchy "tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tetris_soc_sdram" for hierarchy "tetris_soc:u0|tetris_soc_sdram:sdram" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 248
Info (12128): Elaborating entity "tetris_soc_sdram_input_efifo_module" for hierarchy "tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 298
Info (12128): Elaborating entity "tetris_soc_sdram_pll" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 275
Info (12128): Elaborating entity "tetris_soc_sdram_pll_stdsync_sv6" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "tetris_soc_sdram_pll_dffpipe_l2c" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "tetris_soc_sdram_pll_altpll_vg92" for hierarchy "tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "tetris_soc_spi_0" for hierarchy "tetris_soc:u0|tetris_soc_spi_0:spi_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 291
Info (12128): Elaborating entity "tetris_soc_sysid_qsys_0" for hierarchy "tetris_soc:u0|tetris_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 298
Info (12128): Elaborating entity "tetris_soc_timer_0" for hierarchy "tetris_soc:u0|tetris_soc_timer_0:timer_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 309
Info (12128): Elaborating entity "tetris_soc_usb_gpx" for hierarchy "tetris_soc:u0|tetris_soc_usb_gpx:usb_gpx" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 317
Info (12128): Elaborating entity "tetris_soc_usb_rst" for hierarchy "tetris_soc:u0|tetris_soc_usb_rst:usb_rst" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 336
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 431
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1263
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1323
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1387
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1451
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1515
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1579
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1643
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1707
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 1771
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2219
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2283
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2364
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2445
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2529
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 2570
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 3154
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 3195
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 3236
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4377
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router|tetris_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router.sv Line: 198
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4393
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001|tetris_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_001.sv Line: 195
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_002" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4409
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002|tetris_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_007" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4489
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_007_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007|tetris_soc_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_013" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4585
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_router_013_default_decode" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013|tetris_soc_mm_interconnect_0_router_013_default_decode:the_default_decode" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_router_013.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4683
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_demux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4784
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4867
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_mux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 4890
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_cmd_mux_011" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux_011:cmd_mux_011" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5137
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_demux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5217
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_demux_011" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux_011:rsp_demux_011" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5464
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_mux" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5622
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux.sv Line: 518
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5705
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_rsp_mux_001.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5771
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5837
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 5871
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 6002
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|tetris_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0.v Line: 6147
Info (12128): Elaborating entity "tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|tetris_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "tetris_soc_irq_mapper" for hierarchy "tetris_soc:u0|tetris_soc_irq_mapper:irq_mapper" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 440
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 503
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 566
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "tetris_soc:u0|altera_reset_controller:rst_controller_002" File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/tetris_soc.v Line: 629
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga0" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 143
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "pixel_driver" for hierarchy "pixel_driver:p0" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 145
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(17): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 17
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(18): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 18
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(19): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 19
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(20): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 20
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(21): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 21
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(22): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 22
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(23): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 23
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(24): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 24
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(26): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 26
Warning (10230): Verilog HDL assignment warning at pixel_driver.sv(27): truncated value with size 32 to match size of target (10) File: C:/Users/sabah/Intel/tetris-main/output_files/pixel_driver.sv Line: 27
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:g0" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 147
Info (10264): Verilog HDL Case Statement information at game_logic.sv(94): all case item expressions in this case statement are onehot File: C:/Users/sabah/Intel/tetris-main/output_files/game_logic.sv Line: 94
Warning (10034): Output port "lineFill" at game_logic.sv(7) has no driver File: C:/Users/sabah/Intel/tetris-main/output_files/game_logic.sv Line: 7
Info (12128): Elaborating entity "input_delay" for hierarchy "game_logic:g0|input_delay:i0" File: C:/Users/sabah/Intel/tetris-main/output_files/game_logic.sv Line: 15
Info (12128): Elaborating entity "falling_piece" for hierarchy "falling_piece:fp0" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 148
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(135): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 135
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(136): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 136
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(137): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 137
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(138): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 138
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(144): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 144
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(145): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 145
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(146): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 146
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(147): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 147
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(148): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 148
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(149): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 149
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(150): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 150
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(151): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 151
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(165): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 165
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(166): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 166
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(167): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 167
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(168): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 168
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(169): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 169
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(170): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 170
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(171): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 171
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(172): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 172
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(182): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 182
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(183): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 183
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(184): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 184
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(185): truncated value with size 32 to match size of target (5) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 185
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(186): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 186
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(187): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 187
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(188): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 188
Warning (10230): Verilog HDL assignment warning at falling_piece.sv(189): truncated value with size 32 to match size of target (6) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 189
Warning (10240): Verilog HDL Always Construct warning at falling_piece.sv(26): inferring latch(es) for variable "shape", which holds its previous value in one or more paths through the always construct File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
Warning (10762): Verilog HDL Case Statement warning at falling_piece.sv(247): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 247
Warning (10958): SystemVerilog warning at falling_piece.sv(247): unique or priority keyword makes case statement complete File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 247
Warning (10762): Verilog HDL Case Statement warning at falling_piece.sv(289): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 289
Warning (10958): SystemVerilog warning at falling_piece.sv(289): unique or priority keyword makes case statement complete File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 289
Warning (10762): Verilog HDL Case Statement warning at falling_piece.sv(330): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 330
Warning (10958): SystemVerilog warning at falling_piece.sv(330): unique or priority keyword makes case statement complete File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 330
Warning (10762): Verilog HDL Case Statement warning at falling_piece.sv(367): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 367
Warning (10958): SystemVerilog warning at falling_piece.sv(367): unique or priority keyword makes case statement complete File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 367
Warning (10762): Verilog HDL Case Statement warning at falling_piece.sv(404): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 404
Warning (10958): SystemVerilog warning at falling_piece.sv(404): unique or priority keyword makes case statement complete File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 404
Warning (10762): Verilog HDL Case Statement warning at falling_piece.sv(441): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 441
Warning (10958): SystemVerilog warning at falling_piece.sv(441): unique or priority keyword makes case statement complete File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 441
Warning (10958): SystemVerilog warning at falling_piece.sv(244): unique or priority keyword makes case statement complete File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 244
Info (10041): Inferred latch for "shape[0]" at falling_piece.sv(26) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
Info (10041): Inferred latch for "shape[1]" at falling_piece.sv(26) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
Info (10041): Inferred latch for "shape[2]" at falling_piece.sv(26) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
Info (10041): Inferred latch for "shape[3]" at falling_piece.sv(26) File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
Info (12128): Elaborating entity "board_memory" for hierarchy "board_memory:bm0" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_oio.tdf
    Info (12023): Found entity 1: sld_ela_trigger_oio File: C:/Users/sabah/Intel/tetris-main/db/sld_ela_trigger_oio.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_tetris_auto_signaltap_0_1_1594.v
    Info (12023): Found entity 1: sld_reserved_tetris_auto_signaltap_0_1_1594 File: C:/Users/sabah/Intel/tetris-main/db/sld_reserved_tetris_auto_signaltap_0_1_1594.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4g14.tdf
    Info (12023): Found entity 1: altsyncram_4g14 File: C:/Users/sabah/Intel/tetris-main/db/altsyncram_4g14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/Users/sabah/Intel/tetris-main/db/mux_i7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/sabah/Intel/tetris-main/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hrh.tdf
    Info (12023): Found entity 1: cntr_hrh File: C:/Users/sabah/Intel/tetris-main/db/cntr_hrh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf
    Info (12023): Found entity 1: cmpr_irb File: C:/Users/sabah/Intel/tetris-main/db/cmpr_irb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/Users/sabah/Intel/tetris-main/db/cntr_8hi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/Users/sabah/Intel/tetris-main/db/cntr_4rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Users/sabah/Intel/tetris-main/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/sabah/Intel/tetris-main/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/sabah/Intel/tetris-main/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.14.23:25:41 Progress: Loading sldb49e47d8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/sabah/Intel/tetris-main/db/ip/sldb49e47d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 45
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
Warning (13012): Latch falling_piece:fp0|shape[0] has unsafe behavior File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tetris_soc:u0|tetris_soc_keycode:keycode|data_out[5] File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_keycode.v Line: 58
Warning (13012): Latch falling_piece:fp0|shape[1] has unsafe behavior File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tetris_soc:u0|tetris_soc_keycode:keycode|data_out[5] File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_keycode.v Line: 58
Warning (13012): Latch falling_piece:fp0|shape[2] has unsafe behavior File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tetris_soc:u0|tetris_soc_keycode:keycode|data_out[5] File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_keycode.v Line: 58
Info (13000): Registers with preset signals will power-up high File: C:/Users/sabah/Intel/tetris-main/tetris_soc/synthesis/submodules/tetris_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "falling_piece:fp0|orientation[0]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[0]~_emulated" and latch "falling_piece:fp0|orientation[0]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[10]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[10]~_emulated" and latch "falling_piece:fp0|orientation[10]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[11]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[11]~_emulated" and latch "falling_piece:fp0|orientation[11]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[12]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[12]~_emulated" and latch "falling_piece:fp0|orientation[12]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[13]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[13]~_emulated" and latch "falling_piece:fp0|orientation[13]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[14]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[14]~_emulated" and latch "falling_piece:fp0|orientation[14]~21" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[15]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[15]~_emulated" and latch "falling_piece:fp0|orientation[15]~25" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[16]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[16]~_emulated" and latch "falling_piece:fp0|orientation[16]~29" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[17]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[17]~_emulated" and latch "falling_piece:fp0|orientation[17]~33" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[18]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[18]~_emulated" and latch "falling_piece:fp0|orientation[18]~37" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[19]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[19]~_emulated" and latch "falling_piece:fp0|orientation[19]~41" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[1]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[1]~_emulated" and latch "falling_piece:fp0|orientation[1]~45" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[20]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[20]~_emulated" and latch "falling_piece:fp0|orientation[20]~49" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[21]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[21]~_emulated" and latch "falling_piece:fp0|orientation[21]~53" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[22]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[22]~_emulated" and latch "falling_piece:fp0|orientation[22]~57" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[23]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[23]~_emulated" and latch "falling_piece:fp0|orientation[23]~61" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[24]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[24]~_emulated" and latch "falling_piece:fp0|orientation[24]~65" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[25]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[25]~_emulated" and latch "falling_piece:fp0|orientation[25]~69" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[26]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[26]~_emulated" and latch "falling_piece:fp0|orientation[26]~73" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[27]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[27]~_emulated" and latch "falling_piece:fp0|orientation[27]~77" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[28]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[28]~_emulated" and latch "falling_piece:fp0|orientation[28]~81" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[29]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[29]~_emulated" and latch "falling_piece:fp0|orientation[29]~85" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[2]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[2]~_emulated" and latch "falling_piece:fp0|orientation[2]~89" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[30]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[30]~_emulated" and latch "falling_piece:fp0|orientation[30]~93" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[31]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[31]~_emulated" and latch "falling_piece:fp0|orientation[31]~97" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[3]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[3]~_emulated" and latch "falling_piece:fp0|orientation[3]~101" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[4]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[4]~_emulated" and latch "falling_piece:fp0|orientation[4]~105" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[5]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[5]~_emulated" and latch "falling_piece:fp0|orientation[5]~109" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[6]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[6]~_emulated" and latch "falling_piece:fp0|orientation[6]~113" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[7]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[7]~_emulated" and latch "falling_piece:fp0|orientation[7]~117" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[8]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[8]~_emulated" and latch "falling_piece:fp0|orientation[8]~121" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|orientation[9]" is converted into an equivalent circuit using register "falling_piece:fp0|orientation[9]~_emulated" and latch "falling_piece:fp0|orientation[9]~125" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x0[4]" is converted into an equivalent circuit using register "falling_piece:fp0|x0[4]~_emulated" and latch "falling_piece:fp0|x0[4]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x0[3]" is converted into an equivalent circuit using register "falling_piece:fp0|x0[3]~_emulated" and latch "falling_piece:fp0|x0[3]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x0[2]" is converted into an equivalent circuit using register "falling_piece:fp0|x0[2]~_emulated" and latch "falling_piece:fp0|x0[2]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x0[1]" is converted into an equivalent circuit using register "falling_piece:fp0|x0[1]~_emulated" and latch "falling_piece:fp0|x0[1]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x0[0]" is converted into an equivalent circuit using register "falling_piece:fp0|x0[0]~_emulated" and latch "falling_piece:fp0|x0[0]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y0[5]" is converted into an equivalent circuit using register "falling_piece:fp0|y0[5]~_emulated" and latch "falling_piece:fp0|y0[5]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y0[4]" is converted into an equivalent circuit using register "falling_piece:fp0|y0[4]~_emulated" and latch "falling_piece:fp0|y0[4]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y0[3]" is converted into an equivalent circuit using register "falling_piece:fp0|y0[3]~_emulated" and latch "falling_piece:fp0|y0[3]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y0[2]" is converted into an equivalent circuit using register "falling_piece:fp0|y0[2]~_emulated" and latch "falling_piece:fp0|y0[2]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y0[1]" is converted into an equivalent circuit using register "falling_piece:fp0|y0[1]~_emulated" and latch "falling_piece:fp0|y0[1]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y0[0]" is converted into an equivalent circuit using register "falling_piece:fp0|y0[0]~_emulated" and latch "falling_piece:fp0|y0[0]~21" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x1[4]" is converted into an equivalent circuit using register "falling_piece:fp0|x1[4]~_emulated" and latch "falling_piece:fp0|x1[4]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x1[3]" is converted into an equivalent circuit using register "falling_piece:fp0|x1[3]~_emulated" and latch "falling_piece:fp0|x1[3]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x1[2]" is converted into an equivalent circuit using register "falling_piece:fp0|x1[2]~_emulated" and latch "falling_piece:fp0|x1[2]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x1[1]" is converted into an equivalent circuit using register "falling_piece:fp0|x1[1]~_emulated" and latch "falling_piece:fp0|x1[1]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x1[0]" is converted into an equivalent circuit using register "falling_piece:fp0|x1[0]~_emulated" and latch "falling_piece:fp0|x1[0]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y1[5]" is converted into an equivalent circuit using register "falling_piece:fp0|y1[5]~_emulated" and latch "falling_piece:fp0|y1[5]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y1[4]" is converted into an equivalent circuit using register "falling_piece:fp0|y1[4]~_emulated" and latch "falling_piece:fp0|y1[4]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y1[3]" is converted into an equivalent circuit using register "falling_piece:fp0|y1[3]~_emulated" and latch "falling_piece:fp0|y1[3]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y1[2]" is converted into an equivalent circuit using register "falling_piece:fp0|y1[2]~_emulated" and latch "falling_piece:fp0|y1[2]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y1[1]" is converted into an equivalent circuit using register "falling_piece:fp0|y1[1]~_emulated" and latch "falling_piece:fp0|y1[1]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y1[0]" is converted into an equivalent circuit using register "falling_piece:fp0|y1[0]~_emulated" and latch "falling_piece:fp0|y1[0]~21" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x2[4]" is converted into an equivalent circuit using register "falling_piece:fp0|x2[4]~_emulated" and latch "falling_piece:fp0|x2[4]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x2[3]" is converted into an equivalent circuit using register "falling_piece:fp0|x2[3]~_emulated" and latch "falling_piece:fp0|x2[3]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x2[2]" is converted into an equivalent circuit using register "falling_piece:fp0|x2[2]~_emulated" and latch "falling_piece:fp0|x2[2]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x2[1]" is converted into an equivalent circuit using register "falling_piece:fp0|x2[1]~_emulated" and latch "falling_piece:fp0|x2[1]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x2[0]" is converted into an equivalent circuit using register "falling_piece:fp0|x2[0]~_emulated" and latch "falling_piece:fp0|x2[0]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y2[5]" is converted into an equivalent circuit using register "falling_piece:fp0|y2[5]~_emulated" and latch "falling_piece:fp0|y2[5]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y2[4]" is converted into an equivalent circuit using register "falling_piece:fp0|y2[4]~_emulated" and latch "falling_piece:fp0|y2[4]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y2[3]" is converted into an equivalent circuit using register "falling_piece:fp0|y2[3]~_emulated" and latch "falling_piece:fp0|y2[3]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y2[2]" is converted into an equivalent circuit using register "falling_piece:fp0|y2[2]~_emulated" and latch "falling_piece:fp0|y2[2]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y2[1]" is converted into an equivalent circuit using register "falling_piece:fp0|y2[1]~_emulated" and latch "falling_piece:fp0|y2[1]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y2[0]" is converted into an equivalent circuit using register "falling_piece:fp0|y2[0]~_emulated" and latch "falling_piece:fp0|y2[0]~21" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x3[4]" is converted into an equivalent circuit using register "falling_piece:fp0|x3[4]~_emulated" and latch "falling_piece:fp0|x3[4]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x3[3]" is converted into an equivalent circuit using register "falling_piece:fp0|x3[3]~_emulated" and latch "falling_piece:fp0|x3[3]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x3[2]" is converted into an equivalent circuit using register "falling_piece:fp0|x3[2]~_emulated" and latch "falling_piece:fp0|x3[2]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x3[1]" is converted into an equivalent circuit using register "falling_piece:fp0|x3[1]~_emulated" and latch "falling_piece:fp0|x3[1]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|x3[0]" is converted into an equivalent circuit using register "falling_piece:fp0|x3[0]~_emulated" and latch "falling_piece:fp0|x3[0]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y3[5]" is converted into an equivalent circuit using register "falling_piece:fp0|y3[5]~_emulated" and latch "falling_piece:fp0|y3[5]~1" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y3[4]" is converted into an equivalent circuit using register "falling_piece:fp0|y3[4]~_emulated" and latch "falling_piece:fp0|y3[4]~5" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y3[3]" is converted into an equivalent circuit using register "falling_piece:fp0|y3[3]~_emulated" and latch "falling_piece:fp0|y3[3]~9" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y3[2]" is converted into an equivalent circuit using register "falling_piece:fp0|y3[2]~_emulated" and latch "falling_piece:fp0|y3[2]~13" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y3[1]" is converted into an equivalent circuit using register "falling_piece:fp0|y3[1]~_emulated" and latch "falling_piece:fp0|y3[1]~17" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
    Warning (13310): Register "falling_piece:fp0|y3[0]" is converted into an equivalent circuit using register "falling_piece:fp0|y3[0]~_emulated" and latch "falling_piece:fp0|y3[0]~21" File: C:/Users/sabah/Intel/tetris-main/falling_piece.sv Line: 127
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 43
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 45
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 15
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 16
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 17
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 17
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 18
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 20
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 20
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 24
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 378 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab62" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab7" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/sabah/Intel/tetris-main/output_files/tetris.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/sabah/Intel/tetris-main/tetris.sv Line: 9
Info (21057): Implemented 8424 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 8085 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 276 warnings
    Info: Peak virtual memory: 5005 megabytes
    Info: Processing ended: Tue Dec 14 23:26:12 2021
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sabah/Intel/tetris-main/output_files/tetris.map.smsg.


