

================================================================
== Vitis HLS Report for 'mod_exp'
================================================================
* Date:           Tue Dec  3 20:54:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  29.749 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |      265|      521|  7.883 us|  15.499 us|  265|  521|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mod_exp_Pipeline_VITIS_LOOP_12_1_fu_38  |mod_exp_Pipeline_VITIS_LOOP_12_1  |        4|      260|  0.119 us|  7.735 us|    4|  260|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     256|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    0|    3104|  135677|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|    1398|    -|
|Register         |        -|    -|    1032|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    4136|  137331|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|       3|     258|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+--------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  |   LUT  | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+--------+-----+
    |grp_mod_exp_Pipeline_VITIS_LOOP_12_1_fu_38  |mod_exp_Pipeline_VITIS_LOOP_12_1  |        0|   0|  2325|  135208|    0|
    |urem_256ns_256ns_256_260_seq_1_U8           |urem_256ns_256ns_256_260_seq_1    |        0|   0|   779|     469|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+--------+-----+
    |Total                                       |                                  |        0|   0|  3104|  135677|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+-----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+-----+------------+------------+
    |ap_return     |    select|   0|  0|  256|           1|         256|
    +--------------+----------+----+---+-----+------------+------------+
    |Total         |          |   0|  0|  256|           1|         256|
    +--------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  1398|        263|    1|        263|
    +-----------+------+-----------+-----+-----------+
    |Total      |  1398|        263|    1|        263|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |agg_result_0_loc_fu_16                                   |  256|   0|  256|          0|
    |ap_CS_fsm                                                |  262|   0|  262|          0|
    |grp_mod_exp_Pipeline_VITIS_LOOP_12_1_fu_38_ap_start_reg  |    1|   0|    1|          0|
    |result_V_1_loc_fu_12                                     |  256|   0|  256|          0|
    |ret_V_reg_94                                             |  256|   0|  256|          0|
    |targetBlock_reg_99                                       |    1|   0|    1|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    | 1032|   0| 1032|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|       mod_exp|  return value|
|base_r     |   in|  256|     ap_none|        base_r|        scalar|
|exp        |   in|  256|     ap_none|           exp|        scalar|
|mod_r      |   in|  256|     ap_none|         mod_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

