<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Modes</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part146.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part148.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark185">&zwnj;</a>Modes<a name="bookmark396">&zwnj;</a></h3><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Operation of the ACX_MLP72 is commonly categorized into three operating modes, each of which reflects the number of multipliers in use, and the necessary routing of the inputs in order to supply the multipliers. The number of multipliers given in the following definitions refers to 8 bit multiplication; when 16 bit or 4 bit values are used, these values halve or double respectively.</p><p class="s12" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_222.png"/></span> <span class="s3">By-one mode (×1) – just the four multipliers in the lower half of the ACX_MLP72, mult[3:0], are in use. This requires the A and B input buses to each have 32 bits of data, or for a single input source to have 64 bits of data. Therefore any of the available input sources can be switched to these four multipliers, and it is possible to provide all the multiplier inputs from a single data source.</span></p><p class="s12" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_223.png"/></span> <span class="s3">By-two mode (×2) – all eight of the multipliers in the lower half of the ACX_MLP72, mult[7:0], are in use. This requires each of the A and B input buses to have 64 bits of data, so at least two of the input sources are required. In addition there are some x2 split modes whereby four of the multipliers from the lower half, and four of the multipliers from the top half of the ACX_MLP72 are used.</span></p><p class="s12" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_224.png"/></span> <a href="https://www.achronix.com/documentation/speedster7t-machine-learning-processing-user-guide-ug088" class="s4" target="_blank">By-four mode (×4) – all 16 multipliers in the ACX_MLP72 are in use. This requires two A and B input buses, each with 64 bits of data, resulting in the combined A and B input buses each having 128 bits of data. To achieve this, one of the advanced routing techniques is required. The most common method is to provide one of the 128 bit buses from the coupled ACX_BRAM72K output, and then to input the other 128 bus split between the normal MLP input and the BRAM input (each 72 bits). Methods for routing data in ×4 mode are discussed in the </a><a href="https://www.achronix.com/documentation/speedster7t-machine-learning-processing-user-guide-ug088" class="s53" target="_blank">Speedster7t Machine Learning Processing User Guide </a><span class="s14">(UG088)</span><span class="s3">.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part146.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part148.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
