// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/13/2017 20:30:43"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire wrreg_A_OTERM899;
wire \PC[30]_OTERM13_OTERM879 ;
wire \PC[30]_OTERM13_OTERM875 ;
wire \imem~19_combout ;
wire \PC[31]_OTERM7 ;
wire \PC[31]_OTERM5~DUPLICATE_q ;
wire wrmem_A_OTERM907;
wire \Add2~21_sumout ;
wire \Add0~33_sumout ;
wire \PC~61_OTERM543_OTERM687 ;
wire \PC~11_combout ;
wire \PC~61_OTERM543_OTERM689 ;
wire \PC[30]_OTERM13_OTERM877 ;
wire \Add2~2 ;
wire \Add2~13_sumout ;
wire \PC~10_combout ;
wire \PC~62_OTERM541_OTERM683 ;
wire \imem~58_combout ;
wire \imem~59_combout ;
wire \Add2~14 ;
wire \Add2~6 ;
wire \Add2~86 ;
wire \Add2~81_sumout ;
wire \imem~2_combout ;
wire \imem~1_combout ;
wire \imem~4_combout ;
wire \imem~3_combout ;
wire \imem~5_combout ;
wire \Equal4~0_combout ;
wire wrreg_A_OTERM897;
wire \destreg_D[1]~4_OTERM923_OTERM1035_OTERM1067 ;
wire \imem~32_combout ;
wire \PC~56_OTERM517_OTERM615 ;
wire \aluin2_A~27_OTERM595_OTERM757 ;
wire \imem~20_combout ;
wire \imem~22_combout ;
wire \imem~21_combout ;
wire \imem~23_combout ;
wire \imem~25_combout ;
wire \imem~26_combout ;
wire \imem~27_combout ;
wire \aluimm_D~0_combout ;
wire \aluimm_D~1_combout ;
wire \WideOr2~0_combout ;
wire \aluimm_D~2_combout ;
wire \aluin2_A[4]_OTERM307 ;
wire \aluin2_A[4]_OTERM305~DUPLICATE_q ;
wire \rt_match_A~combout ;
wire \RTreg_A[6]_OTERM381 ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \imem~36_combout ;
wire \imem~28_combout ;
wire \Selector12~1_combout ;
wire \imem~29_combout ;
wire \imem~37_combout ;
wire \Selector12~0_combout ;
wire \Add2~5_sumout ;
wire \imem~102_combout ;
wire \imem~103_combout ;
wire \imem~104_combout ;
wire \imem~118_combout ;
wire \imem~120_combout ;
wire \imem~119_combout ;
wire \imem~8_combout ;
wire \imem~121_combout ;
wire \imem~122_combout ;
wire \imem~124_combout ;
wire \imem~123_combout ;
wire \imem~125_combout ;
wire \imem~127_combout ;
wire \imem~126_combout ;
wire \imem~128_combout ;
wire \Add0~34 ;
wire \Add0~42 ;
wire \Add0~38 ;
wire \Add0~46 ;
wire \Add0~30 ;
wire \Add0~53_sumout ;
wire \PC~55_OTERM527_OTERM635 ;
wire \PC~62_OTERM541_OTERM679_OTERM847 ;
wire \PC~62_OTERM541_OTERM679_OTERM803 ;
wire \imem~75_combout ;
wire \imem~76_combout ;
wire \imem~77_combout ;
wire \imem~78_combout ;
wire \imem~62_combout ;
wire \imem~79_combout ;
wire \imem~135_combout ;
wire \imem~88_Duplicate_190 ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \imem~40_combout ;
wire \imem~39_combout ;
wire \imem~41_combout ;
wire \Selector10~0_combout ;
wire \imem~48_combout ;
wire \imem~49_combout ;
wire \Selector13~0_combout ;
wire \Selector51~0_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \Selector36~0_combout ;
wire \Selector34~0_combout ;
wire \imem~80_combout ;
wire \imem~81_combout ;
wire \imem~82_combout ;
wire \imem~85_combout ;
wire \imem~86_combout ;
wire \imem~83_combout ;
wire \imem~84_combout ;
wire \imem~87_combout ;
wire \imem~67_combout ;
wire \imem~68_combout ;
wire \PC~56_Duplicate_70 ;
wire \imem~66_combout ;
wire \imem~69_combout ;
wire \imem~70_combout ;
wire \Equal0~0_combout ;
wire \aluin2_A[4]_OTERM305 ;
wire \imem~12_combout ;
wire \imem~11_combout ;
wire \imem~13_Duplicate_144 ;
wire \destreg_D[2]~6_OTERM929_OTERM1043 ;
wire \aluin2_A~29_OTERM597_OTERM759 ;
wire \destreg_D[2]~6_combout ;
wire \Equal1~0_combout ;
wire \stall~0_Duplicate_8 ;
wire \PC~30_combout ;
wire \PC[26]_OTERM39 ;
wire \PC~32_combout ;
wire \PC[25]_OTERM45 ;
wire \stall~0_Duplicate_4 ;
wire \PC~34_combout ;
wire \PC[24]_OTERM51 ;
wire \stall~0_Duplicate_12 ;
wire \PC~40_combout ;
wire \PC[21]_OTERM69 ;
wire \PC~42_combout ;
wire \PC[20]_OTERM75 ;
wire \stall~0_Duplicate_10 ;
wire \PC~46_combout ;
wire \PC[16]_OTERM105 ;
wire \imem~35_Duplicate_239 ;
wire \Add2~82 ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~118 ;
wire \Add2~114 ;
wire \Add2~102 ;
wire \Add2~97_sumout ;
wire \imem~42_combout ;
wire \imem~105_Duplicate_238 ;
wire \Add2~101_sumout ;
wire \imem~49_Duplicate_237 ;
wire \imem~51_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \imem~52_combout ;
wire \imem~55_combout ;
wire \imem~56_combout ;
wire \Add2~113_sumout ;
wire \imem~139_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \Add2~117_sumout ;
wire \Add2~73_sumout ;
wire \imem~106_combout ;
wire \imem~51_Duplicate_235 ;
wire \imem~107_combout ;
wire \Add2~77_sumout ;
wire \imem~97_combout ;
wire \imem~96_combout ;
wire \imem~98_combout ;
wire \imem~99_combout ;
wire \imem~100_combout ;
wire \imem~101_combout ;
wire \Add0~54 ;
wire \Add0~50 ;
wire \Add0~26 ;
wire \Add0~10 ;
wire \Add0~6 ;
wire \Add0~2 ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~14 ;
wire \Add0~109_sumout ;
wire \PC[16]_OTERM103 ;
wire \PC[16]_OTERM101_OTERM789 ;
wire \rs_match_A~_Duplicate_3 ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \mem_fwd[16]~64_combout ;
wire \ldmem_M~q ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \mem_fwd[15]~66_combout ;
wire \RTreg_A[6]_OTERM383~_Duplicate_2 ;
wire \imem~17_combout ;
wire \imem~6_combout ;
wire \imem~9_combout ;
wire \imem~7_combout ;
wire \imem~10_combout ;
wire \imem~18_combout ;
wire \imem~14_combout ;
wire \imem~15_combout ;
wire \imem~16_combout ;
wire \aluin2_A[22]_OTERM931 ;
wire \imem~88_Duplicate_150 ;
wire \isnop_M~q ;
wire \rs_match_M~0_combout ;
wire \imem~89_Duplicate_153 ;
wire \rs_match_M~_Duplicate_2 ;
wire \Selector21~0_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \mem_fwd[10]~74_combout ;
wire \dmem_rtl_0_bypass[49]~7_combout ;
wire \wrreg_D~0_combout ;
wire wrreg_A_OTERM905;
wire \wrreg_D~1_combout ;
wire \wrreg_M~q ;
wire \Decoder3~3_combout ;
wire \Decoder3~17_combout ;
wire \regs[15][10]~q ;
wire \Decoder3~0_combout ;
wire \Decoder3~15_combout ;
wire \regs[7][10]~q ;
wire \Decoder3~14_combout ;
wire \regs[3][10]~q ;
wire \Decoder3~16_combout ;
wire \regs[11][10]~q ;
wire \imem~89_Duplicate_165 ;
wire \Mux21~3_Duplicate_7 ;
wire \Decoder3~4_combout ;
wire \regs[8][10]~q ;
wire \Decoder3~5_combout ;
wire \regs[12][10]~q ;
wire \Decoder3~1_combout ;
wire \regs[0][10]~DUPLICATE_q ;
wire \Decoder3~2_combout ;
wire \regs[4][10]~q ;
wire \imem~89_Duplicate_188 ;
wire \Mux21~0_Duplicate_6 ;
wire \Decoder3~8_combout ;
wire \regs[9][10]~q ;
wire \Decoder3~7_combout ;
wire \regs[5][10]~q ;
wire \Decoder3~6_combout ;
wire \regs[1][10]~q ;
wire \Decoder3~9_combout ;
wire \regs[13][10]~q ;
wire \imem~89_combout ;
wire \Mux21~1_combout ;
wire \Decoder3~12_combout ;
wire \regs[10][10]~q ;
wire \Decoder3~13_combout ;
wire \regs[14][10]~q ;
wire \imem~89_Duplicate_168 ;
wire \Decoder3~10_combout ;
wire \regs[2][10]~q ;
wire \Decoder3~11_combout ;
wire \regs[6][10]~q ;
wire \imem~87_Duplicate_166 ;
wire \Mux21~2_combout ;
wire \Mux21~4_combout ;
wire \RSval_D[10]~18_combout ;
wire \Selector42~2_combout ;
wire \Selector42~3_combout ;
wire \aluin2_A~25_OTERM605_OTERM771 ;
wire \imem~13_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \RTreg_A[6]_OTERM383~_Duplicate_1 ;
wire \RTreg_A[9]_OTERM397~_Duplicate ;
wire \RTval_D[9]~26_combout ;
wire \Equal9~8_combout ;
wire \SW[3]~input_o ;
wire \mem_fwd[3]~47_combout ;
wire \aluin2_A~28_OTERM599_OTERM763 ;
wire \RTreg_A[3]_OTERM389 ;
wire \RTval_D[3]~29_Duplicate_36 ;
wire \aluin2_A~28_combout ;
wire \ShiftLeft0~12_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \Selector30~1_combout ;
wire \SW[5]~input_o ;
wire \mem_fwd[5]~107_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \mem_fwd[5]~12_combout ;
wire \regs[9][5]~q ;
wire \regs[11][5]~feeder_combout ;
wire \regs[11][5]~DUPLICATE_q ;
wire \regs[8][5]~q ;
wire \regs[10][5]~q ;
wire \Mux58~2_combout ;
wire \regs[2][5]~feeder_combout ;
wire \regs[2][5]~q ;
wire \regs[0][5]~q ;
wire \regs[3][5]~q ;
wire \regs[1][5]~q ;
wire \Mux58~0_combout ;
wire \regs[12][5]~q ;
wire \regs[13][5]~q ;
wire \regs[15][5]~q ;
wire \regs[14][5]~q ;
wire \Mux58~3_combout ;
wire \regs[5][5]~q ;
wire \regs[7][5]~q ;
wire \regs[6][5]~feeder_combout ;
wire \regs[6][5]~q ;
wire \regs[4][5]~q ;
wire \Mux58~1_combout ;
wire \Mux58~4_combout ;
wire \RTreg_A[5]_OTERM415 ;
wire \RTreg_A[5]_OTERM413 ;
wire \RTval_D[5]~3_combout ;
wire \Selector30~0_combout ;
wire \RTreg_A[6]_OTERM385 ;
wire \regs[9][6]~q ;
wire \regs[13][6]~q ;
wire \regs[5][6]~q ;
wire \regs[1][6]~q ;
wire \Mux57~1_combout ;
wire \regs[4][6]~q ;
wire \regs[12][6]~q ;
wire \regs[8][6]~q ;
wire \regs[0][6]~q ;
wire \Mux57~0_combout ;
wire \regs[7][6]~q ;
wire \regs[15][6]~q ;
wire \regs[11][6]~q ;
wire \regs[3][6]~feeder_combout ;
wire \regs[3][6]~q ;
wire \Mux57~3_combout ;
wire \regs[6][6]~q ;
wire \regs[10][6]~q ;
wire \regs[14][6]~q ;
wire \Mux57~2_combout ;
wire \Mux57~4_combout ;
wire \RTreg_A[6]_OTERM387 ;
wire \RTval_D[6]~2_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \mem_fwd[11]~72_combout ;
wire \RTreg_A[11]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[51]~6_combout ;
wire \mem_fwd[11]~71_combout ;
wire \regs[6][12]~q ;
wire \regs[2][12]~q ;
wire \regs[14][12]~q ;
wire \regs[10][12]~q ;
wire \Mux51~2_combout ;
wire \regs[1][12]~q ;
wire \regs[5][12]~q ;
wire \regs[13][12]~q ;
wire \regs[9][12]~q ;
wire \Mux51~1_combout ;
wire \regs[4][12]~q ;
wire \regs[12][12]~q ;
wire \regs[8][12]~q ;
wire \regs[0][12]~q ;
wire \Mux51~0_combout ;
wire \regs[3][12]~feeder_combout ;
wire \regs[3][12]~q ;
wire \regs[11][12]~q ;
wire \regs[15][12]~q ;
wire \regs[7][12]~q ;
wire \Mux51~3_combout ;
wire \Mux51~4_combout ;
wire \RTval_D[12]~23_combout ;
wire \aluin1_A[13]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \memaddr_M[13]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \mem_fwd[14]~68_combout ;
wire \dmem_rtl_0_bypass[57]~4_combout ;
wire \mem_fwd[14]~67_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mem_fwd[14]~37_combout ;
wire \imem~17_Duplicate_218 ;
wire \regs[13][14]~q ;
wire \regs[5][14]~q ;
wire \regs[1][14]~q ;
wire \regs[9][14]~q ;
wire \Mux49~1_combout ;
wire \regs[6][14]~q ;
wire \regs[14][14]~q ;
wire \regs[2][14]~q ;
wire \regs[10][14]~q ;
wire \imem~13_Duplicate_253 ;
wire \Mux49~2_combout ;
wire \regs[4][14]~q ;
wire \regs[0][14]~feeder_combout ;
wire \regs[0][14]~q ;
wire \imem~16_Duplicate_243 ;
wire \regs[8][14]~q ;
wire \regs[12][14]~q ;
wire \imem~13_Duplicate_241 ;
wire \Mux49~0_combout ;
wire \regs[11][14]~q ;
wire \regs[3][14]~q ;
wire \regs[7][14]~q ;
wire \regs[15][14]~q ;
wire \Mux49~3_Duplicate_6 ;
wire \imem~18_Duplicate_220 ;
wire \Mux49~4_combout ;
wire \RTval_D[14]~21_combout ;
wire \aluin2_A[14]_OTERM937 ;
wire \aluin2_A~20_combout ;
wire \aluin2_A[12]_OTERM933 ;
wire \aluin2_A~22_combout ;
wire \Equal6~3_combout ;
wire \aluin1_A[26]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \wmemval_M[25]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \mem_fwd[25]~23_combout ;
wire \mem_fwd[25]~24_combout ;
wire \regs[2][25]~q ;
wire \regs[1][25]~q ;
wire \regs[3][25]~q ;
wire \regs[0][25]~q ;
wire \imem~88_Duplicate_146 ;
wire \Mux6~0_Duplicate_6 ;
wire \regs[6][25]~q ;
wire \regs[7][25]~q ;
wire \regs[5][25]~q ;
wire \regs[4][25]~q ;
wire \imem~88_Duplicate_148 ;
wire \Mux6~1_Duplicate_7 ;
wire \regs[9][25]~feeder_combout ;
wire \regs[9][25]~q ;
wire \regs[8][25]~q ;
wire \regs[11][25]~q ;
wire \regs[10][25]~q ;
wire \Mux6~2_combout ;
wire \regs[15][25]~q ;
wire \regs[13][25]~DUPLICATE_q ;
wire \regs[14][25]~q ;
wire \regs[12][25]~feeder_combout ;
wire \regs[12][25]~q ;
wire \imem~88_Duplicate_152 ;
wire \Mux6~3_Duplicate_8 ;
wire \Mux6~4_combout ;
wire \RSval_D[25]~10_combout ;
wire \Selector27~0_combout ;
wire \Selector27~1_combout ;
wire \Selector21~3_combout ;
wire \regs[3][24]~q ;
wire \regs[11][24]~q ;
wire \regs[15][24]~q ;
wire \regs[7][24]~q ;
wire \Mux39~3_combout ;
wire \regs[0][24]~q ;
wire \regs[4][24]~q ;
wire \regs[12][24]~q ;
wire \regs[8][24]~q ;
wire \Mux39~0_combout ;
wire \imem~18_Duplicate_194 ;
wire \imem~17_Duplicate_193 ;
wire \regs[1][24]~q ;
wire \regs[13][24]~q ;
wire \regs[5][24]~q ;
wire \regs[9][24]~q ;
wire \Mux39~1_combout ;
wire \regs[14][24]~feeder_combout ;
wire \regs[14][24]~q ;
wire \regs[2][24]~q ;
wire \regs[10][24]~q ;
wire \Mux39~2_combout ;
wire \Mux39~4_combout ;
wire \RTval_D[24]~11_combout ;
wire \aluin2_A~10_combout ;
wire \Selector28~0_combout ;
wire \rs_match_M~_Duplicate_4 ;
wire \aluin1_A[1]_OTERM887 ;
wire \RTreg_A[0]_OTERM405 ;
wire \regs[8][0]~q ;
wire \regs[12][0]~feeder_combout ;
wire \regs[12][0]~DUPLICATE_q ;
wire \regs[4][0]~q ;
wire \imem~89_Duplicate_186 ;
wire \regs[0][0]~q ;
wire \Mux31~0_combout ;
wire \regs[5][0]~q ;
wire \regs[13][0]~q ;
wire \imem~89_Duplicate_184 ;
wire \regs[9][0]~q ;
wire \regs[1][0]~q ;
wire \Mux31~1_Duplicate_6 ;
wire \regs[6][0]~q ;
wire \regs[14][0]~q ;
wire \regs[2][0]~q ;
wire \regs[10][0]~q ;
wire \Mux31~2_combout ;
wire \regs[15][0]~q ;
wire \regs[7][0]~q ;
wire \regs[3][0]~q ;
wire \regs[11][0]~q ;
wire \Mux31~3_combout ;
wire \Mux31~4_combout ;
wire \aluin1_A[0]_OTERM971 ;
wire \rs_match_A~_Duplicate_5 ;
wire \aluin1_A[1]_OTERM885 ;
wire \RSval_D[0]~1_combout ;
wire \aluin2_A~30_OTERM515_OTERM691DUPLICATE_q ;
wire \aluin2_A~30_combout ;
wire \ShiftLeft0~6_combout ;
wire \RTreg_A[2]_OTERM393 ;
wire \RTval_D[2]~30_combout ;
wire \dmem_rtl_0_bypass[33]~10_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \mem_fwd[2]~75_combout ;
wire \RSval_D[2]~5_combout ;
wire \rs_match_M~_Duplicate_2_Duplicate ;
wire \SW[4]~input_o ;
wire \mem_fwd[4]~45_combout ;
wire \imem~88_Duplicate_176 ;
wire \regs[5][4]~q ;
wire \regs[1][4]~q ;
wire \regs[13][4]~q ;
wire \regs[9][4]~feeder_combout ;
wire \regs[9][4]~q ;
wire \imem~89_Duplicate_172 ;
wire \Mux27~1_Duplicate_6 ;
wire \regs[2][4]~q ;
wire \regs[6][4]~q ;
wire \regs[10][4]~q ;
wire \regs[14][4]~q ;
wire \imem~89_Duplicate_178 ;
wire \Mux27~2_combout ;
wire \regs[7][4]~q ;
wire \regs[3][4]~q ;
wire \regs[15][4]~q ;
wire \regs[11][4]~q ;
wire \Mux27~3_Duplicate_7 ;
wire \regs[0][4]~q ;
wire \regs[12][4]~q ;
wire \regs[8][4]~q ;
wire \regs[4][4]~q ;
wire \imem~89_Duplicate_174 ;
wire \Mux27~0_combout ;
wire \Mux27~4_combout ;
wire \RSval_D[4]~3_combout ;
wire \aluin1_A[4]~DUPLICATE_q ;
wire \ShiftLeft0~7_combout ;
wire \regs[9][8]~q ;
wire \regs[13][8]~q ;
wire \regs[1][8]~q ;
wire \Mux55~1_combout ;
wire \regs[15][8]~q ;
wire \regs[3][8]~q ;
wire \regs[7][8]~q ;
wire \regs[11][8]~q ;
wire \Mux55~3_combout ;
wire \regs[4][8]~q ;
wire \regs[8][8]~q ;
wire \regs[0][8]~q ;
wire \regs[12][8]~q ;
wire \imem~13_Duplicate_255 ;
wire \Mux55~0_combout ;
wire \regs[2][8]~q ;
wire \regs[14][8]~q ;
wire \regs[6][8]~q ;
wire \regs[10][8]~q ;
wire \Mux55~2_combout ;
wire \Mux55~4_combout ;
wire \RTreg_A[8]_OTERM403 ;
wire \RTreg_A[8]_OTERM401 ;
wire \RTval_D[8]~27_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \mem_fwd[8]~87_combout ;
wire \mem_fwd[8]~44_combout ;
wire \regs[5][8]~feeder_combout ;
wire \regs[5][8]~q ;
wire \Mux23~1_Duplicate_6 ;
wire \Mux23~3_combout ;
wire \Mux23~2_combout ;
wire \Mux23~0_Duplicate_7 ;
wire \Mux23~4_combout ;
wire \RSval_D[8]~16_combout ;
wire \aluin1_A[8]~DUPLICATE_q ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~51_combout ;
wire \RTreg_A[22]_OTERM1047 ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~11_combout ;
wire \regs[2][11]~q ;
wire \regs[0][11]~feeder_combout ;
wire \regs[0][11]~q ;
wire \regs[1][11]~q ;
wire \regs[3][11]~q ;
wire \Mux20~0_Duplicate_6 ;
wire \regs[9][11]~q ;
wire \regs[8][11]~q ;
wire \regs[11][11]~q ;
wire \regs[10][11]~q ;
wire \Mux20~2_combout ;
wire \regs[4][11]~feeder_combout ;
wire \regs[4][11]~q ;
wire \regs[5][11]~q ;
wire \regs[7][11]~q ;
wire \regs[6][11]~q ;
wire \imem~88_Duplicate_155 ;
wire \Mux20~1_Duplicate_7 ;
wire \regs[13][11]~q ;
wire \regs[12][11]~q ;
wire \regs[15][11]~q ;
wire \regs[14][11]~q ;
wire \Mux20~3_combout ;
wire \Mux20~4_combout ;
wire \RSval_D[11]~19_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~0_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \RTreg_A[17]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \mem_fwd[17]~57_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \mem_fwd[17]~99_combout ;
wire \regs[9][17]~q ;
wire \regs[10][17]~q ;
wire \regs[8][17]~q ;
wire \regs[11][17]~q ;
wire \Mux46~2_combout ;
wire \regs[5][17]~q ;
wire \regs[4][17]~q ;
wire \regs[6][17]~feeder_combout ;
wire \regs[6][17]~q ;
wire \regs[7][17]~q ;
wire \Mux46~1_combout ;
wire \regs[0][17]~q ;
wire \regs[2][17]~feeder_combout ;
wire \regs[2][17]~q ;
wire \regs[3][17]~q ;
wire \regs[1][17]~q ;
wire \Mux46~0_combout ;
wire \regs[15][17]~q ;
wire \regs[12][17]~q ;
wire \regs[13][17]~q ;
wire \regs[14][17]~q ;
wire \Mux46~3_combout ;
wire \Mux46~4_combout ;
wire \RTval_D[17]~18_combout ;
wire \aluin2_A~17_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~58_combout ;
wire \Selector36~4_combout ;
wire \RTreg_A[8]_OTERM401~_Duplicate ;
wire \RTreg_A[8]_OTERM403~DUPLICATE_q ;
wire \RTval_D[8]~27_Duplicate_39 ;
wire \aluin2_A~26_OTERM607_OTERM779 ;
wire \aluin2_A~26_combout ;
wire \aluin2_A~0_OTERM611_OTERM893 ;
wire \SW[7]~input_o ;
wire \mem_fwd[7]~119_combout ;
wire \mem_fwd[7]~8_combout ;
wire \regs[12][7]~feeder_combout ;
wire \regs[12][7]~q ;
wire \regs[13][7]~feeder_combout ;
wire \regs[13][7]~q ;
wire \regs[15][7]~q ;
wire \imem~17_Duplicate_222 ;
wire \regs[14][7]~q ;
wire \Mux56~3_combout ;
wire \regs[5][7]~q ;
wire \regs[4][7]~q ;
wire \regs[7][7]~q ;
wire \regs[6][7]~feeder_combout ;
wire \regs[6][7]~q ;
wire \Mux56~1_combout ;
wire \regs[9][7]~feeder_combout ;
wire \regs[9][7]~q ;
wire \regs[11][7]~feeder_combout ;
wire \regs[11][7]~q ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \regs[10][7]~q ;
wire \Mux56~2_combout ;
wire \regs[1][7]~q ;
wire \regs[2][7]~q ;
wire \regs[0][7]~q ;
wire \regs[3][7]~q ;
wire \Mux56~0_combout ;
wire \Mux56~4_combout ;
wire \RTreg_A[7]_OTERM411~DUPLICATE_q ;
wire \RTreg_A[7]_OTERM409 ;
wire \RTval_D[7]~1_Duplicate_42 ;
wire \aluin2_A~0_combout ;
wire \aluin2_A~1_OTERM601_OTERM767 ;
wire \RTval_D[6]~2_Duplicate_35 ;
wire \aluin2_A~1_combout ;
wire \RTval_D[5]~3_Duplicate_41 ;
wire \aluin2_A~2_OTERM609_OTERM881 ;
wire \aluin2_A~2_combout ;
wire \Add4~30 ;
wire \Add4~31 ;
wire \Add4~26 ;
wire \Add4~27 ;
wire \Add4~22 ;
wire \Add4~23 ;
wire \Add4~18 ;
wire \Add4~19 ;
wire \Add4~10 ;
wire \Add4~11 ;
wire \Add4~2 ;
wire \Add4~3 ;
wire \Add4~14 ;
wire \Add4~15 ;
wire \Add4~6 ;
wire \Add4~7 ;
wire \Add4~94 ;
wire \Add4~95 ;
wire \Add4~90 ;
wire \Add4~91 ;
wire \Add4~86 ;
wire \Add4~87 ;
wire \Add4~82 ;
wire \Add4~83 ;
wire \Add4~126 ;
wire \Add4~127 ;
wire \Add4~122 ;
wire \Add4~123 ;
wire \Add4~110 ;
wire \Add4~111 ;
wire \Add4~106 ;
wire \Add4~107 ;
wire \Add4~101_sumout ;
wire \Selector36~1_combout ;
wire \aluin1_A[23]~DUPLICATE_q ;
wire \regs[13][23]~q ;
wire \regs[12][23]~q ;
wire \regs[14][23]~q ;
wire \Mux40~3_combout ;
wire \regs[5][23]~q ;
wire \regs[4][23]~feeder_combout ;
wire \regs[4][23]~q ;
wire \regs[6][23]~q ;
wire \regs[7][23]~q ;
wire \Mux40~1_combout ;
wire \regs[0][23]~q ;
wire \regs[1][23]~feeder_combout ;
wire \regs[1][23]~q ;
wire \regs[3][23]~feeder_combout ;
wire \regs[3][23]~q ;
wire \regs[2][23]~feeder_combout ;
wire \regs[2][23]~q ;
wire \Mux40~0_combout ;
wire \regs[11][23]~q ;
wire \regs[8][23]~q ;
wire \regs[10][23]~q ;
wire \regs[9][23]~q ;
wire \Mux40~2_combout ;
wire \Mux40~4_combout ;
wire \RTval_D[23]~12_combout ;
wire \RTreg_A[23]~DUPLICATE_q ;
wire \aluin2_A~11_combout ;
wire \regs[12][21]~q ;
wire \regs[15][21]~q ;
wire \regs[14][21]~q ;
wire \regs[13][21]~q ;
wire \Mux42~3_combout ;
wire \regs[1][21]~q ;
wire \regs[2][21]~q ;
wire \regs[0][21]~q ;
wire \imem~17_Duplicate_249 ;
wire \regs[3][21]~q ;
wire \imem~18_Duplicate_251 ;
wire \Mux42~0_combout ;
wire \regs[10][21]~q ;
wire \regs[8][21]~q ;
wire \regs[9][21]~feeder_combout ;
wire \regs[9][21]~q ;
wire \regs[11][21]~q ;
wire \Mux42~2_combout ;
wire \regs[4][21]~q ;
wire \regs[6][21]~feeder_combout ;
wire \regs[6][21]~q ;
wire \regs[7][21]~q ;
wire \regs[5][21]~q ;
wire \Mux42~1_combout ;
wire \Mux42~4_combout ;
wire \RTval_D[21]~14_combout ;
wire \aluin2_A~13_combout ;
wire \regs[8][20]~q ;
wire \regs[12][20]~q ;
wire \regs[0][20]~feeder_combout ;
wire \regs[0][20]~q ;
wire \regs[4][20]~q ;
wire \Mux43~0_combout ;
wire \regs[13][20]~q ;
wire \regs[9][20]~feeder_combout ;
wire \regs[9][20]~q ;
wire \regs[1][20]~DUPLICATE_q ;
wire \regs[5][20]~q ;
wire \Mux43~1_combout ;
wire \regs[6][20]~feeder_combout ;
wire \regs[6][20]~q ;
wire \regs[10][20]~q ;
wire \regs[14][20]~feeder_combout ;
wire \regs[14][20]~q ;
wire \regs[2][20]~q ;
wire \Mux43~2_Duplicate_6 ;
wire \regs[11][20]~q ;
wire \regs[15][20]~q ;
wire \regs[3][20]~q ;
wire \regs[7][20]~q ;
wire \Mux43~3_Duplicate_7 ;
wire \Mux43~4_combout ;
wire \Selector32~2_combout ;
wire \Selector32~3_combout ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \regs[12][28]~q ;
wire \regs[4][28]~q ;
wire \regs[0][28]~q ;
wire \Mux35~0_combout ;
wire \regs[2][28]~feeder_combout ;
wire \regs[2][28]~q ;
wire \regs[14][28]~q ;
wire \regs[6][28]~q ;
wire \regs[10][28]~q ;
wire \Mux35~2_combout ;
wire \regs[13][28]~q ;
wire \regs[1][28]~q ;
wire \regs[5][28]~feeder_combout ;
wire \regs[5][28]~q ;
wire \regs[9][28]~q ;
wire \Mux35~1_combout ;
wire \regs[3][28]~q ;
wire \regs[11][28]~q ;
wire \regs[15][28]~q ;
wire \regs[7][28]~q ;
wire \Mux35~3_combout ;
wire \Mux35~4_combout ;
wire \RTval_D[28]~7_combout ;
wire \aluin2_A~6_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \regs[8][27]~q ;
wire \regs[9][27]~q ;
wire \regs[11][27]~feeder_combout ;
wire \regs[11][27]~q ;
wire \Mux36~2_Duplicate_6 ;
wire \regs[3][27]~q ;
wire \regs[2][27]~q ;
wire \regs[1][27]~q ;
wire \regs[0][27]~q ;
wire \Mux36~0_combout ;
wire \regs[7][27]~q ;
wire \regs[5][27]~q ;
wire \regs[6][27]~q ;
wire \regs[4][27]~q ;
wire \Mux36~1_combout ;
wire \regs[15][27]~q ;
wire \regs[12][27]~q ;
wire \regs[14][27]~q ;
wire \regs[13][27]~q ;
wire \Mux36~3_combout ;
wire \Mux36~4_combout ;
wire \RTval_D[27]~8_combout ;
wire \wmemval_M[27]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \mem_fwd[27]~19_combout ;
wire \mem_fwd[27]~20_combout ;
wire \regs[10][27]~feeder_combout ;
wire \regs[10][27]~q ;
wire \imem~88_Duplicate_228 ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \imem~88_Duplicate_230 ;
wire \Mux4~0_combout ;
wire \regs[5][27]~DUPLICATE_q ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \RSval_D[27]~11_combout ;
wire \aluin2_A~7_combout ;
wire \regs[13][19]~q ;
wire \regs[15][19]~q ;
wire \regs[14][19]~q ;
wire \regs[12][19]~q ;
wire \Mux44~3_combout ;
wire \regs[2][19]~q ;
wire \regs[1][19]~q ;
wire \regs[0][19]~q ;
wire \regs[3][19]~q ;
wire \Mux44~0_combout ;
wire \regs[8][19]~q ;
wire \regs[9][19]~feeder_combout ;
wire \regs[9][19]~q ;
wire \regs[10][19]~q ;
wire \regs[11][19]~q ;
wire \Mux44~2_combout ;
wire \regs[5][19]~q ;
wire \regs[6][19]~q ;
wire \regs[4][19]~q ;
wire \regs[7][19]~q ;
wire \imem~17_Duplicate_214 ;
wire \imem~18_Duplicate_216 ;
wire \Mux44~1_combout ;
wire \Mux44~4_Duplicate_6 ;
wire \RTval_D[19]~16_combout ;
wire \RTreg_A[19]~DUPLICATE_q ;
wire \aluin2_A~15_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \regs[1][18]~q ;
wire \regs[13][18]~q ;
wire \regs[5][18]~q ;
wire \regs[9][18]~q ;
wire \Mux45~1_Duplicate_6 ;
wire \regs[4][18]~q ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \regs[12][18]~feeder_combout ;
wire \regs[12][18]~q ;
wire \regs[0][18]~q ;
wire \Mux45~0_combout ;
wire \regs[15][18]~q ;
wire \regs[3][18]~q ;
wire \regs[11][18]~q ;
wire \regs[7][18]~q ;
wire \Mux45~3_combout ;
wire \regs[14][18]~q ;
wire \regs[2][18]~q ;
wire \regs[6][18]~q ;
wire \regs[10][18]~q ;
wire \Mux45~2_combout ;
wire \Mux45~4_Duplicate_7 ;
wire \RTval_D[18]~17_combout ;
wire \wmemval_M[18]~feeder_combout ;
wire \mem_fwd[18]~61_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \mem_fwd[18]~62_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \mem_fwd[18]~34_combout ;
wire \aluin2_A~16_combout ;
wire \Add4~102 ;
wire \Add4~103 ;
wire \Add4~98 ;
wire \Add4~99 ;
wire \Add4~117_sumout ;
wire \aluin1_A[18]~DUPLICATE_q ;
wire \Add3~98 ;
wire \Add3~117_sumout ;
wire \Selector34~1_combout ;
wire \ShiftRight0~38_combout ;
wire \ShiftLeft0~27_combout ;
wire \ShiftLeft0~25_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~23_combout ;
wire \Selector22~2_combout ;
wire \Selector22~4_combout ;
wire \Selector22~5_combout ;
wire \Selector22~6_combout ;
wire \PC~26_combout ;
wire \PC[28]_OTERM27 ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \PC[28]_OTERM23 ;
wire \PC[28]_OTERM25_OTERM841 ;
wire \PC[30]_OTERM13_OTERM791 ;
wire \PC[26]_OTERM37_OTERM839 ;
wire \PC[26]_OTERM37_OTERM785 ;
wire \PC[24]_OTERM49_OTERM837 ;
wire \PC[24]_OTERM49_OTERM835 ;
wire \PC[22]_OTERM61_OTERM833 ;
wire \Add3~118 ;
wire \Add3~114 ;
wire \Add3~78 ;
wire \Add3~74 ;
wire \Add3~69_sumout ;
wire \regs[11][22]~q ;
wire \regs[7][22]~q ;
wire \regs[3][22]~q ;
wire \regs[15][22]~q ;
wire \Mux9~3_combout ;
wire \regs[12][22]~q ;
wire \regs[0][22]~q ;
wire \regs[8][22]~q ;
wire \regs[4][22]~q ;
wire \Mux9~0_combout ;
wire \regs[2][22]~q ;
wire \regs[14][22]~q ;
wire \regs[6][22]~q ;
wire \regs[10][22]~q ;
wire \Mux9~2_Duplicate_5 ;
wire \regs[9][22]~q ;
wire \regs[5][22]~q ;
wire \regs[13][22]~q ;
wire \regs[1][22]~q ;
wire \imem~89_Duplicate_226 ;
wire \Mux9~1_combout ;
wire \RSval_D[22]~33_combout ;
wire \RSval_D[22]~34_combout ;
wire \RSval_D[22]~7_Duplicate_68 ;
wire \PC[22]_OTERM61_OTERM831 ;
wire \Add4~73_sumout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~6_combout ;
wire \aluin1_A[27]~DUPLICATE_q ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~9_combout ;
wire \Selector31~2_combout ;
wire \Selector31~4_combout ;
wire \Selector31~5_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~2_combout ;
wire \ShiftLeft0~35_Duplicate_63 ;
wire \ShiftLeft0~34_Duplicate_62 ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~55_combout ;
wire \Selector31~3_combout ;
wire \Selector31~6_combout ;
wire \Mux10~3_combout ;
wire \imem~88_Duplicate_170 ;
wire \Mux10~0_Duplicate_5 ;
wire \Mux10~2_combout ;
wire \Mux10~1_combout ;
wire \RSval_D[21]~29_combout ;
wire \RSval_D[21]~30_combout ;
wire \RSval_D[21]~6_Duplicate_70 ;
wire \PC[20]_OTERM73_OTERM829 ;
wire \Add4~119 ;
wire \Add4~115 ;
wire \Add4~77_sumout ;
wire \imem~89_Duplicate_182 ;
wire \Mux11~2_Duplicate_5 ;
wire \Mux11~0_Duplicate_7 ;
wire \regs[1][20]~q ;
wire \regs[13][20]~DUPLICATE_q ;
wire \Mux11~1_Duplicate_6 ;
wire \Mux11~3_combout ;
wire \RSval_D[20]~31_combout ;
wire \Add3~77_sumout ;
wire \RSval_D[20]~32_combout ;
wire \RSval_D[20]~28_Duplicate_69 ;
wire \PC[20]_OTERM73_OTERM873 ;
wire \PC[18]_OTERM85_OTERM871 ;
wire \PC[18]_OTERM85_OTERM869 ;
wire \PC[16]_OTERM101_OTERM867 ;
wire \imem~105_combout ;
wire \PC~5_OTERM519_OTERM619_OTERM805 ;
wire \Add3~86 ;
wire \Add3~82 ;
wire \Add3~126 ;
wire \Add3~122 ;
wire \Add3~110 ;
wire \Add3~105_sumout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~56_combout ;
wire \Selector37~0_combout ;
wire \RSval_D[15]~46_combout ;
wire \regs[1][15]~q ;
wire \regs[0][15]~q ;
wire \regs[3][15]~feeder_combout ;
wire \regs[3][15]~q ;
wire \regs[2][15]~q ;
wire \imem~88_Duplicate_210 ;
wire \Mux16~0_Duplicate_6 ;
wire \regs[13][15]~q ;
wire \regs[12][15]~q ;
wire \regs[15][15]~q ;
wire \regs[14][15]~q ;
wire \Mux16~3_combout ;
wire \regs[4][15]~q ;
wire \regs[7][15]~q ;
wire \regs[6][15]~q ;
wire \regs[5][15]~q ;
wire \Mux16~1_Duplicate_5 ;
wire \regs[8][15]~q ;
wire \regs[9][15]~DUPLICATE_q ;
wire \regs[11][15]~q ;
wire \regs[10][15]~q ;
wire \Mux16~2_combout ;
wire \RSval_D[15]~45_combout ;
wire \rs_match_M~_Duplicate_2_Duplicate_8 ;
wire \RSval_D[15]~47_combout ;
wire \RSval_D[15]~23_Duplicate_65 ;
wire \PC~5_OTERM519_OTERM619_OTERM863 ;
wire \PC~5_OTERM519_OTERM619_OTERM793 ;
wire \Add4~121_sumout ;
wire \regs[14][13]~q ;
wire \regs[13][13]~q ;
wire \regs[15][13]~q ;
wire \regs[12][13]~q ;
wire \Mux18~3_combout ;
wire \regs[9][13]~q ;
wire \regs[8][13]~q ;
wire \regs[11][13]~q ;
wire \regs[10][13]~q ;
wire \Mux18~2_combout ;
wire \regs[4][13]~q ;
wire \regs[6][13]~q ;
wire \regs[5][13]~q ;
wire \regs[7][13]~q ;
wire \Mux18~1_combout ;
wire \regs[0][13]~q ;
wire \regs[1][13]~q ;
wire \regs[3][13]~feeder_combout ;
wire \regs[3][13]~q ;
wire \regs[2][13]~feeder_combout ;
wire \regs[2][13]~q ;
wire \Mux18~0_Duplicate_5 ;
wire \RSval_D[13]~39_combout ;
wire \RSval_D[13]~41_combout ;
wire \RSval_D[13]~21_Duplicate_67 ;
wire \PC~2_OTERM525_OTERM639_OTERM859 ;
wire \PC~2_OTERM525_OTERM639_OTERM795 ;
wire \PC~2_OTERM525_OTERM639_OTERM857 ;
wire \PC~2_OTERM525_OTERM639_OTERM797 ;
wire \PC~64_OTERM535_OTERM661_OTERM855 ;
wire \PC~64_OTERM535_OTERM661_OTERM807 ;
wire \PC~64_OTERM535_OTERM661_OTERM853 ;
wire \PC~64_OTERM535_OTERM661_OTERM809 ;
wire \PC~56_OTERM517_OTERM613_OTERM799 ;
wire \regs[2][9]~q ;
wire \regs[1][9]~q ;
wire \regs[0][9]~q ;
wire \regs[3][9]~feeder_combout ;
wire \regs[3][9]~q ;
wire \imem~88_Duplicate_202 ;
wire \Mux22~0_combout ;
wire \regs[4][9]~DUPLICATE_q ;
wire \regs[5][9]~q ;
wire \regs[6][9]~q ;
wire \regs[7][9]~q ;
wire \imem~88_Duplicate_200 ;
wire \Mux22~1_Duplicate_6 ;
wire \regs[12][9]~q ;
wire \regs[14][9]~feeder_combout ;
wire \regs[14][9]~q ;
wire \regs[13][9]~feeder_combout ;
wire \regs[13][9]~q ;
wire \regs[15][9]~q ;
wire \imem~88_Duplicate_180 ;
wire \Mux22~3_combout ;
wire \regs[8][9]~q ;
wire \regs[10][9]~q ;
wire \regs[9][9]~feeder_combout ;
wire \regs[9][9]~q ;
wire \regs[11][9]~q ;
wire \Mux22~2_combout ;
wire \Mux22~4_combout ;
wire \RSval_D[9]~17_Duplicate_72 ;
wire \PC~56_OTERM517_OTERM613_OTERM851 ;
wire \PC~56_OTERM517_OTERM613_OTERM801 ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~26 ;
wire \Add1~10 ;
wire \Add1~6 ;
wire \Add1~2 ;
wire \Add1~22 ;
wire \Add1~18 ;
wire \Add1~14 ;
wire \Add1~110 ;
wire \Add1~106 ;
wire \Add1~118 ;
wire \Add1~114 ;
wire \Add1~102 ;
wire \Add1~98 ;
wire \Add1~94 ;
wire \Add1~90 ;
wire \Add1~86 ;
wire \Add1~82 ;
wire \Add1~78 ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \PC~27_combout ;
wire \Add2~98 ;
wire \Add2~94 ;
wire \Add2~90 ;
wire \Add2~110 ;
wire \Add2~106 ;
wire \Add2~70 ;
wire \Add2~66 ;
wire \Add2~62 ;
wire \Add2~58 ;
wire \Add2~54 ;
wire \Add2~50 ;
wire \Add2~46 ;
wire \Add2~42 ;
wire \Add2~37_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \PC[29]_OTERM17 ;
wire \PC[28]_OTERM25_OTERM783 ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \PC~24_combout ;
wire \PC[29]_OTERM21 ;
wire \PC~25_combout ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \PC[30]_OTERM11 ;
wire \PC~22_combout ;
wire \PC[30]_OTERM15 ;
wire \PC[30]_OTERM13_OTERM843 ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \PC~23_combout ;
wire \Add2~34 ;
wire \Add2~29_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \mem_fwd[30]~13_combout ;
wire \mem_fwd[30]~14_combout ;
wire \regs[9][30]~q ;
wire \regs[5][30]~q ;
wire \regs[13][30]~q ;
wire \regs[1][30]~q ;
wire \Mux33~1_combout ;
wire \regs[7][30]~q ;
wire \regs[15][30]~q ;
wire \regs[3][30]~q ;
wire \regs[11][30]~q ;
wire \Mux33~3_combout ;
wire \regs[8][30]~q ;
wire \regs[4][30]~q ;
wire \regs[12][30]~q ;
wire \regs[0][30]~q ;
wire \Mux33~0_combout ;
wire \regs[10][30]~q ;
wire \regs[6][30]~feeder_combout ;
wire \regs[6][30]~q ;
wire \regs[2][30]~q ;
wire \regs[14][30]~q ;
wire \Mux33~2_Duplicate_6 ;
wire \Mux33~4_combout ;
wire \RTval_D[30]~5_combout ;
wire \RTreg_A[30]~DUPLICATE_q ;
wire \aluin2_A~4_combout ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \Add4~67 ;
wire \Add4~63 ;
wire \Add4~59 ;
wire \Add4~55 ;
wire \Add4~51 ;
wire \Add4~46 ;
wire \Add4~47 ;
wire \Add4~42 ;
wire \Add4~43 ;
wire \Add4~37_sumout ;
wire \Add3~54 ;
wire \Add3~50 ;
wire \Add3~46 ;
wire \Add3~42 ;
wire \Add3~37_sumout ;
wire \Selector22~3_combout ;
wire \imem~88_Duplicate_247 ;
wire \imem~89_Duplicate_245 ;
wire \Mux1~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~3_combout ;
wire \Mux1~2_combout ;
wire \Mux1~4_combout ;
wire \RSval_D[30]~13_combout ;
wire \aluin1_A[30]~DUPLICATE_q ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~32_combout ;
wire \ShiftRight0~43_combout ;
wire \Selector34~3_combout ;
wire \Selector34~5_combout ;
wire \Selector34~2_Duplicate_7 ;
wire \Mux13~0_combout ;
wire \imem~89_Duplicate_212 ;
wire \Mux13~3_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~4_combout ;
wire \RSval_D[18]~26_combout ;
wire \Add4~118 ;
wire \Add4~114 ;
wire \Add4~79 ;
wire \Add4~75 ;
wire \Add4~71 ;
wire \Add4~66 ;
wire \Add4~62 ;
wire \Add4~58 ;
wire \Add4~54 ;
wire \Add4~50 ;
wire \Add4~45_sumout ;
wire \Selector25~0_combout ;
wire \aluin2_A~30_Duplicate_36 ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~39_combout ;
wire \Selector24~2_combout ;
wire \Selector24~0_combout ;
wire \Selector24~4_combout ;
wire \Add3~45_sumout ;
wire \Selector24~3_combout ;
wire \Selector24~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \mem_fwd[28]~17_combout ;
wire \mem_fwd[28]~18_combout ;
wire \rs_match_M~_Duplicate_2_Duplicate_6 ;
wire \imem~88_Duplicate_208 ;
wire \imem~89_Duplicate_204 ;
wire \Mux3~2_Duplicate_6 ;
wire \Mux3~0_combout ;
wire \Mux3~3_combout ;
wire \imem~89_Duplicate_206 ;
wire \Mux3~1_combout ;
wire \Mux3~4_combout ;
wire \RSval_D[28]~12_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~25_combout ;
wire \Selector32~0_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~56_combout ;
wire \Selector32~1_combout ;
wire \Selector32~4_combout ;
wire \Selector32~5_combout ;
wire \RTval_D[20]~15_combout ;
wire \aluin2_A~14_combout ;
wire \Add4~78 ;
wire \Add4~74 ;
wire \Add4~70 ;
wire \Add4~65_sumout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \Add3~70 ;
wire \Add3~65_sumout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~53_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~5_combout ;
wire \Selector29~5_combout ;
wire \Selector26~0_combout ;
wire \Selector29~3_combout ;
wire \Selector29~4_combout ;
wire \Selector29~6_combout ;
wire \Selector29~2_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \wmemval_M[23]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \mem_fwd[23]~27_combout ;
wire \mem_fwd[23]~28_combout ;
wire \regs[15][23]~q ;
wire \Mux8~3_Duplicate_6 ;
wire \imem~88_Duplicate_224 ;
wire \Mux8~0_combout ;
wire \Mux8~2_combout ;
wire \Mux8~1_combout ;
wire \Mux8~4_combout ;
wire \RSval_D[23]~8_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~51_combout ;
wire \Selector36~3_combout ;
wire \Selector36~5_combout ;
wire \Add3~106 ;
wire \Add3~101_sumout ;
wire \Selector36~2_combout ;
wire \regs[1][16]~q ;
wire \regs[9][16]~q ;
wire \regs[5][16]~q ;
wire \regs[13][16]~q ;
wire \Mux47~1_combout ;
wire \regs[8][16]~feeder_combout ;
wire \regs[8][16]~DUPLICATE_q ;
wire \regs[0][16]~q ;
wire \regs[4][16]~q ;
wire \regs[12][16]~q ;
wire \Mux47~0_combout ;
wire \regs[10][16]~q ;
wire \regs[6][16]~q ;
wire \regs[2][16]~q ;
wire \regs[14][16]~q ;
wire \Mux47~2_combout ;
wire \regs[3][16]~q ;
wire \regs[15][16]~q ;
wire \regs[11][16]~q ;
wire \regs[7][16]~q ;
wire \Mux47~3_combout ;
wire \Mux47~4_combout ;
wire \RTval_D[16]~19_combout ;
wire \aluin2_A~18_combout ;
wire \Add3~102 ;
wire \Add3~97_sumout ;
wire \Selector35~4_combout ;
wire \Selector35~0_combout ;
wire \Selector35~1_combout ;
wire \Selector35~5_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector35~3_combout ;
wire \Add4~97_sumout ;
wire \Selector35~2_combout ;
wire \Mux14~2_combout ;
wire \Mux14~1_Duplicate_6 ;
wire \Mux14~0_Duplicate_7 ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \RSval_D[17]~25_combout ;
wire \ShiftLeft0~19_Duplicate_64 ;
wire \ShiftLeft0~59_combout ;
wire \Selector33~3_combout ;
wire \Add3~113_sumout ;
wire \Add4~113_sumout ;
wire \Selector33~0_combout ;
wire \ShiftRight0~40_combout ;
wire \Selector33~2_combout ;
wire \Selector33~4_combout ;
wire \Selector33~1_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \mem_fwd[19]~59_combout ;
wire \mem_fwd[19]~60_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \mem_fwd[19]~33_combout ;
wire \imem~88_Duplicate_157 ;
wire \Mux12~2_combout ;
wire \Mux12~1_Duplicate_6 ;
wire \imem~88_Duplicate_159 ;
wire \Mux12~0_combout ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \RSval_D[19]~27_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~54_combout ;
wire \Selector30~5_combout ;
wire \ShiftRight0~34_combout ;
wire \Selector30~2_combout ;
wire \Selector30~3_combout ;
wire \Selector30~4_combout ;
wire \Selector30~6_combout ;
wire \Selector30~7_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \mem_fwd[22]~29_combout ;
wire \mem_fwd[22]~30_combout ;
wire \RTreg_A[22]_OTERM1051 ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux41~3_combout ;
wire \regs[14][22]~DUPLICATE_q ;
wire \Mux41~2_combout ;
wire \RTval_D[22]~32_combout ;
wire \RTval_D[22]~33_combout ;
wire \RTreg_A[22]_OTERM1053 ;
wire \RTreg_A[22]_OTERM1049 ;
wire \rt_match_M_RTM01056~combout ;
wire \RTreg_A[22]_OTERM1055 ;
wire \RTval_D[22]~13_combout ;
wire \aluin2_A~12_combout ;
wire \Add4~69_sumout ;
wire \RSval_D[22]~7_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~52_combout ;
wire \Selector28~3_combout ;
wire \Add4~61_sumout ;
wire \Selector28~1_combout ;
wire \Add3~66 ;
wire \Add3~61_sumout ;
wire \Selector28~4_combout ;
wire \Selector28~2_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \mem_fwd[24]~25_combout ;
wire \mem_fwd[24]~26_combout ;
wire \regs[6][24]~feeder_combout ;
wire \regs[6][24]~q ;
wire \regs[14][24]~DUPLICATE_q ;
wire \Mux7~2_Duplicate_6 ;
wire \Mux7~1_combout ;
wire \Mux7~3_combout ;
wire \Mux7~0_combout ;
wire \Mux7~4_combout ;
wire \RSval_D[24]~9_combout ;
wire \aluin1_A[24]~DUPLICATE_q ;
wire \Add3~62 ;
wire \Add3~57_sumout ;
wire \Add4~57_sumout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~50_combout ;
wire \ShiftLeft0~49_combout ;
wire \Selector27~5_combout ;
wire \Selector27~3_combout ;
wire \Selector27~4_combout ;
wire \Selector27~6_combout ;
wire \Selector27~2_combout ;
wire \Mux38~2_Duplicate_6 ;
wire \Mux38~1_combout ;
wire \regs[13][25]~q ;
wire \Mux38~3_combout ;
wire \Mux38~0_combout ;
wire \Mux38~4_combout ;
wire \RTval_D[25]~10_combout ;
wire \RTreg_A[25]~DUPLICATE_q ;
wire \aluin2_A~9_combout ;
wire \Add3~58 ;
wire \Add3~53_sumout ;
wire \ShiftLeft0~47_combout ;
wire \ShiftLeft0~48_combout ;
wire \Selector26~1_combout ;
wire \Selector26~2_combout ;
wire \Selector42~0_combout ;
wire \Selector26~3_combout ;
wire \Selector26~4_combout ;
wire \Selector26~5_combout ;
wire \memaddr_M[26]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \regs[8][26]~feeder_combout ;
wire \regs[8][26]~q ;
wire \regs[12][26]~q ;
wire \regs[0][26]~q ;
wire \regs[4][26]~q ;
wire \Mux37~0_combout ;
wire \regs[5][26]~q ;
wire \regs[1][26]~q ;
wire \regs[13][26]~DUPLICATE_q ;
wire \regs[9][26]~q ;
wire \Mux37~1_combout ;
wire \regs[15][26]~q ;
wire \regs[3][26]~q ;
wire \regs[11][26]~q ;
wire \regs[7][26]~q ;
wire \Mux37~3_combout ;
wire \regs[6][26]~feeder_combout ;
wire \regs[6][26]~q ;
wire \regs[14][26]~feeder_combout ;
wire \regs[14][26]~q ;
wire \regs[2][26]~q ;
wire \regs[10][26]~q ;
wire \Mux37~2_combout ;
wire \Mux37~4_combout ;
wire \RTval_D[26]~9_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \mem_fwd[26]~21_combout ;
wire \mem_fwd[26]~22_combout ;
wire \aluin2_A~34_combout ;
wire \aluin2_A[26]_OTERM947 ;
wire \aluin2_A~8_combout ;
wire \Add4~53_sumout ;
wire \RSval_D[26]~49_combout ;
wire \rs_match_M~_Duplicate_2_Duplicate_10 ;
wire \regs[13][26]~q ;
wire \Mux5~1_Duplicate_5 ;
wire \Mux5~0_combout ;
wire \Mux5~3_combout ;
wire \Mux5~2_combout ;
wire \RSval_D[26]~48_combout ;
wire \RSval_D[26]~54_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~4_combout ;
wire \Add3~38 ;
wire \Add3~33_sumout ;
wire \Add4~38 ;
wire \Add4~39 ;
wire \Add4~33_sumout ;
wire \Selector21~6_combout ;
wire \regs[7][31]~q ;
wire \regs[4][31]~q ;
wire \regs[5][31]~q ;
wire \regs[6][31]~q ;
wire \Mux32~1_combout ;
wire \regs[0][31]~q ;
wire \regs[2][31]~feeder_combout ;
wire \regs[2][31]~q ;
wire \regs[3][31]~q ;
wire \regs[1][31]~q ;
wire \Mux32~0_combout ;
wire \regs[12][31]~feeder_combout ;
wire \regs[12][31]~q ;
wire \regs[13][31]~q ;
wire \regs[15][31]~q ;
wire \regs[14][31]~q ;
wire \Mux32~3_combout ;
wire \regs[8][31]~q ;
wire \regs[9][31]~feeder_combout ;
wire \regs[9][31]~q ;
wire \regs[11][31]~q ;
wire \regs[10][31]~q ;
wire \Mux32~2_combout ;
wire \Mux32~4_combout ;
wire \RTval_D[31]~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \mem_fwd[31]~5_combout ;
wire \mem_fwd[31]~7_combout ;
wire \aluin2_A~32_combout ;
wire \aluin2_A[31]_OTERM941 ;
wire \aluin2_A~3_combout ;
wire \LessThan1~3_combout ;
wire \Selector52~8_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \Selector52~9_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~15_combout ;
wire \Equal6~7_combout ;
wire \LessThan1~13_combout ;
wire \Equal6~6_combout ;
wire \LessThan1~14_combout ;
wire \LessThan0~0_combout ;
wire \Equal6~13_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~11_combout ;
wire \Equal6~10_combout ;
wire \Equal6~11_combout ;
wire \Selector52~11_combout ;
wire \Selector52~6_combout ;
wire \Equal6~1_combout ;
wire \Equal6~2_combout ;
wire \Equal6~0_combout ;
wire \Equal6~4_combout ;
wire \Equal6~8_combout ;
wire \Equal6~5_combout ;
wire \Equal6~9_combout ;
wire \Equal6~12_combout ;
wire \Selector52~10_combout ;
wire \Selector52~1_combout ;
wire \ShiftRight0~49_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector52~0_combout ;
wire \Selector52~3_combout ;
wire \Selector52~2_combout ;
wire \Add4~29_sumout ;
wire \Add3~29_sumout ;
wire \Selector52~22_combout ;
wire \Selector52~4_combout ;
wire \Selector52~5_combout ;
wire \Decoder1~1_Duplicate_5 ;
wire \PC[1]_OTERM99_OTERM991_OTERM1083 ;
wire \PC[1]_OTERM99_OTERM991_OTERM1081 ;
wire \stall~0_Duplicate_2 ;
wire \Decoder1~1_Duplicate_3 ;
wire \PC~18_combout ;
wire \PC[0]_OTERM107_OTERM997 ;
wire \PC[1]_OTERM99_NEW_REG990_OTERM1073 ;
wire \PC[1]_OTERM99_OTERM993_OTERM1079 ;
wire \PC[1]_OTERM99_NEW_REG992_OTERM1071 ;
wire \PC[1]_OTERM99_OTERM989_OTERM1077 ;
wire \PC[1]_OTERM99_NEW_REG988_OTERM1075 ;
wire \ldPC_D~1_combout ;
wire \PC[1]_OTERM97_OTERM583_OTERM1027 ;
wire \rs_match_M~combout ;
wire \PC[1]_OTERM97_OTERM583_OTERM1025 ;
wire \PC[1]_OTERM97_NEW_REG582_OTERM979 ;
wire \PC[1]_OTERM97_OTERM581_OTERM1011 ;
wire \PC[1]_OTERM97_OTERM581_OTERM1009 ;
wire \PC[1]_OTERM97_OTERM581_OTERM1013 ;
wire \PC[1]_OTERM97_OTERM581_OTERM1015 ;
wire \PC[1]_OTERM97_NEW_REG580_OTERM981 ;
wire \PC[0]_OTERM109_OTERM591_OTERM1061 ;
wire \PC[0]_OTERM109_OTERM591_OTERM1063 ;
wire \PC[0]_OTERM109_NEW_REG590_OTERM1059 ;
wire \PC[0]_OTERM109_OTERM593_OTERM1017 ;
wire \PC[0]_OTERM109_OTERM593_OTERM1019 ;
wire \PC[0]_OTERM109_NEW_REG592_OTERM973 ;
wire \PC[0]_OTERM109_OTERM589_OTERM1029 ;
wire \Selector52~21_Duplicate_29 ;
wire \PC[0]_OTERM109_OTERM589_OTERM1031 ;
wire \PC[0]_OTERM109_NEW_REG588_OTERM975 ;
wire \RSval_D[0]~1_Duplicate_64 ;
wire \PC[0]_OTERM107_OTERM995 ;
wire \PC[0]_OTERM107_OTERM999 ;
wire \PC[0]_NEW_REG106_OTERM985 ;
wire \PC~19_combout ;
wire \Selector52~13_combout ;
wire \Selector52~14_combout ;
wire \Selector52~12_combout ;
wire \Selector52~19_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \Selector52~15_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~14_combout ;
wire \Selector52~17_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~10_combout ;
wire \Selector52~16_combout ;
wire \Selector52~18_combout ;
wire \Selector52~20_combout ;
wire \Selector52~21_combout ;
wire \SW[0]~input_o ;
wire \KEY[0]~input_o ;
wire \mem_fwd[0]~3_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \mem_fwd[0]~0_combout ;
wire \mem_fwd[0]~4_combout ;
wire \regs[12][0]~q ;
wire \Mux63~0_combout ;
wire \Mux63~1_combout ;
wire \Mux63~3_combout ;
wire \Mux63~2_combout ;
wire \Mux63~4_combout ;
wire \RTval_D[0]~0_Duplicate_40 ;
wire \RTval_D[0]~0_Duplicate_OTERM1085 ;
wire \aluin2_A~31_combout ;
wire \Selector38~0_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~57_combout ;
wire \Selector38~1_combout ;
wire \Add3~109_sumout ;
wire \Selector38~2_combout ;
wire \Selector38~3_combout ;
wire \Selector38~4_combout ;
wire \RSval_D[14]~43_combout ;
wire \Mux17~1_combout ;
wire \Mux17~2_combout ;
wire \imem~89_Duplicate_163 ;
wire \Mux17~0_Duplicate_5 ;
wire \Mux17~3_Duplicate_6 ;
wire \RSval_D[14]~42_combout ;
wire \RSval_D[14]~44_combout ;
wire \RSval_D[14]~22_combout ;
wire \aluin1_A[14]~DUPLICATE_q ;
wire \Add4~109_sumout ;
wire \Selector38~5_combout ;
wire \memaddr_M[14]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \mem_fwd[13]~58_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \mem_fwd[13]~95_combout ;
wire \Mux50~0_Duplicate_6 ;
wire \Mux50~1_combout ;
wire \Mux50~3_combout ;
wire \Mux50~2_combout ;
wire \Mux50~4_combout ;
wire \RTval_D[13]~22_combout ;
wire \aluin2_A[13]_OTERM939 ;
wire \aluin2_A~21_combout ;
wire \Selector39~1_combout ;
wire \Selector39~2_combout ;
wire \ShiftLeft0~31_combout ;
wire \Selector39~3_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~58_combout ;
wire \Selector23~1_combout ;
wire \Selector39~0_combout ;
wire \RSval_D[13]~40_combout ;
wire \RSval_D[13]~21_combout ;
wire \Add3~121_sumout ;
wire \Selector39~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \mem_fwd[12]~70_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0_bypass[53]~5_combout ;
wire \mem_fwd[12]~69_combout ;
wire \mem_fwd[12]~38_combout ;
wire \Mux19~0_combout ;
wire \regs[1][12]~DUPLICATE_q ;
wire \Mux19~1_combout ;
wire \Mux19~3_combout ;
wire \Mux19~2_combout ;
wire \Mux19~4_combout ;
wire \RSval_D[12]~20_combout ;
wire \Add4~125_sumout ;
wire \Selector48~0_combout ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire \ShiftRight0~59_combout ;
wire \Selector40~4_combout ;
wire \Selector40~2_combout ;
wire \Selector40~5_combout ;
wire \Add3~125_sumout ;
wire \Selector40~3_combout ;
wire \memaddr_M[12]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \mem_fwd[11]~39_combout ;
wire \Mux52~3_Duplicate_6 ;
wire \Mux52~0_Duplicate_7 ;
wire \Mux52~1_combout ;
wire \imem~17_Duplicate_196 ;
wire \imem~18_Duplicate_198 ;
wire \Mux52~2_combout ;
wire \Mux52~4_combout ;
wire \RTval_D[11]~24_combout ;
wire \aluin2_A[11]_OTERM943 ;
wire \aluin2_A~23_combout ;
wire \Add3~81_sumout ;
wire \ShiftLeft0~45_combout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \Selector41~2_combout ;
wire \Add4~81_sumout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector41~4_combout ;
wire \Selector41~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \mem_fwd[6]~115_combout ;
wire \RSval_D[6]~14_combout ;
wire \aluin1_A[6]~DUPLICATE_q ;
wire \Add4~13_sumout ;
wire \Add3~30 ;
wire \Add3~26 ;
wire \Add3~22 ;
wire \Add3~18 ;
wire \Add3~10 ;
wire \Add3~2 ;
wire \Add3~13_sumout ;
wire \Selector46~2_combout ;
wire \Selector46~3_combout ;
wire \Selector46~4_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~39_combout ;
wire \Selector46~1_combout ;
wire \Selector46~0_combout ;
wire \Selector46~5_combout ;
wire \memaddr_M[6]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0_bypass[39]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \mem_fwd[5]~111_combout ;
wire \regs[11][5]~q ;
wire \Mux26~2_combout ;
wire \regs[7][5]~DUPLICATE_q ;
wire \Mux26~1_combout ;
wire \regs[13][5]~DUPLICATE_q ;
wire \imem~88_Duplicate_192 ;
wire \Mux26~3_combout ;
wire \Mux26~0_combout ;
wire \Mux26~4_combout ;
wire \RSval_D[5]~2_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~48_combout ;
wire \Selector51~1_combout ;
wire \Selector51~3_combout ;
wire \Selector51~2_combout ;
wire \Selector51~4_combout ;
wire \PC[1]_OTERM95_OTERM1001 ;
wire \PC[1]_OTERM95_OTERM1003 ;
wire \PC[1]_NEW_REG94_OTERM987 ;
wire \PC[1]_OTERM97_OTERM587_OTERM1023 ;
wire \regs[6][1]~feeder_combout ;
wire \regs[6][1]~q ;
wire \regs[7][1]~DUPLICATE_q ;
wire \regs[4][1]~q ;
wire \regs[5][1]~q ;
wire \Mux30~1_combout ;
wire \regs[3][1]~q ;
wire \regs[2][1]~q ;
wire \regs[0][1]~q ;
wire \regs[1][1]~q ;
wire \Mux30~0_Duplicate_6 ;
wire \regs[12][1]~feeder_combout ;
wire \regs[12][1]~q ;
wire \regs[14][1]~q ;
wire \regs[13][1]~feeder_combout ;
wire \regs[13][1]~q ;
wire \regs[15][1]~q ;
wire \Mux30~3_combout ;
wire \regs[10][1]~q ;
wire \regs[9][1]~q ;
wire \regs[8][1]~q ;
wire \regs[11][1]~q ;
wire \Mux30~2_combout ;
wire \Mux30~4_combout ;
wire \PC[1]_OTERM97_OTERM587_OTERM1021 ;
wire \PC[1]_OTERM97_NEW_REG586_OTERM977 ;
wire \PC[1]_OTERM97_OTERM585 ;
wire \PC[1]_OTERM97_OTERM579_OTERM1005 ;
wire \PC[1]_OTERM97_OTERM579_OTERM1007 ;
wire \PC[1]_OTERM97_NEW_REG578_OTERM983 ;
wire \RSval_D[1]~0_Duplicate_63 ;
wire \PC~17_combout ;
wire \Add4~25_sumout ;
wire \Add3~25_sumout ;
wire \Selector51~5_combout ;
wire \Selector51~6_combout ;
wire \Selector51~7_combout ;
wire \memaddr_M[1]~DUPLICATE_q ;
wire \Mux62~0_combout ;
wire \Mux62~2_combout ;
wire \regs[7][1]~q ;
wire \Mux62~1_combout ;
wire \Mux62~3_combout ;
wire \Mux62~4_combout ;
wire \RTreg_A[1]_OTERM965 ;
wire \RTreg_A[6]_OTERM383~_Duplicate ;
wire \RTval_D[1]~31_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \mem_fwd[1]~53_combout ;
wire \SW[1]~input_o ;
wire \KEY[1]~input_o ;
wire \mem_fwd[1]~54_combout ;
wire \mem_fwd[1]~55_combout ;
wire \aluin1_A[1]_OTERM889 ;
wire \aluin1_A[1]_OTERM887~DUPLICATE_q ;
wire \aluin1_A[1]_OTERM891 ;
wire \RSval_D[1]~0_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~60_combout ;
wire \Selector34~4_combout ;
wire \Selector34~2_combout ;
wire \memaddr_M[18]~feeder_combout ;
wire \memaddr_M[18]~DUPLICATE_q ;
wire \WideNor0~2_combout ;
wire \memaddr_M[17]~DUPLICATE_q ;
wire \memaddr_M[16]~feeder_combout ;
wire \WideNor0~3_combout ;
wire \mem_fwd[3]~2_combout ;
wire \KEY[3]~input_o ;
wire \mem_fwd[3]~48_combout ;
wire \mem_fwd[3]~49_combout ;
wire \regs[5][3]~q ;
wire \regs[6][3]~q ;
wire \regs[7][3]~q ;
wire \regs[4][3]~q ;
wire \Mux60~1_combout ;
wire \regs[12][3]~q ;
wire \regs[13][3]~q ;
wire \regs[15][3]~DUPLICATE_q ;
wire \regs[14][3]~q ;
wire \Mux60~3_combout ;
wire \regs[11][3]~q ;
wire \regs[9][3]~feeder_combout ;
wire \regs[9][3]~q ;
wire \regs[8][3]~q ;
wire \regs[10][3]~q ;
wire \Mux60~2_combout ;
wire \regs[1][3]~q ;
wire \regs[2][3]~feeder_combout ;
wire \regs[2][3]~q ;
wire \regs[3][3]~q ;
wire \regs[0][3]~q ;
wire \Mux60~0_combout ;
wire \Mux60~4_combout ;
wire \RTreg_A[3]_OTERM391 ;
wire \RTval_D[3]~29_combout ;
wire \dmem_rtl_0_bypass[35]~9_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \mem_fwd[3]~79_combout ;
wire \regs[5][3]~DUPLICATE_q ;
wire \Mux28~1_Duplicate_6 ;
wire \regs[15][3]~q ;
wire \Mux28~3_combout ;
wire \Mux28~2_combout ;
wire \Mux28~0_Duplicate_7 ;
wire \Mux28~4_combout ;
wire \RSval_D[3]~4_combout ;
wire \Selector49~2_combout ;
wire \Selector49~0_combout ;
wire \Add3~17_sumout ;
wire \Add4~17_sumout ;
wire \Selector49~3_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~42_combout ;
wire \Selector49~1_combout ;
wire \Selector49~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0_bypass[47]~8_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \mem_fwd[9]~91_combout ;
wire \mem_fwd[9]~42_combout ;
wire \regs[4][9]~q ;
wire \regs[5][9]~DUPLICATE_q ;
wire \Mux54~1_combout ;
wire \Mux54~2_combout ;
wire \Mux54~3_combout ;
wire \Mux54~0_combout ;
wire \Mux54~4_combout ;
wire \RTreg_A[9]_OTERM399 ;
wire \RTval_D[9]~26_Duplicate_38 ;
wire \aluin2_A~25_combout ;
wire \Add4~89_sumout ;
wire \Selector43~2_combout ;
wire \Selector43~4_combout ;
wire \Selector43~0_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector43~5_combout ;
wire \Selector43~1_combout ;
wire \Selector43~6_combout ;
wire \Add3~14 ;
wire \Add3~6 ;
wire \Add3~94 ;
wire \Add3~89_sumout ;
wire \Selector43~3_combout ;
wire \SW[9]~input_o ;
wire \mem_fwd[9]~41_combout ;
wire \RSval_D[9]~17_combout ;
wire \Add3~90 ;
wire \Add3~85_sumout ;
wire \ShiftRight0~53_combout ;
wire \Selector42~1_combout ;
wire \Selector42~5_combout ;
wire \Selector42~6_combout ;
wire \Add4~85_sumout ;
wire \Selector42~4_combout ;
wire \mem_fwd[10]~73_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \mem_fwd[10]~40_combout ;
wire \regs[0][10]~q ;
wire \Mux53~0_combout ;
wire \Mux53~1_combout ;
wire \Mux53~2_combout ;
wire \Mux53~3_combout ;
wire \Mux53~4_combout ;
wire \RTval_D[10]~25_combout ;
wire \aluin2_A[10]_OTERM945 ;
wire \aluin2_A~24_combout ;
wire \ShiftRight0~4_Duplicate_61 ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~2_combout ;
wire \Selector21~1_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~36_combout ;
wire \Selector23~0_combout ;
wire \Selector23~2_combout ;
wire \Selector23~3_combout ;
wire \Selector23~4_combout ;
wire \Add3~41_sumout ;
wire \RSval_D[29]~38_combout ;
wire \regs[1][29]~q ;
wire \regs[0][29]~q ;
wire \regs[2][29]~feeder_combout ;
wire \regs[2][29]~q ;
wire \regs[3][29]~q ;
wire \Mux2~0_combout ;
wire \regs[7][29]~q ;
wire \regs[4][29]~q ;
wire \regs[5][29]~feeder_combout ;
wire \regs[5][29]~q ;
wire \regs[6][29]~q ;
wire \Mux2~1_combout ;
wire \regs[10][29]~q ;
wire \regs[11][29]~q ;
wire \regs[8][29]~feeder_combout ;
wire \regs[8][29]~q ;
wire \regs[9][29]~feeder_combout ;
wire \regs[9][29]~q ;
wire \Mux2~2_combout ;
wire \regs[13][29]~feeder_combout ;
wire \regs[13][29]~q ;
wire \regs[15][29]~q ;
wire \regs[12][29]~q ;
wire \regs[14][29]~q ;
wire \Mux2~3_combout ;
wire \RSval_D[29]~37_combout ;
wire \RSval_D[29]~50_combout ;
wire \Add4~41_sumout ;
wire \Selector23~5_combout ;
wire \memaddr_M[29]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \regs[11][29]~DUPLICATE_q ;
wire \Mux34~2_combout ;
wire \Mux34~1_combout ;
wire \Mux34~3_Duplicate_6 ;
wire \regs[3][29]~DUPLICATE_q ;
wire \Mux34~0_combout ;
wire \Mux34~4_combout ;
wire \RTval_D[29]~6_combout ;
wire \wmemval_M[29]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \mem_fwd[29]~15_combout ;
wire \mem_fwd[29]~16_combout ;
wire \aluin2_A~33_combout ;
wire \aluin2_A[29]_OTERM935 ;
wire \aluin2_A~5_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~55_combout ;
wire \Selector44~0_combout ;
wire \Selector44~4_combout ;
wire \Selector44~5_combout ;
wire \Selector44~1_combout ;
wire \Selector44~2_combout ;
wire \Add4~93_sumout ;
wire \Add3~93_sumout ;
wire \Selector44~3_combout ;
wire \memaddr_M[11]~DUPLICATE_q ;
wire \Equal9~3_combout ;
wire \memaddr_M[14]~DUPLICATE_q ;
wire \Equal9~4_combout ;
wire \memaddr_M[22]~DUPLICATE_q ;
wire \Equal9~2_combout ;
wire \Equal9~5_combout ;
wire \Equal9~1_combout ;
wire \Equal9~0_combout ;
wire \Equal9~6_combout ;
wire \mem_fwd[31]~6_combout ;
wire \mem_fwd[2]~50_combout ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \mem_fwd[2]~51_combout ;
wire \mem_fwd[2]~52_combout ;
wire \regs[13][2]~q ;
wire \regs[5][2]~q ;
wire \regs[9][2]~feeder_combout ;
wire \regs[9][2]~q ;
wire \regs[1][2]~q ;
wire \Mux61~1_combout ;
wire \regs[15][2]~q ;
wire \regs[3][2]~q ;
wire \regs[7][2]~q ;
wire \regs[11][2]~q ;
wire \Mux61~3_combout ;
wire \regs[4][2]~feeder_combout ;
wire \regs[4][2]~q ;
wire \regs[12][2]~q ;
wire \regs[8][2]~feeder_combout ;
wire \regs[8][2]~q ;
wire \regs[0][2]~q ;
wire \Mux61~0_combout ;
wire \regs[2][2]~feeder_combout ;
wire \regs[2][2]~q ;
wire \regs[10][2]~DUPLICATE_q ;
wire \regs[6][2]~q ;
wire \regs[14][2]~q ;
wire \Mux61~2_combout ;
wire \Mux61~4_combout ;
wire \RTreg_A[2]_OTERM395 ;
wire \RTval_D[2]~30_Duplicate_37 ;
wire \aluin2_A~29_combout ;
wire \Selector50~2_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~45_combout ;
wire \Selector50~1_combout ;
wire \Selector50~0_combout ;
wire \Add3~21_sumout ;
wire \Add4~21_sumout ;
wire \Selector50~3_combout ;
wire \Selector50~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem_rtl_0_bypass[59]~3_combout ;
wire \mem_fwd[15]~65_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \mem_fwd[15]~36_combout ;
wire \Mux48~0_combout ;
wire \Mux48~3_combout ;
wire \Mux48~1_Duplicate_6 ;
wire \regs[9][15]~q ;
wire \Mux48~2_combout ;
wire \Mux48~4_combout ;
wire \RTval_D[15]~20_combout ;
wire \aluin2_A~19_combout ;
wire \Add4~105_sumout ;
wire \RSval_D[15]~23_combout ;
wire \aluin1_A[15]~DUPLICATE_q ;
wire \Selector37~1_combout ;
wire \Selector37~2_combout ;
wire \ShiftLeft0~15_combout ;
wire \Selector37~3_combout ;
wire \Selector37~5_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \mem_fwd[21]~31_combout ;
wire \mem_fwd[21]~32_combout ;
wire \RSval_D[21]~6_combout ;
wire \Add3~73_sumout ;
wire \Selector31~7_combout ;
wire \WideNor0~0_combout ;
wire \wrmem_D~0_combout ;
wire \wrmem_M~q ;
wire \MemWE~0_combout ;
wire \MemWE~combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \mem_fwd[16]~63_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \mem_fwd[16]~35_combout ;
wire \Mux15~1_combout ;
wire \imem~89_Duplicate_232 ;
wire \Mux15~3_combout ;
wire \regs[8][16]~q ;
wire \Mux15~0_combout ;
wire \Mux15~2_combout ;
wire \Mux15~4_combout ;
wire \RSval_D[16]~24_combout ;
wire \PC[16]_OTERM101_OTERM865 ;
wire \Add1~109_sumout ;
wire \PC~54_combout ;
wire \Add2~93_sumout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \PC[17]_OTERM89 ;
wire \PC~44_combout ;
wire \PC[17]_OTERM93 ;
wire \Add1~105_sumout ;
wire \PC~45_combout ;
wire \Add2~89_sumout ;
wire \Add0~106 ;
wire \Add0~117_sumout ;
wire \PC[18]_OTERM83 ;
wire \PC~49_combout ;
wire \PC[18]_OTERM87 ;
wire \Add1~117_sumout ;
wire \PC~50_combout ;
wire \Add2~109_sumout ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \PC[19]_OTERM77 ;
wire \stall~0_Duplicate_6 ;
wire \PC~47_combout ;
wire \PC[19]_OTERM81 ;
wire \Add1~113_sumout ;
wire \PC~48_combout ;
wire \Add2~105_sumout ;
wire \Add0~114 ;
wire \Add0~101_sumout ;
wire \PC[20]_OTERM71 ;
wire \Add1~101_sumout ;
wire \PC~43_combout ;
wire \Add2~69_sumout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \PC[21]_OTERM65 ;
wire \Add1~97_sumout ;
wire \PC~41_combout ;
wire \Add2~65_sumout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \PC[22]_OTERM59 ;
wire \PC~38_combout ;
wire \PC[22]_OTERM63 ;
wire \Add1~93_sumout ;
wire \PC~39_combout ;
wire \Add2~61_sumout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \PC[23]_OTERM53 ;
wire \PC~36_combout ;
wire \PC[23]_OTERM57 ;
wire \Add1~89_sumout ;
wire \PC~37_combout ;
wire \Add2~57_sumout ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \PC[24]_OTERM47 ;
wire \Add1~85_sumout ;
wire \PC~35_combout ;
wire \Add2~53_sumout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \PC[25]_OTERM41 ;
wire \Add1~81_sumout ;
wire \PC~33_combout ;
wire \Add2~49_sumout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \PC[26]_OTERM35 ;
wire \Add1~77_sumout ;
wire \PC~31_combout ;
wire \Add2~45_sumout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \PC[27]_OTERM29 ;
wire \PC~28_combout ;
wire \PC[27]_OTERM33 ;
wire \Add1~73_sumout ;
wire \PC~29_combout ;
wire \Add2~41_sumout ;
wire \Selector25~1_combout ;
wire \Selector25~2_combout ;
wire \Add4~49_sumout ;
wire \Add3~49_sumout ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~46_combout ;
wire \Selector25~4_combout ;
wire \Selector25~5_combout ;
wire \Selector25~3_combout ;
wire \WideNor0~1_combout ;
wire \mem_fwd[29]~1_combout ;
wire \mem_fwd[20]~56_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \mem_fwd[20]~103_combout ;
wire \RSval_D[20]~28_combout ;
wire \ShiftLeft0~18_Duplicate_65 ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~20_combout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \PC[31]_OTERM1 ;
wire \PC~20_combout ;
wire \PC[31]_OTERM9 ;
wire \PC[30]_OTERM13_OTERM787 ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \PC~21_combout ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Selector21~2_combout ;
wire \Selector21~4_combout ;
wire \Selector21~5_combout ;
wire \RSval_D[31]~36_combout ;
wire \Mux0~1_Duplicate_6 ;
wire \Mux0~0_Duplicate_5 ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \RSval_D[31]~35_combout ;
wire \RSval_D[31]~58_combout ;
wire \aluin1_A[31]~DUPLICATE_q ;
wire \Selector47~0_combout ;
wire \ShiftRight0~14_combout ;
wire \Selector47~1_combout ;
wire \Selector47~2_combout ;
wire \Selector47~3_combout ;
wire \Add3~1_sumout ;
wire \Add4~1_sumout ;
wire \Selector47~4_combout ;
wire \Selector47~5_combout ;
wire \Equal9~7_combout ;
wire \mem_fwd[6]~9_combout ;
wire \SW[6]~input_o ;
wire \mem_fwd[6]~10_combout ;
wire \mem_fwd[6]~11_combout ;
wire \regs[2][6]~q ;
wire \Mux25~2_combout ;
wire \Mux25~3_Duplicate_6 ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \Mux25~4_combout ;
wire \RSval_D[6]~14_Duplicate_71 ;
wire \PC~62_OTERM541_OTERM679_OTERM845 ;
wire \PC~62_OTERM541_OTERM679_OTERM811 ;
wire \PC~60_OTERM533_OTERM655_OTERM821_Duplicate ;
wire \PC~60_OTERM533_OTERM655_OTERM813 ;
wire \PC~60_OTERM533_OTERM655_OTERM815 ;
wire \RSval_D[4]~3_Duplicate_75 ;
wire \PC~60_OTERM533_OTERM655_OTERM823 ;
wire \RSval_D[3]~4_Duplicate_74 ;
wire \PC~61_OTERM543_OTERM685_OTERM825 ;
wire \PC~61_OTERM543_OTERM685_OTERM817 ;
wire \PC~61_OTERM543_OTERM685_OTERM819 ;
wire \Add1~34 ;
wire \Add1~42 ;
wire \Add1~38 ;
wire \Add1~46 ;
wire \Add1~30 ;
wire \Add1~53_sumout ;
wire \PC~16_combout ;
wire \PC~55_OTERM527_OTERM637 ;
wire \PC~55_Duplicate_72 ;
wire \imem~33_combout ;
wire \imem~34_combout ;
wire \imem~43_combout ;
wire \Selector12~2_combout ;
wire \alufunc_A[3]~DUPLICATE_q ;
wire \Selector31~0_combout ;
wire \Selector37~4_combout ;
wire \RTreg_A[7]_OTERM411 ;
wire \RTval_D[7]~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0_bypass[43]~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \mem_fwd[7]~123_combout ;
wire \imem~88_Duplicate_161 ;
wire \Mux24~0_combout ;
wire \Mux24~3_combout ;
wire \Mux24~2_combout ;
wire \Mux24~1_combout ;
wire \Mux24~4_combout ;
wire \RSval_D[7]~15_combout ;
wire \Add4~5_sumout ;
wire \Selector45~1_combout ;
wire \Selector45~2_combout ;
wire \Add3~5_sumout ;
wire \ShiftRight0~19_combout ;
wire \Selector45~0_combout ;
wire \Selector45~4_Duplicate_7 ;
wire \Selector45~5_combout ;
wire \Selector45~3_combout ;
wire \dmem_rtl_0_bypass[14]~feeder_combout ;
wire \dmem_rtl_0_bypass[12]~feeder_combout ;
wire \dmem~4_combout ;
wire \dmem_rtl_0_bypass[2]~feeder_combout ;
wire \dmem~1_combout ;
wire \dmem~0_combout ;
wire \dmem_rtl_0_bypass[19]~feeder_combout ;
wire \dmem~5_combout ;
wire \dmem_rtl_0_bypass[16]~feeder_combout ;
wire \dmem~3_combout ;
wire \dmem~2_combout ;
wire \dmem~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \mem_fwd[4]~83_combout ;
wire \mem_fwd[4]~46_combout ;
wire \RTreg_A[4]_OTERM967 ;
wire \regs[13][4]~DUPLICATE_q ;
wire \Mux59~1_combout ;
wire \Mux59~3_combout ;
wire \Mux59~2_combout ;
wire \Mux59~0_combout ;
wire \Mux59~4_combout ;
wire \RTreg_A[4]_OTERM969 ;
wire \RTval_D[4]~28_combout ;
wire \aluin2_A~27_combout ;
wire \ShiftRight0~30_combout ;
wire \Selector48~2_combout ;
wire \Selector48~3_combout ;
wire \Selector48~1_combout ;
wire \Add3~9_sumout ;
wire \Add4~9_sumout ;
wire \Selector48~4_combout ;
wire \Selector48~5_combout ;
wire \SW[8]~input_o ;
wire \mem_fwd[8]~43_combout ;
wire \RSval_D[8]~16_Duplicate_76 ;
wire \PC~56_OTERM517_OTERM613_OTERM849 ;
wire \Add1~49_sumout ;
wire \PC~56_Duplicate_74 ;
wire \imem~31_Duplicate_236 ;
wire \imem~35_combout ;
wire \WideOr1~1_combout ;
wire \WideOr1~2_combout ;
wire \WideOr1~0_combout ;
wire \WideOr1~3_combout ;
wire wrreg_A_OTERM903;
wire \destreg_D[1]~4_OTERM923_OTERM1035_OTERM1065 ;
wire \destreg_D[0]~3_combout ;
wire \destreg_D[3]~7_OTERM927_OTERM1041 ;
wire \destreg_D[3]~7_combout ;
wire \imem~16_Duplicate_143 ;
wire \rt_match_A~0_combout ;
wire \Equal3~0_combout ;
wire \rt_match_A~1_combout ;
wire \stall~0_Duplicate_16 ;
wire \PC~9_combout ;
wire \PC~57_OTERM529_OTERM647 ;
wire \PC~57_Duplicate_76 ;
wire \imem~91_combout ;
wire \imem~92_combout ;
wire \PC~57_Duplicate_78 ;
wire \imem~90_Duplicate_233 ;
wire \imem~93_combout ;
wire \imem~94_combout ;
wire \imem~95_combout ;
wire \Add0~25_sumout ;
wire \PC~57_OTERM529_OTERM645 ;
wire \PC~57_Duplicate_71 ;
wire \imem~31_combout ;
wire \imem~108_Duplicate_234 ;
wire \imem~109_combout ;
wire \imem~110_combout ;
wire \imem~57_combout ;
wire \imem~111_combout ;
wire \imem~112_combout ;
wire \Add0~9_sumout ;
wire \PC~64_OTERM535_OTERM663 ;
wire \PC~52_combout ;
wire \PC~64_OTERM535_OTERM665 ;
wire \Add1~9_sumout ;
wire \PC~64_combout ;
wire \imem~113_combout ;
wire \imem~114_combout ;
wire \imem~115_combout ;
wire \imem~116_combout ;
wire \imem~117_combout ;
wire \Add0~29_sumout ;
wire \PC~62_OTERM541_OTERM681 ;
wire \Add1~29_sumout ;
wire \PC~62_combout ;
wire \imem~71_combout ;
wire \imem~72_combout ;
wire \imem~73_combout ;
wire \imem~74_combout ;
wire \imem~88_combout ;
wire \Mux29~0_combout ;
wire \Mux29~3_combout ;
wire \regs[10][2]~q ;
wire \Mux29~2_combout ;
wire \Mux29~1_combout ;
wire \Mux29~4_combout ;
wire \RSval_D[2]~5_Duplicate_73 ;
wire \PC~61_OTERM543_OTERM685_OTERM827 ;
wire \Add1~33_sumout ;
wire \PC~61_combout ;
wire \Add2~22 ;
wire \Add2~17_sumout ;
wire \PC~13_combout ;
wire \PC~59_OTERM539_OTERM677 ;
wire \Add0~41_sumout ;
wire \PC~59_OTERM539_OTERM675 ;
wire \Add1~41_sumout ;
wire \PC~59_combout ;
wire \Add2~18 ;
wire \Add2~9_sumout ;
wire \Add0~37_sumout ;
wire \PC~60_OTERM533_OTERM657 ;
wire \PC~12_combout ;
wire \PC~60_OTERM533_OTERM659 ;
wire \Add1~37_sumout ;
wire \PC~60_combout ;
wire \Add2~10 ;
wire \Add2~1_sumout ;
wire \PC~14_combout ;
wire \PC~58_OTERM531_OTERM653 ;
wire \Add0~45_sumout ;
wire \PC~58_OTERM531_OTERM651 ;
wire \Add1~45_sumout ;
wire \PC~58_combout ;
wire \imem~45_combout ;
wire \imem~141_combout ;
wire \imem~140_combout ;
wire \imem~44_combout ;
wire \imem~46_combout ;
wire \imem~47_combout ;
wire \ldmem_D~0_combout ;
wire wrmem_A_OTERM909;
wire \ldmem_D~1_combout ;
wire \stall~0_Duplicate_18 ;
wire \PC~15_RTM0236_combout ;
wire \PC~56_OTERM517_OTERM617 ;
wire \PC~56_combout ;
wire \Add2~85_sumout ;
wire \Add0~49_sumout ;
wire \PC~56_OTERM517_OTERM615DUPLICATE_q ;
wire \PC~56_Duplicate_68 ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \imem~65_combout ;
wire \Selector15~0_combout ;
wire \Selector31~1_combout ;
wire \RSval_D[14]~22_Duplicate_66 ;
wire \PC~5_OTERM519_OTERM619_OTERM861 ;
wire \Add1~17_sumout ;
wire \ldPC_D~1_Duplicate_3 ;
wire \PC~8_OTERM521_OTERM625_OTERM951 ;
wire \stall~0_Duplicate_14 ;
wire \PC~3_combout ;
wire \PC~5_OTERM519_OTERM621_OTERM959 ;
wire \Add0~17_sumout ;
wire \PC~5_OTERM519_OTERM621_OTERM957 ;
wire \PC~8_OTERM521_OTERM625_OTERM953 ;
wire \PC~4_combout ;
wire \PC~5_combout ;
wire \Add0~13_sumout ;
wire \PC~63_OTERM523_OTERM629 ;
wire \PC~53_combout ;
wire \PC~63_OTERM523_OTERM631 ;
wire \Add1~13_sumout ;
wire \PC~63_combout ;
wire \Selector14~0_combout ;
wire \imem~50_combout ;
wire \Selector14~1_combout ;
wire \Selector14~2_combout ;
wire \Selector14~3_combout ;
wire \alufunc_A[1]~DUPLICATE_q ;
wire \Selector52~7_combout ;
wire \Selector52~21_Duplicate_27 ;
wire \isbranch_D~1_combout ;
wire \isbranch_A~q ;
wire \mispred~0_combout ;
wire \PC~51_combout ;
wire \PC~65_OTERM537_OTERM671 ;
wire \Add0~5_sumout ;
wire \PC~65_OTERM537_OTERM669 ;
wire \Add1~5_sumout ;
wire \PC~65_combout ;
wire \imem~134_combout ;
wire \imem~132_combout ;
wire \imem~133_combout ;
wire \imem~129_combout ;
wire \imem~130_combout ;
wire \imem~131_combout ;
wire \destreg_D[0]~5_OTERM925_OTERM1039 ;
wire \destreg_D[0]~5_OTERM925_OTERM1037 ;
wire \destreg_D[0]~5_combout ;
wire \rs_match_A~0_combout ;
wire \rs_match_A~1_combout ;
wire \stall~0_combout ;
wire \ldPC_D~0_combout ;
wire \isnop_A~q ;
wire \PC~8_OTERM521_OTERM625_OTERM951DUPLICATE_q ;
wire \PC~6_combout ;
wire \PC~8_OTERM521_OTERM625_OTERM955 ;
wire \Add0~21_sumout ;
wire \PC~8_OTERM521_OTERM625_OTERM949 ;
wire \PC~7_combout ;
wire \Add1~21_sumout ;
wire \PC~8_combout ;
wire \PC[30]_OTERM13_OTERM877~DUPLICATE_q ;
wire \Add1~25_sumout ;
wire \PC~57_combout ;
wire \imem~30_combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~1_combout ;
wire \PC[31]_OTERM5 ;
wire \PC~55_combout ;
wire \imem~38_combout ;
wire \isbranch_D~0_combout ;
wire \PC[31]_OTERM7~DUPLICATE_q ;
wire \PC~0_combout ;
wire \PC~2_OTERM525_OTERM641_OTERM963 ;
wire \Add0~1_sumout ;
wire \PC~2_OTERM525_OTERM641_OTERM961 ;
wire \PC~8_OTERM521_OTERM625_OTERM953DUPLICATE_q ;
wire \PC~1_combout ;
wire \Add1~1_sumout ;
wire \PC~2_combout ;
wire \imem~0_combout ;
wire \imem~24_combout ;
wire \destreg_D[2]~1_combout ;
wire \destreg_D[2]~0_combout ;
wire \destreg_D[2]~2_combout ;
wire wrreg_A_OTERM901;
wire \aluin2_A~30_OTERM515_OTERM691 ;
wire \destreg_D[1]~4_OTERM923_OTERM1033 ;
wire \destreg_D[1]~4_combout ;
wire \rt_match_M~0_combout ;
wire \rt_match_M~combout ;
wire \RTreg_A[6]_OTERM383 ;
wire \RTreg_A[0]_OTERM407 ;
wire \RTval_D[0]~0_combout ;
wire \ss0|OUT~0_RTM0213_combout ;
wire \ss0|OUT~0_OTERM211feeder_combout ;
wire \always5~0_combout ;
wire \always6~0_combout ;
wire \ss0|OUT~0_OTERM211 ;
wire \ss0|OUT~0_NEW_REG210_RTM0212_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~1_OTERM215 ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~2_OTERM217 ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~3_OTERM219 ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM221 ;
wire \ss0|OUT~5_RTM0225_combout ;
wire \ss0|OUT~5_OTERM223 ;
wire \ss0|OUT~5_NEW_REG222_RTM0224_combout ;
wire \ss0|OUT~6_RTM0229_combout ;
wire \ss0|OUT~6_OTERM227 ;
wire \ss0|OUT~6_NEW_REG226_RTM0228_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM193 ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~1_OTERM195 ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~2_OTERM197 ;
wire \ss1|OUT~3_RTM0201_combout ;
wire \ss1|OUT~3_OTERM199 ;
wire \ss1|OUT~3_NEW_REG198_RTM0200_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM203 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM205 ;
wire \ss1|OUT~6_RTM0209_combout ;
wire \ss1|OUT~6_OTERM207 ;
wire \ss1|OUT~6_NEW_REG206_RTM0208_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~0_OTERM173 ;
wire \ss2|OUT~1_RTM0177_combout ;
wire \ss2|OUT~1_OTERM175 ;
wire \ss2|OUT~1_NEW_REG174_RTM0176_combout ;
wire \ss2|OUT~2_RTM0181_combout ;
wire \ss2|OUT~2_OTERM179 ;
wire \ss2|OUT~2_NEW_REG178_RTM0180_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM183 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM185 ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~5_OTERM187 ;
wire \ss2|OUT~6_RTM0191_combout ;
wire \ss2|OUT~6_OTERM189 ;
wire \ss2|OUT~6_NEW_REG188_RTM0190_combout ;
wire \ss3|OUT~0_RTM0155_combout ;
wire \ss3|OUT~0_OTERM153feeder_combout ;
wire \ss3|OUT~0_OTERM153 ;
wire \ss3|OUT~0_NEW_REG152_RTM0154_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~1_OTERM157 ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~2_OTERM159 ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM161 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM163 ;
wire \ss3|OUT~5_RTM0167_combout ;
wire \ss3|OUT~5_OTERM165feeder_combout ;
wire \ss3|OUT~5_OTERM165 ;
wire \ss3|OUT~5_NEW_REG164_RTM0166_combout ;
wire \ss3|OUT~6_RTM0171_combout ;
wire \ss3|OUT~6_OTERM169 ;
wire \ss3|OUT~6_NEW_REG168_RTM0170_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~0_OTERM133 ;
wire \ss4|OUT~1_RTM0137_combout ;
wire \ss4|OUT~1_OTERM135 ;
wire \ss4|OUT~1_NEW_REG134_RTM0136_combout ;
wire \ss4|OUT~2_RTM0141_combout ;
wire \ss4|OUT~2_OTERM139 ;
wire \ss4|OUT~2_NEW_REG138_RTM0140_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM143 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM145 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM147 ;
wire \ss4|OUT~6_RTM0151_combout ;
wire \ss4|OUT~6_OTERM149 ;
wire \ss4|OUT~6_NEW_REG148_RTM0150_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM111feeder_combout ;
wire \ss5|OUT~0_OTERM111 ;
wire \ss5|OUT~1_RTM0115_combout ;
wire \ss5|OUT~1_OTERM113 ;
wire \ss5|OUT~1_NEW_REG112_RTM0114_combout ;
wire \ss5|OUT~2_RTM0119_combout ;
wire \ss5|OUT~2_OTERM117 ;
wire \ss5|OUT~2_NEW_REG116_RTM0118_combout ;
wire \ss5|OUT~3_RTM0123_combout ;
wire \ss5|OUT~3_OTERM121 ;
wire \ss5|OUT~3_NEW_REG120_RTM0122_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM125 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM127 ;
wire \ss5|OUT~6_RTM0131_combout ;
wire \ss5|OUT~6_OTERM129 ;
wire \ss5|OUT~6_NEW_REG128_RTM0130_combout ;
wire \always5~1_combout ;
wire \LEDRout[1]~feeder_combout ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [31:0] wmemval_M;
wire [31:0] pcpred_A;
wire [31:0] memaddr_M;
wire [3:0] destreg_M;
wire [31:0] aluin1_A;
wire [7:0] alufunc_A;
wire [31:0] RTreg_A;
wire [9:0] LEDRout;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_NEW_REG210_RTM0212_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_OTERM215 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_OTERM217 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_OTERM219 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM221 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_NEW_REG222_RTM0224_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_NEW_REG226_RTM0228_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM193 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_OTERM195 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_OTERM197 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_NEW_REG198_RTM0200_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM203 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM205 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_NEW_REG206_RTM0208_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_OTERM173 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_NEW_REG174_RTM0176_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_NEW_REG178_RTM0180_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM183 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM185 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_OTERM187 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_NEW_REG188_RTM0190_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_NEW_REG152_RTM0154_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_OTERM157 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_OTERM159 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM161 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM163 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_NEW_REG164_RTM0166_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_NEW_REG168_RTM0170_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_OTERM133 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_NEW_REG134_RTM0136_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_NEW_REG138_RTM0140_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM143 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM145 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM147 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_NEW_REG148_RTM0150_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM111 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_NEW_REG112_RTM0114_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_NEW_REG116_RTM0118_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_NEW_REG120_RTM0122_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM125 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM127 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_NEW_REG128_RTM0130_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDRout[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDRout[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDRout[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDRout[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDRout[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDRout[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDRout[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDRout[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDRout[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDRout[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas wrreg_A_NEW_REG898(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ldPC_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wrreg_A_OTERM899),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A_NEW_REG898.is_wysiwyg = "true";
defparam wrreg_A_NEW_REG898.power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N16
dffeas \PC[30]_OTERM13_NEW_REG878 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM13_OTERM879 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_OTERM13_NEW_REG878 .is_wysiwyg = "true";
defparam \PC[30]_OTERM13_NEW_REG878 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N20
dffeas \PC[30]_OTERM13_NEW_REG874 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM13_OTERM875 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_OTERM13_NEW_REG874 .is_wysiwyg = "true";
defparam \PC[30]_OTERM13_NEW_REG874 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N24
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( !\PC~8_combout  & ( (!\PC~5_combout  & !\PC~63_combout ) ) )

	.dataa(gnd),
	.datab(!\PC~5_combout ),
	.datac(!\PC~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'hC0C0C0C000000000;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N28
dffeas \PC[31]_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isbranch_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]_NEW_REG6 .is_wysiwyg = "true";
defparam \PC[31]_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N26
dffeas \PC[31]_OTERM5~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Decoder1~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]_OTERM5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]_OTERM5~DUPLICATE .is_wysiwyg = "true";
defparam \PC[31]_OTERM5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N20
dffeas \pcpred_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[8] .is_wysiwyg = "true";
defparam \pcpred_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N47
dffeas wrmem_A_NEW_REG906(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wrmem_A_OTERM907),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A_NEW_REG906.is_wysiwyg = "true";
defparam wrmem_A_NEW_REG906.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N0
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \PC~61_combout  ) + ( VCC ) + ( !VCC ))
// \Add2~22  = CARRY(( \PC~61_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~61_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N0
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \Add2~21_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~131_combout ))) ) + ( !VCC ))
// \Add0~34  = CARRY(( \Add2~21_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~131_combout ))) ) + ( !VCC ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\imem~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \PC~61_OTERM543_NEW_REG686 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~61_OTERM543_OTERM687 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~61_OTERM543_NEW_REG686 .is_wysiwyg = "true";
defparam \PC~61_OTERM543_NEW_REG686 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N2
dffeas \pcpred_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[2] .is_wysiwyg = "true";
defparam \pcpred_A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N45
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \PC~61_combout  ) ) ) # ( !\stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( !\PC~61_combout  ) ) ) # ( \stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & ((\PC~61_combout ))) # (\mispred~0_combout  & (pcpred_A[2])) ) ) ) # ( !\stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((!\PC~61_combout ))) # (\mispred~0_combout  & (pcpred_A[2])) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!pcpred_A[2]),
	.datac(gnd),
	.datad(!\PC~61_combout ),
	.datae(!\stall~0_combout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'hBB1111BBFF0000FF;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N47
dffeas \PC~61_OTERM543_NEW_REG688 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~61_OTERM543_OTERM689 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~61_OTERM543_NEW_REG688 .is_wysiwyg = "true";
defparam \PC~61_OTERM543_NEW_REG688 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N4
dffeas \PC[30]_OTERM13_NEW_REG876 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM13_OTERM877 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_OTERM13_NEW_REG876 .is_wysiwyg = "true";
defparam \PC[30]_OTERM13_NEW_REG876 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N9
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \PC~58_combout  ) + ( GND ) + ( \Add2~10  ))
// \Add2~2  = CARRY(( \PC~58_combout  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N12
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \PC~62_combout  ) + ( GND ) + ( \Add2~2  ))
// \Add2~14  = CARRY(( \PC~62_combout  ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N14
dffeas \pcpred_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[6] .is_wysiwyg = "true";
defparam \pcpred_A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N24
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \PC~62_combout  ) ) ) # ( !\stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \Add2~13_sumout  ) ) ) # ( \stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~62_combout )) # (\mispred~0_combout  & ((pcpred_A[6]))) ) ) ) # ( !\stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (\Add2~13_sumout )) # (\mispred~0_combout  & ((pcpred_A[6]))) ) ) )

	.dataa(!\Add2~13_sumout ),
	.datab(!\PC~62_combout ),
	.datac(!pcpred_A[6]),
	.datad(!\mispred~0_combout ),
	.datae(!\stall~0_combout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h550F330F55553333;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N26
dffeas \PC~62_OTERM541_NEW_REG682 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~62_OTERM541_OTERM683 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~62_OTERM541_NEW_REG682 .is_wysiwyg = "true";
defparam \PC~62_OTERM541_NEW_REG682 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N48
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \PC~59_combout  & ( (!\PC~62_combout  & (!\PC~60_combout  & \PC~58_combout )) ) )

	.dataa(gnd),
	.datab(!\PC~62_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~58_combout ),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0000000000C000C0;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N3
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \imem~58_combout  & ( (\PC~61_combout  & (!\PC~55_combout  & !\PC~57_combout )) ) )

	.dataa(gnd),
	.datab(!\PC~61_combout ),
	.datac(!\PC~55_combout ),
	.datad(!\PC~57_combout ),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h0000000030003000;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N15
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \PC~55_combout  ) + ( GND ) + ( \Add2~14  ))
// \Add2~6  = CARRY(( \PC~55_combout  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N18
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !\PC~56_combout  ) + ( GND ) + ( \Add2~6  ))
// \Add2~86  = CARRY(( !\PC~56_combout  ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~56_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N21
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( \PC~57_combout  ) + ( GND ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( \PC~57_combout  ) + ( GND ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~57_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \pcpred_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[9] .is_wysiwyg = "true";
defparam \pcpred_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~58_combout  & (!\PC~61_combout  $ (((!\PC~60_combout ))))) # (\PC~58_combout  & (((!\PC~59_combout  & !\PC~60_combout )))) ) ) ) # ( !\PC~62_combout  & ( !\PC~57_combout  & ( 
// (!\PC~61_combout  & (!\PC~59_combout  & ((\PC~60_combout )))) # (\PC~61_combout  & (!\PC~60_combout  & (!\PC~59_combout  $ (\PC~58_combout )))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h41885CA000000000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N24
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \PC~62_combout  & ( \PC~57_combout  & ( (!\PC~61_combout  & (((\PC~58_combout  & !\PC~60_combout )) # (\PC~59_combout ))) # (\PC~61_combout  & ((!\PC~59_combout  & ((\PC~60_combout ))) # (\PC~59_combout  & ((!\PC~58_combout ) # 
// (!\PC~60_combout ))))) ) ) ) # ( !\PC~62_combout  & ( \PC~57_combout  & ( (!\PC~61_combout  & (((\PC~58_combout  & !\PC~60_combout )) # (\PC~59_combout ))) # (\PC~61_combout  & ((!\PC~59_combout  $ (!\PC~60_combout )) # (\PC~58_combout ))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h000000003F673B76;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N12
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~61_combout  $ (!\PC~58_combout  $ (\PC~60_combout ))) # (\PC~59_combout ) ) ) ) # ( !\PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~61_combout  & (!\PC~59_combout  & (\PC~58_combout  & 
// !\PC~60_combout ))) # (\PC~61_combout  & ((!\PC~59_combout  $ (\PC~60_combout )) # (\PC~58_combout ))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h4D157BB700000000;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( !\PC~62_combout  & ( (\PC~57_combout  & (!\PC~58_combout  & (!\PC~60_combout  & !\PC~59_combout ))) ) )

	.dataa(!\PC~57_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(gnd),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h4000400000000000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N54
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \imem~4_combout  & ( \imem~3_combout  & ( ((!\PC~56_combout  & (\imem~2_combout )) # (\PC~56_combout  & ((\imem~1_combout )))) # (\PC~55_combout ) ) ) ) # ( !\imem~4_combout  & ( \imem~3_combout  & ( (!\PC~56_combout  & 
// (\imem~2_combout  & ((!\PC~55_combout )))) # (\PC~56_combout  & (((\PC~55_combout ) # (\imem~1_combout )))) ) ) ) # ( \imem~4_combout  & ( !\imem~3_combout  & ( (!\PC~56_combout  & (((\PC~55_combout )) # (\imem~2_combout ))) # (\PC~56_combout  & 
// (((\imem~1_combout  & !\PC~55_combout )))) ) ) ) # ( !\imem~4_combout  & ( !\imem~3_combout  & ( (!\PC~55_combout  & ((!\PC~56_combout  & (\imem~2_combout )) # (\PC~56_combout  & ((\imem~1_combout ))))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\PC~56_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\PC~55_combout ),
	.datae(!\imem~4_combout ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h470047CC473347FF;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N45
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( \imem~5_combout  & ( !\imem~0_combout  $ (!\destreg_D[1]~4_combout ) ) ) # ( !\imem~5_combout  & ( \destreg_D[1]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!\destreg_D[1]~4_combout ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N35
dffeas wrreg_A_NEW_REG896(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wrreg_A_OTERM897),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A_NEW_REG896.is_wysiwyg = "true";
defparam wrreg_A_NEW_REG896.power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N34
dffeas \destreg_D[1]~4_OTERM923_OTERM1035_NEW_REG1066 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Decoder1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_D[1]~4_OTERM923_OTERM1035_OTERM1067 ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_D[1]~4_OTERM923_OTERM1035_NEW_REG1066 .is_wysiwyg = "true";
defparam \destreg_D[1]~4_OTERM923_OTERM1035_NEW_REG1066 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N12
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( \PC~60_combout  & ( \PC~55_combout  & ( (!\PC~58_combout  & (\PC~59_combout  & (!\PC~61_combout ))) # (\PC~58_combout  & (\PC~62_combout  & (!\PC~59_combout  $ (\PC~61_combout )))) ) ) ) # ( !\PC~60_combout  & ( \PC~55_combout  & ( 
// (!\PC~59_combout  & (!\PC~61_combout  & (!\PC~58_combout  $ (!\PC~62_combout )))) # (\PC~59_combout  & (!\PC~58_combout  & (!\PC~61_combout  $ (!\PC~62_combout )))) ) ) ) # ( \PC~60_combout  & ( !\PC~55_combout  & ( (\PC~58_combout  & ((!\PC~59_combout  & 
// ((\PC~62_combout ))) # (\PC~59_combout  & ((!\PC~62_combout ) # (\PC~61_combout ))))) ) ) ) # ( !\PC~60_combout  & ( !\PC~55_combout  & ( (\PC~59_combout  & (!\PC~58_combout  $ (((\PC~62_combout ) # (\PC~61_combout ))))) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h4105050B18C04049;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N20
dffeas \PC~56_OTERM517_NEW_REG614 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~56_OTERM517_OTERM615 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~56_OTERM517_NEW_REG614 .is_wysiwyg = "true";
defparam \PC~56_OTERM517_NEW_REG614 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N47
dffeas \aluin2_A~27_OTERM595_NEW_REG756 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~27_OTERM595_OTERM757 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~27_OTERM595_NEW_REG756 .is_wysiwyg = "true";
defparam \aluin2_A~27_OTERM595_NEW_REG756 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N48
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \PC~61_combout  & ( \PC~57_Duplicate_76  & ( (!\PC~60_combout  & ((!\PC~62_combout  & ((!\PC~59_combout ) # (\PC~58_combout ))) # (\PC~62_combout  & ((\PC~59_combout ))))) # (\PC~60_combout  & (!\PC~58_combout  $ (((!\PC~62_combout  
// & \PC~59_combout ))))) ) ) ) # ( !\PC~61_combout  & ( \PC~57_Duplicate_76  & ( (!\PC~62_combout  & ((!\PC~59_combout  & (\PC~60_combout )) # (\PC~59_combout  & ((!\PC~58_combout ))))) # (\PC~62_combout  & ((!\PC~60_combout  & ((!\PC~58_combout ) # 
// (\PC~59_combout ))) # (\PC~60_combout  & (\PC~58_combout )))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h0000000065E3D83E;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N6
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( \PC~59_combout  & ( !\PC~57_Duplicate_76  & ( (!\PC~60_combout  & (((!\PC~58_combout  & \PC~62_combout )))) # (\PC~60_combout  & ((!\PC~61_combout  $ (\PC~58_combout )) # (\PC~62_combout ))) ) ) ) # ( !\PC~59_combout  & ( 
// !\PC~57_Duplicate_76  & ( (!\PC~60_combout  & ((!\PC~58_combout  & (!\PC~61_combout  & \PC~62_combout )) # (\PC~58_combout  & ((!\PC~62_combout ))))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~59_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h308009CF00000000;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~61_combout  & (!\PC~59_combout  & ((\PC~60_combout ) # (\PC~58_combout )))) # (\PC~61_combout  & (((!\PC~60_combout  & \PC~59_combout )) # (\PC~58_combout ))) ) ) ) # ( !\PC~62_combout  
// & ( !\PC~57_combout  & ( (!\PC~61_combout  & (!\PC~58_combout  $ (((!\PC~59_combout ) # (\PC~60_combout ))))) # (\PC~61_combout  & (\PC~58_combout  & ((\PC~59_combout )))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h22933B5100000000;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N36
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \imem~22_combout  & ( \imem~21_combout  & ( (!\PC~56_combout ) # ((!\PC~55_combout  & (\imem~20_combout )) # (\PC~55_combout  & ((\imem~3_combout )))) ) ) ) # ( !\imem~22_combout  & ( \imem~21_combout  & ( (!\PC~55_combout  & 
// (((!\PC~56_combout )) # (\imem~20_combout ))) # (\PC~55_combout  & (((\imem~3_combout  & \PC~56_combout )))) ) ) ) # ( \imem~22_combout  & ( !\imem~21_combout  & ( (!\PC~55_combout  & (\imem~20_combout  & ((\PC~56_combout )))) # (\PC~55_combout  & 
// (((!\PC~56_combout ) # (\imem~3_combout )))) ) ) ) # ( !\imem~22_combout  & ( !\imem~21_combout  & ( (\PC~56_combout  & ((!\PC~55_combout  & (\imem~20_combout )) # (\PC~55_combout  & ((\imem~3_combout ))))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\PC~56_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h00473347CC47FF47;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N54
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \PC~58_combout  & ( (!\PC~60_combout  & (((\PC~59_combout ) # (\PC~62_combout )))) # (\PC~60_combout  & (!\PC~61_combout  & ((!\PC~59_combout )))) ) ) # ( !\PC~58_combout  & ( (!\PC~61_combout  & (!\PC~59_combout  & (!\PC~62_combout  
// $ (!\PC~60_combout )))) # (\PC~61_combout  & (!\PC~62_combout  & (!\PC~60_combout  $ (\PC~59_combout )))) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h680468043AF03AF0;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N48
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \PC~59_combout  & ( \PC~55_combout  & ( (!\PC~61_combout  & ((!\PC~62_combout  & ((\PC~60_combout ))) # (\PC~62_combout  & (!\PC~58_combout )))) # (\PC~61_combout  & (\PC~58_combout  & (!\PC~60_combout  $ (\PC~62_combout )))) ) ) ) # 
// ( !\PC~59_combout  & ( \PC~55_combout  & ( (!\PC~61_combout  & (!\PC~60_combout  & (!\PC~58_combout  $ (!\PC~62_combout )))) # (\PC~61_combout  & (!\PC~58_combout  $ (((\PC~62_combout ))))) ) ) ) # ( \PC~59_combout  & ( !\PC~55_combout  & ( 
// (!\PC~61_combout  & ((!\PC~58_combout  & (!\PC~60_combout  $ (\PC~62_combout ))) # (\PC~58_combout  & (\PC~60_combout  & !\PC~62_combout )))) # (\PC~61_combout  & (\PC~58_combout )) ) ) ) # ( !\PC~59_combout  & ( !\PC~55_combout  & ( (!\PC~58_combout  & 
// ((!\PC~61_combout  & (\PC~60_combout  & !\PC~62_combout )) # (\PC~61_combout  & (!\PC~60_combout )))) # (\PC~58_combout  & ((!\PC~60_combout  & (!\PC~61_combout  & !\PC~62_combout )) # (\PC~60_combout  & ((\PC~62_combout ))))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~59_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h6843931964911A89;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N42
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( \imem~25_combout  & ( \imem~26_combout  & ( (\imem~0_combout  & ((!\PC~57_combout  & (!\PC~56_combout )) # (\PC~57_combout  & (\PC~56_combout  & !\PC~55_combout )))) ) ) ) # ( !\imem~25_combout  & ( \imem~26_combout  & ( 
// (!\PC~57_combout  & (!\PC~56_combout  & \imem~0_combout )) ) ) ) # ( \imem~25_combout  & ( !\imem~26_combout  & ( (\PC~57_combout  & (\PC~56_combout  & (\imem~0_combout  & !\PC~55_combout ))) ) ) )

	.dataa(!\PC~57_combout ),
	.datab(!\PC~56_combout ),
	.datac(!\imem~0_combout ),
	.datad(!\PC~55_combout ),
	.datae(!\imem~25_combout ),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h0000010008080908;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \aluimm_D~0 (
// Equation(s):
// \aluimm_D~0_combout  = ( \imem~65_combout  & ( (\imem~30_combout  & (!\imem~38_combout  & !\imem~27_combout )) ) )

	.dataa(!\imem~30_combout ),
	.datab(gnd),
	.datac(!\imem~38_combout ),
	.datad(!\imem~27_combout ),
	.datae(gnd),
	.dataf(!\imem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~0 .extended_lut = "off";
defparam \aluimm_D~0 .lut_mask = 64'h0000000050005000;
defparam \aluimm_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \aluimm_D~1 (
// Equation(s):
// \aluimm_D~1_combout  = ( \aluimm_D~0_combout  & ( (!\imem~23_combout  & (((\imem~47_combout )))) # (\imem~23_combout  & (\imem~0_combout  & ((\ldmem_D~0_combout )))) ) ) # ( !\aluimm_D~0_combout  & ( (\imem~23_combout  & (\imem~0_combout  & 
// \ldmem_D~0_combout )) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\imem~47_combout ),
	.datad(!\ldmem_D~0_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~1 .extended_lut = "off";
defparam \aluimm_D~1 .lut_mask = 64'h001100110A1B0A1B;
defparam \aluimm_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \imem~38_combout  & ( (!\imem~47_combout  & (\imem~27_combout  & !\imem~30_combout )) ) ) # ( !\imem~38_combout  & ( (\imem~30_combout  & ((!\imem~27_combout ) # (\imem~47_combout ))) ) )

	.dataa(!\imem~47_combout ),
	.datab(!\imem~27_combout ),
	.datac(!\imem~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h0D0D0D0D20202020;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N57
cyclonev_lcell_comb \aluimm_D~2 (
// Equation(s):
// \aluimm_D~2_combout  = ( \ldPC_D~0_combout  & ( ((!\imem~24_combout  & (!\imem~65_combout  & \WideOr2~0_combout ))) # (\aluimm_D~1_combout ) ) )

	.dataa(!\imem~24_combout ),
	.datab(!\imem~65_combout ),
	.datac(!\aluimm_D~1_combout ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\ldPC_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~2 .extended_lut = "off";
defparam \aluimm_D~2 .lut_mask = 64'h000000000F8F0F8F;
defparam \aluimm_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N58
dffeas \aluin2_A[4]_NEW_REG306 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluimm_D~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[4]_OTERM307 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4]_NEW_REG306 .is_wysiwyg = "true";
defparam \aluin2_A[4]_NEW_REG306 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \aluin2_A[4]_OTERM305~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4]_OTERM305~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[4]_OTERM305~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N27
cyclonev_lcell_comb rt_match_A(
// Equation(s):
// \rt_match_A~combout  = ( \rt_match_A~1_combout  & ( !\Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\rt_match_A~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rt_match_A.extended_lut = "off";
defparam rt_match_A.lut_mask = 64'h00000000FF00FF00;
defparam rt_match_A.shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N10
dffeas \RTreg_A[6]_NEW_REG380 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rt_match_A~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[6]_OTERM381 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6]_NEW_REG380 .is_wysiwyg = "true";
defparam \RTreg_A[6]_NEW_REG380 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N20
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N43
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N42
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \PC~58_combout  & ( (!\PC~60_combout  & (!\PC~62_combout  $ (((!\PC~59_combout ) # (\PC~61_combout ))))) # (\PC~60_combout  & (((!\PC~61_combout  & !\PC~59_combout )))) ) ) # ( !\PC~58_combout  & ( (!\PC~62_combout  & (\PC~61_combout 
//  & (!\PC~60_combout  $ (\PC~59_combout )))) # (\PC~62_combout  & (!\PC~60_combout  & (!\PC~61_combout  & !\PC~59_combout ))) ) )

	.dataa(!\PC~62_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~59_combout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h4802480274847484;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N57
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \PC~60_combout  & ( (!\PC~62_combout  & (!\PC~61_combout  & (\PC~58_combout  & \PC~59_combout ))) # (\PC~62_combout  & (!\PC~61_combout  $ ((\PC~58_combout )))) ) ) # ( !\PC~60_combout  & ( (!\PC~61_combout  & (!\PC~62_combout  & 
// ((!\PC~59_combout )))) # (\PC~61_combout  & (!\PC~58_combout  & (!\PC~62_combout  $ (!\PC~59_combout )))) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(gnd),
	.dataf(!\PC~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h9840984021292129;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N0
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \PC~57_combout  & ( (!\PC~55_combout  & (\PC~56_combout  & ((\imem~28_combout ) # (\imem~36_combout )))) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\imem~36_combout ),
	.datac(!\PC~56_combout ),
	.datad(!\imem~28_combout ),
	.datae(gnd),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h00000000020A020A;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N12
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( \PC~59_combout  & ( \PC~55_combout  & ( (!\PC~58_combout  & (!\PC~62_combout  & (!\PC~61_combout  $ (\PC~60_combout )))) # (\PC~58_combout  & (!\PC~60_combout  & (!\PC~61_combout  $ (\PC~62_combout )))) ) ) ) # ( !\PC~59_combout  & ( 
// \PC~55_combout  & ( (!\PC~61_combout  & (!\PC~62_combout  $ (((\PC~58_combout ) # (\PC~60_combout ))))) # (\PC~61_combout  & ((!\PC~62_combout  & (\PC~60_combout  & \PC~58_combout )) # (\PC~62_combout  & ((!\PC~58_combout ))))) ) ) ) # ( \PC~59_combout  & 
// ( !\PC~55_combout  & ( (!\PC~61_combout  & (!\PC~58_combout  $ (((!\PC~60_combout ) # (\PC~62_combout ))))) # (\PC~61_combout  & (!\PC~62_combout  & (!\PC~60_combout  & !\PC~58_combout ))) ) ) ) # ( !\PC~59_combout  & ( !\PC~55_combout  & ( 
// (!\PC~62_combout  & (\PC~61_combout  & ((\PC~58_combout )))) # (\PC~62_combout  & (!\PC~58_combout  & (!\PC~61_combout  $ (\PC~60_combout )))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~58_combout ),
	.datae(!\PC~59_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h214448A293268490;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N36
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \PC~58_combout  & ( \PC~55_combout  & ( (!\PC~61_combout  & (!\PC~62_combout  & (!\PC~59_combout  $ (\PC~60_combout )))) # (\PC~61_combout  & (!\PC~62_combout  $ (((!\PC~59_combout ) # (\PC~60_combout ))))) ) ) ) # ( !\PC~58_combout  
// & ( \PC~55_combout  & ( (!\PC~61_combout  & ((!\PC~60_combout  & ((\PC~62_combout ))) # (\PC~60_combout  & (\PC~59_combout  & !\PC~62_combout )))) # (\PC~61_combout  & (!\PC~59_combout  & ((!\PC~62_combout )))) ) ) ) # ( \PC~58_combout  & ( 
// !\PC~55_combout  & ( (!\PC~59_combout  & (!\PC~61_combout  & (!\PC~60_combout  $ (\PC~62_combout )))) # (\PC~59_combout  & ((!\PC~62_combout  & ((\PC~60_combout ))) # (\PC~62_combout  & (\PC~61_combout )))) ) ) ) # ( !\PC~58_combout  & ( !\PC~55_combout  
// & ( (!\PC~61_combout  & ((!\PC~59_combout  & (\PC~60_combout  & !\PC~62_combout )) # (\PC~59_combout  & (!\PC~60_combout  $ (\PC~62_combout ))))) # (\PC~61_combout  & (!\PC~59_combout  & (!\PC~60_combout ))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~58_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h6842831946A09245;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N24
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \imem~37_combout  & ( (!\PC~56_combout  & !\PC~57_combout ) ) ) # ( !\imem~37_combout  & ( (!\PC~56_combout  & (!\PC~57_combout  & \imem~29_combout )) ) )

	.dataa(!\PC~56_combout ),
	.datab(!\PC~57_combout ),
	.datac(!\imem~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h0808080888888888;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N51
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( !\PC~58_combout  & ( (!\PC~59_combout  & (!\PC~60_combout  $ (!\PC~61_combout ))) # (\PC~59_combout  & (!\PC~60_combout  & !\PC~61_combout )) ) )

	.dataa(gnd),
	.datab(!\PC~59_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~61_combout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h3CC03CC000000000;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( \PC~62_combout  & ( \PC~55_Duplicate_72  & ( (!\PC~60_combout  & (!\PC~58_combout  & ((\PC~59_combout ) # (\PC~61_combout )))) # (\PC~60_combout  & (!\PC~61_combout  & (!\PC~58_combout  $ (!\PC~59_combout )))) ) ) ) # ( 
// !\PC~62_combout  & ( \PC~55_Duplicate_72  & ( (!\PC~60_combout  & (((\PC~58_combout  & !\PC~59_combout )))) # (\PC~60_combout  & (\PC~61_combout  & (!\PC~58_combout  & \PC~59_combout ))) ) ) ) # ( \PC~62_combout  & ( !\PC~55_Duplicate_72  & ( 
// (!\PC~60_combout  & (\PC~58_combout  & (!\PC~61_combout  $ (!\PC~59_combout )))) # (\PC~60_combout  & (((!\PC~61_combout  & !\PC~59_combout )) # (\PC~58_combout ))) ) ) ) # ( !\PC~62_combout  & ( !\PC~55_Duplicate_72  & ( (!\PC~60_combout  & 
// (\PC~59_combout  & (!\PC~61_combout  $ (\PC~58_combout )))) # (\PC~60_combout  & (\PC~58_combout  & (!\PC~61_combout  $ (\PC~59_combout )))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~55_Duplicate_72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h0483470D0A1024E0;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N24
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \imem~102_combout  & ( \imem~103_combout  & ( (\imem~31_combout  & ((!\PC~57_Duplicate_71 ) # (\imem~33_combout ))) ) ) ) # ( !\imem~102_combout  & ( \imem~103_combout  & ( (\imem~31_combout  & !\PC~57_Duplicate_71 ) ) ) ) # ( 
// \imem~102_combout  & ( !\imem~103_combout  & ( (\imem~31_combout  & \imem~33_combout ) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(gnd),
	.datac(!\imem~33_combout ),
	.datad(!\PC~57_Duplicate_71 ),
	.datae(!\imem~102_combout ),
	.dataf(!\imem~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h0000050555005505;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N24
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( \PC~59_combout  & ( \PC~57_combout  & ( ((!\PC~61_combout  & ((\PC~58_combout ))) # (\PC~61_combout  & ((!\PC~60_combout ) # (!\PC~58_combout )))) # (\PC~62_combout ) ) ) ) # ( !\PC~59_combout  & ( \PC~57_combout  & ( 
// ((!\PC~62_combout  & ((\PC~61_combout ) # (\PC~60_combout ))) # (\PC~62_combout  & ((!\PC~60_combout ) # (!\PC~61_combout )))) # (\PC~58_combout ) ) ) )

	.dataa(!\PC~62_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~58_combout ),
	.datae(!\PC~59_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'h000000007EFF5FFD;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N6
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( \PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~58_combout ) # ((!\PC~60_combout  $ (\PC~61_combout )) # (\PC~59_combout )) ) ) ) # ( !\PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~61_combout ) # (!\PC~60_combout  $ 
// (((!\PC~59_combout ) # (\PC~58_combout )))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'hDDEDF9FF00000000;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N36
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( \PC~60_combout  & ( !\PC~57_combout  & ( (!\PC~59_combout  & ((!\PC~58_combout  & (\PC~61_combout )) # (\PC~58_combout  & ((\PC~62_combout ))))) # (\PC~59_combout  & (((!\PC~62_combout )) # (\PC~61_combout ))) ) ) ) # ( 
// !\PC~60_combout  & ( !\PC~57_combout  & ( (!\PC~61_combout  & ((!\PC~58_combout ) # ((!\PC~59_combout ) # (!\PC~62_combout )))) # (\PC~61_combout  & (!\PC~59_combout  $ (((!\PC~58_combout ) # (\PC~62_combout ))))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~59_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'hBEAD4F7500000000;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N27
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( !\PC~62_combout  & ( (\PC~57_combout  & (!\PC~60_combout  & !\PC~58_combout )) ) )

	.dataa(gnd),
	.datab(!\PC~57_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~58_combout ),
	.datae(gnd),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h3000300000000000;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N6
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( \imem~119_combout  & ( \imem~8_combout  & ( (!\PC~56_combout  & (\PC~55_combout  & ((!\imem~120_combout )))) # (\PC~56_combout  & (!\PC~55_combout  & (!\imem~118_combout ))) ) ) ) # ( !\imem~119_combout  & ( \imem~8_combout  & ( 
// (!\PC~56_combout  & ((!\PC~55_combout ) # ((!\imem~120_combout )))) # (\PC~56_combout  & (!\PC~55_combout  & (!\imem~118_combout ))) ) ) ) # ( \imem~119_combout  & ( !\imem~8_combout  & ( (!\PC~56_combout  & (\PC~55_combout  & ((!\imem~120_combout )))) # 
// (\PC~56_combout  & (((!\imem~118_combout )) # (\PC~55_combout ))) ) ) ) # ( !\imem~119_combout  & ( !\imem~8_combout  & ( (!\PC~56_combout  & ((!\PC~55_combout ) # ((!\imem~120_combout )))) # (\PC~56_combout  & (((!\imem~118_combout )) # (\PC~55_combout 
// ))) ) ) )

	.dataa(!\PC~56_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\imem~118_combout ),
	.datad(!\imem~120_combout ),
	.datae(!\imem~119_combout ),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'hFBD97351EAC86240;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N30
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( \imem~121_combout  ) # ( !\imem~121_combout  & ( ((\PC~64_combout ) # (\PC~65_combout )) # (\PC~2_combout ) ) )

	.dataa(gnd),
	.datab(!\PC~2_combout ),
	.datac(!\PC~65_combout ),
	.datad(!\PC~64_combout ),
	.datae(gnd),
	.dataf(!\imem~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N48
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( \PC~62_combout  & ( \PC~55_combout  & ( (!\PC~61_combout  & (((\PC~60_combout )))) # (\PC~61_combout  & (!\PC~59_combout  & (!\PC~58_combout  $ (!\PC~60_combout )))) ) ) ) # ( !\PC~62_combout  & ( \PC~55_combout  & ( (\PC~61_combout 
//  & ((!\PC~58_combout  & (!\PC~60_combout  & !\PC~59_combout )) # (\PC~58_combout  & ((\PC~59_combout ))))) ) ) ) # ( \PC~62_combout  & ( !\PC~55_combout  & ( (!\PC~60_combout  & (!\PC~58_combout  $ ((!\PC~61_combout )))) # (\PC~60_combout  & 
// (!\PC~58_combout  & (!\PC~61_combout  & \PC~59_combout ))) ) ) ) # ( !\PC~62_combout  & ( !\PC~55_combout  & ( (!\PC~58_combout  & (\PC~60_combout  & ((!\PC~59_combout )))) # (\PC~58_combout  & ((!\PC~59_combout  & ((\PC~61_combout ))) # (\PC~59_combout  
// & (!\PC~60_combout )))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'h2744486808053630;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N54
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( !\PC~55_combout  & ( \PC~62_combout  & ( (!\PC~60_combout  & ((!\PC~59_combout  $ (\PC~61_combout )) # (\PC~58_combout ))) # (\PC~60_combout  & (!\PC~59_combout  & ((!\PC~58_combout ) # (!\PC~61_combout )))) ) ) ) # ( \PC~55_combout 
//  & ( !\PC~62_combout  & ( (!\PC~60_combout  & (!\PC~58_combout  & ((\PC~61_combout ) # (\PC~59_combout )))) ) ) ) # ( !\PC~55_combout  & ( !\PC~62_combout  & ( (!\PC~58_combout  & (\PC~61_combout  & ((!\PC~59_combout ) # (\PC~60_combout )))) # 
// (\PC~58_combout  & (!\PC~59_combout  $ (((!\PC~60_combout ) # (\PC~61_combout ))))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~61_combout ),
	.datae(!\PC~55_combout ),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h06D320A0CE6A0000;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N33
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( \imem~123_combout  & ( (!\imem~31_combout ) # ((\imem~124_combout  & !\PC~57_combout )) ) ) # ( !\imem~123_combout  & ( ((!\imem~31_combout ) # (\PC~57_combout )) # (\imem~124_combout ) ) )

	.dataa(!\imem~124_combout ),
	.datab(gnd),
	.datac(!\PC~57_combout ),
	.datad(!\imem~31_combout ),
	.datae(gnd),
	.dataf(!\imem~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "off";
defparam \imem~125 .lut_mask = 64'hFF5FFF5FFF50FF50;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N0
cyclonev_lcell_comb \imem~127 (
// Equation(s):
// \imem~127_combout  = ( \PC~61_combout  & ( \PC~55_combout  & ( (\PC~59_combout  & (!\PC~58_combout  & !\PC~62_combout )) ) ) ) # ( !\PC~61_combout  & ( \PC~55_combout  & ( (\PC~60_combout  & ((!\PC~62_combout  & (!\PC~59_combout )) # (\PC~62_combout  & 
// ((!\PC~58_combout ))))) ) ) ) # ( \PC~61_combout  & ( !\PC~55_combout  & ( (!\PC~58_combout  & (\PC~60_combout  & ((!\PC~62_combout ) # (\PC~59_combout )))) # (\PC~58_combout  & (!\PC~59_combout )) ) ) ) # ( !\PC~61_combout  & ( !\PC~55_combout  & ( 
// (!\PC~59_combout  & (\PC~58_combout  & (!\PC~60_combout  $ (!\PC~62_combout )))) # (\PC~59_combout  & (\PC~62_combout  & ((!\PC~60_combout ) # (\PC~58_combout )))) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~127 .extended_lut = "off";
defparam \imem~127 .lut_mask = 64'h024D3A1A22305000;
defparam \imem~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N24
cyclonev_lcell_comb \imem~126 (
// Equation(s):
// \imem~126_combout  = ( !\PC~55_combout  & ( \PC~62_combout  & ( (!\PC~61_combout  & ((!\PC~59_combout ) # ((\PC~60_combout  & !\PC~58_combout )))) # (\PC~61_combout  & ((!\PC~60_combout ) # ((\PC~58_combout )))) ) ) ) # ( \PC~55_combout  & ( 
// !\PC~62_combout  & ( (!\PC~60_combout  & !\PC~58_combout ) ) ) ) # ( !\PC~55_combout  & ( !\PC~62_combout  & ( (!\PC~58_combout  & ((!\PC~59_combout  & ((\PC~61_combout ))) # (\PC~59_combout  & (\PC~60_combout )))) # (\PC~58_combout  & (((!\PC~61_combout 
// )) # (\PC~60_combout ))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~55_combout ),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~126 .extended_lut = "off";
defparam \imem~126 .lut_mask = 64'h3D5DA0A0EF630000;
defparam \imem~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N45
cyclonev_lcell_comb \imem~128 (
// Equation(s):
// \imem~128_combout  = ( \imem~126_combout  & ( (!\imem~31_combout ) # ((!\PC~57_combout  & \imem~127_combout )) ) ) # ( !\imem~126_combout  & ( ((!\imem~31_combout ) # (\imem~127_combout )) # (\PC~57_combout ) ) )

	.dataa(gnd),
	.datab(!\PC~57_combout ),
	.datac(!\imem~31_combout ),
	.datad(!\imem~127_combout ),
	.datae(gnd),
	.dataf(!\imem~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~128 .extended_lut = "off";
defparam \imem~128 .lut_mask = 64'hF3FFF3FFF0FCF0FC;
defparam \imem~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N3
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \Add2~17_sumout  ) + ( (((\imem~128_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~34  ))
// \Add0~42  = CARRY(( \Add2~17_sumout  ) + ( (((\imem~128_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~34  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\imem~128_combout ),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h00008000000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N6
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \Add2~9_sumout  ) + ( (((\imem~125_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( \Add2~9_sumout  ) + ( (((\imem~125_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~42  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\imem~125_combout ),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h00008000000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N9
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( (((\imem~122_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add2~1_sumout  ) + ( \Add0~38  ))
// \Add0~46  = CARRY(( (((\imem~122_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add2~1_sumout  ) + ( \Add0~38  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\imem~122_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N12
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \Add2~13_sumout  ) + ( (((\imem~117_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~46  ))
// \Add0~30  = CARRY(( \Add2~13_sumout  ) + ( (((\imem~117_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~46  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\imem~117_combout ),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h00008000000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N15
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \Add2~5_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~104_combout ))) ) + ( \Add0~30  ))
// \Add0~54  = CARRY(( \Add2~5_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~104_combout ))) ) + ( \Add0~30  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N16
dffeas \PC~55_OTERM527_NEW_REG634 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~55_OTERM527_OTERM635 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~55_OTERM527_NEW_REG634 .is_wysiwyg = "true";
defparam \PC~55_OTERM527_NEW_REG634 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N59
dffeas \PC~62_OTERM541_OTERM679_NEW_REG846 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[7]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~62_OTERM541_OTERM679_OTERM847 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~62_OTERM541_OTERM679_NEW_REG846 .is_wysiwyg = "true";
defparam \PC~62_OTERM541_OTERM679_NEW_REG846 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \PC~62_OTERM541_OTERM679_NEW_REG802 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~62_OTERM541_OTERM679_OTERM803 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~62_OTERM541_OTERM679_NEW_REG802 .is_wysiwyg = "true";
defparam \PC~62_OTERM541_OTERM679_NEW_REG802 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( \PC~58_combout  & ( \PC~55_combout  ) ) # ( !\PC~58_combout  & ( \PC~55_combout  & ( (((\PC~61_combout  & !\PC~59_combout )) # (\PC~60_combout )) # (\PC~62_combout ) ) ) ) # ( \PC~58_combout  & ( !\PC~55_combout  & ( (!\PC~60_combout 
//  & (!\PC~61_combout  $ (((!\PC~59_combout ) # (\PC~62_combout ))))) # (\PC~60_combout  & ((!\PC~61_combout  & (!\PC~62_combout )) # (\PC~61_combout  & ((!\PC~59_combout ))))) ) ) ) # ( !\PC~58_combout  & ( !\PC~55_combout  & ( (!\PC~59_combout  & 
// (!\PC~62_combout  & (\PC~60_combout ))) # (\PC~59_combout  & (\PC~61_combout  & ((!\PC~60_combout ) # (\PC~62_combout )))) ) ) )

	.dataa(!\PC~62_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~58_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h220D2FA47F77FFFF;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N45
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( \PC~62_combout  & ( (!\PC~55_combout  & (!\PC~61_combout  & \PC~59_combout )) ) ) # ( !\PC~62_combout  & ( (\PC~55_combout  & (\PC~61_combout  & \PC~59_combout )) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\PC~61_combout ),
	.datac(gnd),
	.datad(!\PC~59_combout ),
	.datae(gnd),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h0011001100880088;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( \PC~62_combout  & ( (!\PC~59_combout  & (!\PC~61_combout  & \PC~55_combout )) # (\PC~59_combout  & (\PC~61_combout )) ) ) # ( !\PC~62_combout  & ( (!\PC~59_combout  & ((\PC~55_combout ) # (\PC~61_combout ))) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h2A2A2A2A19191919;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \imem~77_combout  & ( (!\PC~58_combout  & (!\PC~57_combout  & ((\imem~76_combout ) # (\PC~60_combout )))) ) ) # ( !\imem~77_combout  & ( (!\PC~60_combout  & (!\PC~58_combout  & (!\PC~57_combout  & \imem~76_combout ))) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~57_combout ),
	.datad(!\imem~76_combout ),
	.datae(gnd),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h0080008040C040C0;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N9
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \imem~0_combout  & ( !\PC~57_combout  $ (\PC~56_Duplicate_68 ) ) )

	.dataa(!\PC~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~56_Duplicate_68 ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h00000000AA55AA55;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N36
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( \PC~62_combout  & ( (\PC~55_combout  & (!\PC~61_combout  & \PC~59_combout )) ) ) # ( !\PC~62_combout  & ( (\PC~55_combout  & (!\PC~61_combout  & !\PC~59_combout )) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h4040404004040404;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \imem~135 (
// Equation(s):
// \imem~135_combout  = ( !\PC~57_combout  & ( ((!\imem~62_combout ) # ((\PC~60_combout  & (\PC~58_combout  & \imem~79_combout )))) # (\imem~78_combout ) ) ) # ( \PC~57_combout  & ( ((((!\imem~62_combout ) # (\imem~78_combout )) # (\imem~75_combout ))) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\imem~75_combout ),
	.datad(!\imem~78_combout ),
	.datae(!\PC~57_combout ),
	.dataf(!\imem~62_combout ),
	.datag(!\imem~79_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~135 .extended_lut = "on";
defparam \imem~135 .lut_mask = 64'hFFFFFFFF01FF0FFF;
defparam \imem~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N42
cyclonev_lcell_comb \imem~88_Duplicate_189 (
// Equation(s):
// \imem~88_Duplicate_190  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(!\imem~74_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_190 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_189 .extended_lut = "off";
defparam \imem~88_Duplicate_189 .lut_mask = 64'h000000FF000000FF;
defparam \imem~88_Duplicate_189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( !\imem~27_combout  & ( (!\imem~30_combout  & !\imem~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~30_combout ),
	.datad(!\imem~24_combout ),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'hF000F00000000000;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N21
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Selector11~0_combout  & ( (\imem~19_combout  & \imem~35_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~19_combout ),
	.datad(!\imem~35_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h00000000000F000F;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \alufunc_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4] .is_wysiwyg = "true";
defparam \alufunc_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N18
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( \PC~61_combout  & ( \PC~59_combout  & ( (!\PC~55_combout  & (((\PC~58_combout )) # (\PC~60_combout ))) # (\PC~55_combout  & ((!\PC~60_combout  & (!\PC~58_combout  & !\PC~62_combout )) # (\PC~60_combout  & (\PC~58_combout  & 
// \PC~62_combout )))) ) ) ) # ( !\PC~61_combout  & ( \PC~59_combout  & ( (!\PC~55_combout  & (!\PC~60_combout  $ (((\PC~58_combout  & !\PC~62_combout ))))) # (\PC~55_combout  & ((!\PC~60_combout  & ((\PC~62_combout ))) # (\PC~60_combout  & (!\PC~58_combout 
// )))) ) ) ) # ( \PC~61_combout  & ( !\PC~59_combout  & ( (!\PC~55_combout  & (\PC~60_combout  & (!\PC~58_combout  $ (\PC~62_combout )))) ) ) ) # ( !\PC~61_combout  & ( !\PC~59_combout  & ( (!\PC~62_combout  & (!\PC~55_combout  $ (((\PC~58_combout ) # 
// (\PC~60_combout ))))) # (\PC~62_combout  & ((!\PC~60_combout  & (\PC~55_combout  & !\PC~58_combout )) # (\PC~60_combout  & ((\PC~58_combout ))))) ) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h9543200292DC6A2B;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N30
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \PC~58_combout  & ( (\PC~60_combout  & (!\PC~59_combout  & \PC~61_combout )) ) ) # ( !\PC~58_combout  & ( (!\PC~59_combout  & (!\PC~60_combout  $ (!\PC~61_combout ))) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h4848484804040404;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N12
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \PC~57_combout  & ( (\imem~31_combout  & (\imem~39_combout  & \imem~33_combout )) ) ) # ( !\PC~57_combout  & ( (\imem~31_combout  & (((\imem~39_combout  & \imem~33_combout )) # (\imem~40_combout ))) ) )

	.dataa(!\imem~40_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~39_combout ),
	.datad(!\imem~33_combout ),
	.datae(gnd),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h1113111300030003;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N15
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \imem~38_combout  & ( !\imem~30_combout  ) ) # ( !\imem~38_combout  & ( (!\imem~24_combout  & (((\imem~41_combout  & \imem~19_combout )) # (\imem~30_combout ))) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~41_combout ),
	.datac(!\imem~19_combout ),
	.datad(!\imem~24_combout ),
	.datae(gnd),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h57005700AAAAAAAA;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N16
dffeas \alufunc_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N54
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( \PC~62_combout  & ( \PC~55_combout  & ( (!\PC~59_combout  & (!\PC~61_combout  & ((!\PC~60_combout ) # (\PC~58_combout )))) # (\PC~59_combout  & ((!\PC~61_combout  & ((!\PC~58_combout ))) # (\PC~61_combout  & (\PC~60_combout  & 
// \PC~58_combout )))) ) ) ) # ( !\PC~62_combout  & ( \PC~55_combout  & ( (!\PC~61_combout  & (!\PC~60_combout  $ (((\PC~59_combout  & !\PC~58_combout ))))) ) ) ) # ( \PC~62_combout  & ( !\PC~55_combout  & ( (!\PC~59_combout  & (!\PC~60_combout  $ 
// (((\PC~58_combout ) # (\PC~61_combout ))))) # (\PC~59_combout  & (\PC~58_combout  & ((!\PC~60_combout ) # (\PC~61_combout )))) ) ) ) # ( !\PC~62_combout  & ( !\PC~55_combout  & ( (!\PC~61_combout  & ((!\PC~60_combout  & ((!\PC~58_combout ))) # 
// (\PC~60_combout  & (\PC~59_combout  & \PC~58_combout )))) # (\PC~61_combout  & (\PC~59_combout )) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~58_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'hC515826790C0D0A1;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N30
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~34_combout  & ( \imem~31_Duplicate_236  ) ) # ( !\imem~34_combout  & ( (!\PC~57_combout  & (\imem~48_combout  & \imem~31_Duplicate_236 )) ) )

	.dataa(gnd),
	.datab(!\PC~57_combout ),
	.datac(!\imem~48_combout ),
	.datad(!\imem~31_Duplicate_236 ),
	.datae(gnd),
	.dataf(!\imem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h000C000C00FF00FF;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N3
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \imem~49_combout  & ( ((\imem~19_combout  & \Selector11~0_combout )) # (\imem~47_combout ) ) ) # ( !\imem~49_combout  & ( \imem~47_combout  ) )

	.dataa(!\imem~19_combout ),
	.datab(gnd),
	.datac(!\imem~47_combout ),
	.datad(!\Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\imem~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N4
dffeas \alufunc_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( !\alufunc_A[1]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[4] & (alufunc_A[5] & !alufunc_A[2])) ) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[5]),
	.datac(gnd),
	.datad(!alufunc_A[2]),
	.datae(!\alufunc_A[1]~DUPLICATE_q ),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h1100000000000000;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N29
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N12
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( !alufunc_A[4] & ( !alufunc_A[0] & ( (alufunc_A[2] & (!alufunc_A[5] & (\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[5]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!alufunc_A[4]),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h0400000000000000;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N9
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( alufunc_A[5] & ( (!alufunc_A[4] & alufunc_A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[4]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h0000000000F000F0;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N14
dffeas \pcpred_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[26] .is_wysiwyg = "true";
defparam \pcpred_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N15
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( !\PC~60_combout  & ( (!\PC~58_combout  & ((!\PC~61_combout ) # (\PC~59_combout ))) ) )

	.dataa(!\PC~59_combout ),
	.datab(gnd),
	.datac(!\PC~61_combout ),
	.datad(!\PC~58_combout ),
	.datae(gnd),
	.dataf(!\PC~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'hF500F50000000000;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( \PC~58_combout  & ( (!\PC~55_combout  & (!\PC~61_combout  & (!\PC~60_combout  & !\PC~57_combout ))) ) ) # ( !\PC~58_combout  & ( (\PC~61_combout  & ((!\PC~60_combout  & ((\PC~57_combout ))) # (\PC~60_combout  & (\PC~55_combout )))) ) 
// )

	.dataa(!\PC~55_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~57_combout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h0131013180008000;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \PC~57_combout  & ( \imem~81_combout  & ( (!\PC~59_combout  & (!\imem~80_combout  & (\PC~55_combout ))) # (\PC~59_combout  & (((!\imem~80_combout  & \PC~55_combout )) # (\PC~62_combout ))) ) ) ) # ( !\PC~57_combout  & ( 
// \imem~81_combout  & ( (\PC~59_combout  & \PC~62_combout ) ) ) ) # ( \PC~57_combout  & ( !\imem~81_combout  & ( (!\imem~80_combout  & \PC~55_combout ) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\imem~80_combout ),
	.datac(!\PC~55_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~57_combout ),
	.dataf(!\imem~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h00000C0C00550C5D;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N33
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( !\PC~59_combout  & ( (\PC~60_combout  & (!\PC~58_combout  & \PC~61_combout )) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h0404040400000000;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N39
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( \imem~85_combout  & ( (\PC~57_combout  & (!\PC~55_combout  $ (\PC~62_combout ))) ) ) # ( !\imem~85_combout  & ( (\PC~55_combout  & (\PC~62_combout  & \PC~57_combout )) ) )

	.dataa(!\PC~55_combout ),
	.datab(gnd),
	.datac(!\PC~62_combout ),
	.datad(!\PC~57_combout ),
	.datae(gnd),
	.dataf(!\imem~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h0005000500A500A5;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( \PC~59_combout  & ( (!\PC~62_combout  & (\PC~60_combout  & !\PC~58_combout )) ) ) # ( !\PC~59_combout  & ( (\PC~58_combout  & (!\PC~62_combout  $ (\PC~60_combout ))) ) )

	.dataa(gnd),
	.datab(!\PC~62_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~58_combout ),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h00C300C30C000C00;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N9
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( !\PC~57_combout  & ( (\PC~61_combout  & (\imem~83_combout  & !\PC~55_combout )) ) )

	.dataa(!\PC~61_combout ),
	.datab(gnd),
	.datac(!\imem~83_combout ),
	.datad(!\PC~55_combout ),
	.datae(gnd),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h0500050000000000;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N9
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( \imem~62_combout  & ( (!\imem~82_combout  & (!\imem~86_combout  & !\imem~84_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~82_combout ),
	.datac(!\imem~86_combout ),
	.datad(!\imem~84_combout ),
	.datae(gnd),
	.dataf(!\imem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h00000000C000C000;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( !\PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~60_combout  & (\PC~58_combout  & ((!\PC~61_combout ) # (\PC~59_combout )))) # (\PC~60_combout  & (\PC~61_combout  & (!\PC~59_combout  & !\PC~58_combout ))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~58_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h04B0000000000000;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( !\PC~58_combout  & ( \PC~57_combout  & ( (!\PC~60_combout  & (!\PC~59_combout  & (\PC~61_combout  & !\PC~62_combout ))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~58_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0000000008000000;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N51
cyclonev_lcell_comb \PC~56_Duplicate_69 (
// Equation(s):
// \PC~56_Duplicate_70  = ( \isnop_A~q  & ( \Add1~49_sumout  & ( (!\PC[31]_OTERM7  & (!\PC[31]_OTERM5~DUPLICATE_q  & (\PC~56_OTERM517_OTERM617 ))) # (\PC[31]_OTERM7  & (((!\PC~56_OTERM517_OTERM615DUPLICATE_q )))) ) ) ) # ( !\isnop_A~q  & ( \Add1~49_sumout  & 
// ( \PC~56_OTERM517_OTERM617  ) ) ) # ( \isnop_A~q  & ( !\Add1~49_sumout  & ( (!\PC[31]_OTERM7  & (((\PC~56_OTERM517_OTERM617 )) # (\PC[31]_OTERM5~DUPLICATE_q ))) # (\PC[31]_OTERM7  & (((!\PC~56_OTERM517_OTERM615DUPLICATE_q )))) ) ) ) # ( !\isnop_A~q  & ( 
// !\Add1~49_sumout  & ( \PC~56_OTERM517_OTERM617  ) ) )

	.dataa(!\PC[31]_OTERM7 ),
	.datab(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datac(!\PC~56_OTERM517_OTERM617 ),
	.datad(!\PC~56_OTERM517_OTERM615DUPLICATE_q ),
	.datae(!\isnop_A~q ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_Duplicate_70 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56_Duplicate_69 .extended_lut = "off";
defparam \PC~56_Duplicate_69 .lut_mask = 64'h0F0F7F2A0F0F5D08;
defparam \PC~56_Duplicate_69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \PC~59_combout  & ( \PC~57_combout  & ( (!\PC~62_combout  & (!\PC~60_combout  & (\PC~61_combout  & \PC~58_combout ))) # (\PC~62_combout  & ((!\PC~60_combout  $ (!\PC~58_combout )) # (\PC~61_combout ))) ) ) ) # ( !\PC~59_combout  & ( 
// \PC~57_combout  & ( (!\PC~60_combout  & (\PC~62_combout  & ((\PC~58_combout )))) # (\PC~60_combout  & (((\PC~62_combout  & \PC~58_combout )) # (\PC~61_combout ))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~58_combout ),
	.datae(!\PC~59_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h000000000537132B;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( \PC~59_combout  & ( !\PC~57_combout  & ( (\PC~60_combout  & (\PC~61_combout  & (!\PC~58_combout  $ (!\PC~62_combout )))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~59_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h0000010400000000;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( \imem~66_combout  & ( \imem~69_combout  & ( (!\PC~55_combout  & (((\PC~56_Duplicate_70 )) # (\imem~67_combout ))) # (\PC~55_combout  & (((!\PC~56_Duplicate_70 ) # (\imem~68_combout )))) ) ) ) # ( !\imem~66_combout  & ( 
// \imem~69_combout  & ( (!\PC~55_combout  & (\imem~67_combout  & ((!\PC~56_Duplicate_70 )))) # (\PC~55_combout  & (((!\PC~56_Duplicate_70 ) # (\imem~68_combout )))) ) ) ) # ( \imem~66_combout  & ( !\imem~69_combout  & ( (!\PC~55_combout  & 
// (((\PC~56_Duplicate_70 )) # (\imem~67_combout ))) # (\PC~55_combout  & (((\imem~68_combout  & \PC~56_Duplicate_70 )))) ) ) ) # ( !\imem~66_combout  & ( !\imem~69_combout  & ( (!\PC~55_combout  & (\imem~67_combout  & ((!\PC~56_Duplicate_70 )))) # 
// (\PC~55_combout  & (((\imem~68_combout  & \PC~56_Duplicate_70 )))) ) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\imem~68_combout ),
	.datad(!\PC~56_Duplicate_70 ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h220522AF770577AF;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \imem~70_combout  & ( (!\imem~0_combout  & (!\imem~135_combout  & \imem~87_combout )) ) ) # ( !\imem~70_combout  & ( (!\imem~135_combout  & (\imem~87_combout  & ((!\imem~0_combout ) # (!\imem~74_combout )))) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\imem~135_combout ),
	.datac(!\imem~87_combout ),
	.datad(!\imem~74_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0C080C0808080808;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N16
dffeas \aluin2_A[4]_NEW_REG304 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[4]_OTERM305 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4]_NEW_REG304 .is_wysiwyg = "true";
defparam \aluin2_A[4]_NEW_REG304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N12
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \PC~60_combout  & ( \PC~59_combout  & ( (!\PC~62_combout  & (\PC~55_combout  & ((!\PC~61_combout ) # (!\PC~58_combout )))) # (\PC~62_combout  & (((\PC~58_combout )))) ) ) ) # ( !\PC~60_combout  & ( \PC~59_combout  & ( 
// (!\PC~58_combout  & ((!\PC~61_combout  & ((\PC~55_combout ))) # (\PC~61_combout  & ((!\PC~62_combout ) # (!\PC~55_combout ))))) # (\PC~58_combout  & (((!\PC~62_combout  & !\PC~55_combout )))) ) ) ) # ( \PC~60_combout  & ( !\PC~59_combout  & ( 
// (!\PC~61_combout  & (!\PC~55_combout  & ((!\PC~58_combout ) # (!\PC~62_combout )))) # (\PC~61_combout  & ((!\PC~58_combout  & (!\PC~62_combout )) # (\PC~58_combout  & (\PC~62_combout  & \PC~55_combout )))) ) ) ) # ( !\PC~60_combout  & ( !\PC~59_combout  & 
// ( (!\PC~62_combout  & ((!\PC~61_combout  & (\PC~58_combout  & \PC~55_combout )) # (\PC~61_combout  & (!\PC~58_combout  & !\PC~55_combout )))) # (\PC~62_combout  & ((!\PC~58_combout  $ (!\PC~55_combout )))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~62_combout ),
	.datad(!\PC~55_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h432CE84174C803E3;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N18
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( !\PC~62_combout  & ( \PC~55_combout  & ( (!\PC~60_combout  & !\PC~58_combout ) ) ) ) # ( \PC~62_combout  & ( !\PC~55_combout  & ( (!\PC~59_combout  & ((!\PC~61_combout  & (!\PC~60_combout  & \PC~58_combout )) # (\PC~61_combout  & 
// ((!\PC~58_combout ))))) # (\PC~59_combout  & ((!\PC~60_combout ) # (!\PC~61_combout  $ (!\PC~58_combout )))) ) ) ) # ( !\PC~62_combout  & ( !\PC~55_combout  & ( (!\PC~59_combout  & ((!\PC~60_combout  $ (!\PC~58_combout )))) # (\PC~59_combout  & 
// ((!\PC~60_combout  & ((!\PC~58_combout ))) # (\PC~60_combout  & ((!\PC~61_combout ) # (\PC~58_combout ))))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~58_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h3EC375B2F0000000;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N42
cyclonev_lcell_comb \imem~13_Duplicate (
// Equation(s):
// \imem~13_Duplicate_144  = ( \imem~0_combout  & ( \imem~11_combout  & ( (!\PC~57_combout  & (!\imem~12_combout  & !\PC~56_Duplicate_68 )) # (\PC~57_combout  & ((\PC~56_Duplicate_68 ))) ) ) ) # ( \imem~0_combout  & ( !\imem~11_combout  & ( (!\PC~57_combout  
// & (!\imem~12_combout  & !\PC~56_Duplicate_68 )) ) ) )

	.dataa(!\PC~57_combout ),
	.datab(gnd),
	.datac(!\imem~12_combout ),
	.datad(!\PC~56_Duplicate_68 ),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_Duplicate_144 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13_Duplicate .extended_lut = "off";
defparam \imem~13_Duplicate .lut_mask = 64'h0000A0000000A055;
defparam \imem~13_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \destreg_D[2]~6_OTERM929_NEW_REG1042 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~13_Duplicate_144 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_D[2]~6_OTERM929_OTERM1043 ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_D[2]~6_OTERM929_NEW_REG1042 .is_wysiwyg = "true";
defparam \destreg_D[2]~6_OTERM929_NEW_REG1042 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \aluin2_A~29_OTERM597_NEW_REG758 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~29_OTERM597_OTERM759 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~29_OTERM597_NEW_REG758 .is_wysiwyg = "true";
defparam \aluin2_A~29_OTERM597_NEW_REG758 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N3
cyclonev_lcell_comb \destreg_D[2]~6 (
// Equation(s):
// \destreg_D[2]~6_combout  = ( \destreg_D[2]~6_OTERM929_OTERM1043  & ( \aluin2_A~29_OTERM597_OTERM759  & ( (\destreg_D[0]~3_combout  & wrreg_A_OTERM899) ) ) ) # ( !\destreg_D[2]~6_OTERM929_OTERM1043  & ( \aluin2_A~29_OTERM597_OTERM759  & ( (wrreg_A_OTERM899 
// & ((!wrreg_A_OTERM901) # (\destreg_D[0]~3_combout ))) ) ) ) # ( \destreg_D[2]~6_OTERM929_OTERM1043  & ( !\aluin2_A~29_OTERM597_OTERM759  & ( (\destreg_D[0]~3_combout  & (wrreg_A_OTERM899 & !\aluin2_A[4]_OTERM305 )) ) ) ) # ( 
// !\destreg_D[2]~6_OTERM929_OTERM1043  & ( !\aluin2_A~29_OTERM597_OTERM759  & ( (wrreg_A_OTERM899 & ((!wrreg_A_OTERM901) # ((\destreg_D[0]~3_combout  & !\aluin2_A[4]_OTERM305 )))) ) ) )

	.dataa(!\destreg_D[0]~3_combout ),
	.datab(!wrreg_A_OTERM899),
	.datac(!\aluin2_A[4]_OTERM305 ),
	.datad(!wrreg_A_OTERM901),
	.datae(!\destreg_D[2]~6_OTERM929_OTERM1043 ),
	.dataf(!\aluin2_A~29_OTERM597_OTERM759 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[2]~6 .extended_lut = "off";
defparam \destreg_D[2]~6 .lut_mask = 64'h3310101033111111;
defparam \destreg_D[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N9
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \imem~70_combout  & ( !\imem~0_combout  $ (!\destreg_D[2]~6_combout ) ) ) # ( !\imem~70_combout  & ( \destreg_D[2]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!\destreg_D[2]~6_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N54
cyclonev_lcell_comb \stall~0_Duplicate_7 (
// Equation(s):
// \stall~0_Duplicate_8  = ( \Equal0~0_combout  & ( \Equal1~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal0~0_combout  & ( \Equal1~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & 
// \rt_match_A~1_combout )) ) ) ) # ( \Equal0~0_combout  & ( !\Equal1~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal0~0_combout  & ( !\Equal1~0_combout  & ( (\ldmem_D~1_combout  & (((!\Equal4~0_combout 
//  & \rt_match_A~1_combout )) # (\rs_match_A~1_combout ))) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\rs_match_A~1_combout ),
	.datac(!\Equal4~0_combout ),
	.datad(!\rt_match_A~1_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_8 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_7 .extended_lut = "off";
defparam \stall~0_Duplicate_7 .lut_mask = 64'h1151005000500050;
defparam \stall~0_Duplicate_7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N30
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \stall~0_Duplicate_8  & ( \Selector52~21_Duplicate_27  & ( \PC~31_combout  ) ) ) # ( !\stall~0_Duplicate_8  & ( \Selector52~21_Duplicate_27  & ( \Add2~45_sumout  ) ) ) # ( \stall~0_Duplicate_8  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & ((\PC~31_combout ))) # (\mispred~0_combout  & (pcpred_A[26])) ) ) ) # ( !\stall~0_Duplicate_8  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~45_sumout ))) # (\mispred~0_combout  & (pcpred_A[26])) ) ) )

	.dataa(!pcpred_A[26]),
	.datab(!\Add2~45_sumout ),
	.datac(!\mispred~0_combout ),
	.datad(!\PC~31_combout ),
	.datae(!\stall~0_Duplicate_8 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h353505F5333300FF;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N32
dffeas \PC[26]_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]_NEW_REG38 .is_wysiwyg = "true";
defparam \PC[26]_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \pcpred_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[25] .is_wysiwyg = "true";
defparam \pcpred_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N48
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \stall~0_Duplicate_8  & ( \Selector52~21_Duplicate_27  & ( \PC~33_combout  ) ) ) # ( !\stall~0_Duplicate_8  & ( \Selector52~21_Duplicate_27  & ( \Add2~49_sumout  ) ) ) # ( \stall~0_Duplicate_8  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~33_combout )) # (\mispred~0_combout  & ((pcpred_A[25]))) ) ) ) # ( !\stall~0_Duplicate_8  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~49_sumout ))) # (\mispred~0_combout  & (pcpred_A[25])) ) ) )

	.dataa(!\PC~33_combout ),
	.datab(!pcpred_A[25]),
	.datac(!\mispred~0_combout ),
	.datad(!\Add2~49_sumout ),
	.datae(!\stall~0_Duplicate_8 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h03F3535300FF5555;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N50
dffeas \PC[25]_NEW_REG44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[25]_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25]_NEW_REG44 .is_wysiwyg = "true";
defparam \PC[25]_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N8
dffeas \pcpred_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[24] .is_wysiwyg = "true";
defparam \pcpred_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N48
cyclonev_lcell_comb \stall~0_Duplicate_3 (
// Equation(s):
// \stall~0_Duplicate_4  = ( \Equal0~0_combout  & ( \rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & !\Equal4~0_combout ) ) ) ) # ( !\Equal0~0_combout  & ( \rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & ((!\Equal4~0_combout ) # ((\rs_match_A~1_combout  & 
// !\Equal1~0_combout )))) ) ) ) # ( !\Equal0~0_combout  & ( !\rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & (\rs_match_A~1_combout  & !\Equal1~0_combout )) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\rs_match_A~1_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(!\Equal4~0_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\rt_match_A~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_4 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_3 .extended_lut = "off";
defparam \stall~0_Duplicate_3 .lut_mask = 64'h1010000055105500;
defparam \stall~0_Duplicate_3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N42
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( \stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \PC~35_combout  ) ) ) # ( !\stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \Add2~53_sumout  ) ) ) # ( \stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~35_combout )) # (\mispred~0_combout  & ((pcpred_A[24]))) ) ) ) # ( !\stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~53_sumout ))) # (\mispred~0_combout  & (pcpred_A[24])) ) ) )

	.dataa(!\PC~35_combout ),
	.datab(!\mispred~0_combout ),
	.datac(!pcpred_A[24]),
	.datad(!\Add2~53_sumout ),
	.datae(!\stall~0_Duplicate_4 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h03CF474700FF5555;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N43
dffeas \PC[24]_NEW_REG50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[24]_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24]_NEW_REG50 .is_wysiwyg = "true";
defparam \PC[24]_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N59
dffeas \pcpred_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[21] .is_wysiwyg = "true";
defparam \pcpred_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N42
cyclonev_lcell_comb \stall~0_Duplicate_11 (
// Equation(s):
// \stall~0_Duplicate_12  = ( \Equal1~0_combout  & ( \rt_match_A~1_combout  & ( (!\Equal4~0_combout  & \ldmem_D~1_combout ) ) ) ) # ( !\Equal1~0_combout  & ( \rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & ((!\Equal4~0_combout ) # ((\rs_match_A~1_combout  
// & !\Equal0~0_combout )))) ) ) ) # ( !\Equal1~0_combout  & ( !\rt_match_A~1_combout  & ( (\rs_match_A~1_combout  & (\ldmem_D~1_combout  & !\Equal0~0_combout )) ) ) )

	.dataa(!\rs_match_A~1_combout ),
	.datab(!\Equal4~0_combout ),
	.datac(!\ldmem_D~1_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\rt_match_A~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_12 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_11 .extended_lut = "off";
defparam \stall~0_Duplicate_11 .lut_mask = 64'h050000000D0C0C0C;
defparam \stall~0_Duplicate_11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N42
cyclonev_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( \PC~41_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\PC~41_combout ))) # (\mispred~0_combout  & (pcpred_A[21])) ) 
// ) ) # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( \Add2~65_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\Add2~65_sumout ))) # (\mispred~0_combout  & (pcpred_A[21])) ) ) )

	.dataa(!pcpred_A[21]),
	.datab(!\mispred~0_combout ),
	.datac(!\PC~41_combout ),
	.datad(!\Add2~65_sumout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~40 .extended_lut = "off";
defparam \PC~40 .lut_mask = 64'h11DD00FF1D1D0F0F;
defparam \PC~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N44
dffeas \PC[21]_NEW_REG68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[21]_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21]_NEW_REG68 .is_wysiwyg = "true";
defparam \PC[21]_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N56
dffeas \pcpred_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[20] .is_wysiwyg = "true";
defparam \pcpred_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N6
cyclonev_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( \PC~43_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\PC~43_combout ))) # (\mispred~0_combout  & (pcpred_A[20])) ) 
// ) ) # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( \Add2~69_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\Add2~69_sumout ))) # (\mispred~0_combout  & (pcpred_A[20])) ) ) )

	.dataa(!pcpred_A[20]),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~69_sumout ),
	.datad(!\PC~43_combout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~42 .extended_lut = "off";
defparam \PC~42 .lut_mask = 64'h1D1D0F0F11DD00FF;
defparam \PC~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \PC[20]_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]_NEW_REG74 .is_wysiwyg = "true";
defparam \PC[20]_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N44
dffeas \pcpred_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[16] .is_wysiwyg = "true";
defparam \pcpred_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N15
cyclonev_lcell_comb \stall~0_Duplicate_9 (
// Equation(s):
// \stall~0_Duplicate_10  = ( \Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & 
// \rt_match_A~1_combout )) ) ) ) # ( \Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (((!\Equal4~0_combout 
//  & \rt_match_A~1_combout )) # (\rs_match_A~1_combout ))) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\Equal4~0_combout ),
	.datac(!\rt_match_A~1_combout ),
	.datad(!\rs_match_A~1_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_10 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_9 .extended_lut = "off";
defparam \stall~0_Duplicate_9 .lut_mask = 64'h0455040404040404;
defparam \stall~0_Duplicate_9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N33
cyclonev_lcell_comb \PC~46 (
// Equation(s):
// \PC~46_combout  = ( \stall~0_Duplicate_10  & ( \Selector52~21_Duplicate_27  & ( \PC~54_combout  ) ) ) # ( !\stall~0_Duplicate_10  & ( \Selector52~21_Duplicate_27  & ( \Add2~93_sumout  ) ) ) # ( \stall~0_Duplicate_10  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & ((\PC~54_combout ))) # (\mispred~0_combout  & (pcpred_A[16])) ) ) ) # ( !\stall~0_Duplicate_10  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~93_sumout ))) # (\mispred~0_combout  & (pcpred_A[16])) ) ) )

	.dataa(!pcpred_A[16]),
	.datab(!\Add2~93_sumout ),
	.datac(!\mispred~0_combout ),
	.datad(!\PC~54_combout ),
	.datae(!\stall~0_Duplicate_10 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~46 .extended_lut = "off";
defparam \PC~46 .lut_mask = 64'h353505F5333300FF;
defparam \PC~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N34
dffeas \PC[16]_NEW_REG104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]_NEW_REG104 .is_wysiwyg = "true";
defparam \PC[16]_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N21
cyclonev_lcell_comb \imem~35_Duplicate (
// Equation(s):
// \imem~35_Duplicate_239  = ( \imem~32_combout  & ( (\imem~31_Duplicate_236  & ((!\PC~57_combout ) # (\imem~34_combout ))) ) ) # ( !\imem~32_combout  & ( (\imem~31_Duplicate_236  & \imem~34_combout ) ) )

	.dataa(!\imem~31_Duplicate_236 ),
	.datab(!\PC~57_combout ),
	.datac(gnd),
	.datad(!\imem~34_combout ),
	.datae(gnd),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_Duplicate_239 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35_Duplicate .extended_lut = "off";
defparam \imem~35_Duplicate .lut_mask = 64'h0055005544554455;
defparam \imem~35_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N24
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \PC~64_combout  ) + ( GND ) + ( \Add2~82  ))
// \Add2~78  = CARRY(( \PC~64_combout  ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N27
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \PC~65_combout  ) + ( GND ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( \PC~65_combout  ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N30
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \PC~2_combout  ) + ( GND ) + ( \Add2~74  ))
// \Add2~118  = CARRY(( \PC~2_combout  ) + ( GND ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N33
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \PC~8_combout  ) + ( GND ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( \PC~8_combout  ) + ( GND ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N36
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( \PC~5_combout  ) + ( GND ) + ( \Add2~114  ))
// \Add2~102  = CARRY(( \PC~5_combout  ) + ( GND ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N39
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \PC~63_combout  ) + ( GND ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( \PC~63_combout  ) + ( GND ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~63_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N12
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( \PC~62_combout  & ( \PC~55_combout  & ( (!\PC~61_combout  & (!\PC~58_combout  $ (((!\PC~59_combout  & \PC~60_combout ))))) # (\PC~61_combout  & (\PC~59_combout  & (\PC~60_combout  & \PC~58_combout ))) ) ) ) # ( !\PC~62_combout  & ( 
// \PC~55_combout  & ( (!\PC~61_combout  & ((!\PC~59_combout  & (!\PC~60_combout  & \PC~58_combout )) # (\PC~59_combout  & (\PC~60_combout  & !\PC~58_combout )))) ) ) ) # ( \PC~62_combout  & ( !\PC~55_combout  & ( (\PC~58_combout  & ((!\PC~59_combout  & 
// ((\PC~60_combout ))) # (\PC~59_combout  & ((!\PC~60_combout ) # (\PC~61_combout ))))) ) ) ) # ( !\PC~62_combout  & ( !\PC~55_combout  & ( (\PC~59_combout  & (!\PC~58_combout  $ (((\PC~60_combout ) # (\PC~61_combout ))))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~58_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h2013003D0280A209;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N18
cyclonev_lcell_comb \imem~105_Duplicate (
// Equation(s):
// \imem~105_Duplicate_238  = ( \imem~42_combout  & ( (\imem~31_Duplicate_236  & ((!\PC~57_combout ) # (\imem~34_combout ))) ) ) # ( !\imem~42_combout  & ( (\imem~31_Duplicate_236  & \imem~34_combout ) ) )

	.dataa(gnd),
	.datab(!\PC~57_combout ),
	.datac(!\imem~31_Duplicate_236 ),
	.datad(!\imem~34_combout ),
	.datae(gnd),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_Duplicate_238 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105_Duplicate .extended_lut = "off";
defparam \imem~105_Duplicate .lut_mask = 64'h000F000F0C0F0C0F;
defparam \imem~105_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N0
cyclonev_lcell_comb \imem~49_Duplicate (
// Equation(s):
// \imem~49_Duplicate_237  = ( \imem~48_combout  & ( \imem~34_combout  & ( \imem~31_Duplicate_236  ) ) ) # ( !\imem~48_combout  & ( \imem~34_combout  & ( \imem~31_Duplicate_236  ) ) ) # ( \imem~48_combout  & ( !\imem~34_combout  & ( (\imem~31_Duplicate_236  
// & !\PC~57_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~31_Duplicate_236 ),
	.datad(!\PC~57_combout ),
	.datae(!\imem~48_combout ),
	.dataf(!\imem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_Duplicate_237 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49_Duplicate .extended_lut = "off";
defparam \imem~49_Duplicate .lut_mask = 64'h00000F000F0F0F0F;
defparam \imem~49_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N15
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \imem~33_combout  & ( (!\PC~58_combout  & (!\PC~61_combout  & (!\PC~59_combout  & \PC~60_combout ))) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~59_combout ),
	.datad(!\PC~60_combout ),
	.datae(gnd),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h0000000000800080;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N33
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( \PC~58_combout  & ( (\PC~59_combout  & (!\PC~60_combout  & \PC~61_combout )) ) ) # ( !\PC~58_combout  & ( (!\PC~59_combout  & (!\PC~60_combout  & !\PC~61_combout )) # (\PC~59_combout  & (\PC~60_combout  & \PC~61_combout )) ) )

	.dataa(!\PC~59_combout ),
	.datab(gnd),
	.datac(!\PC~60_combout ),
	.datad(!\PC~61_combout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'hA005A00500500050;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N39
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( \PC~60_combout  & ( \PC~58_combout  & ( (\PC~61_combout  & !\PC~59_combout ) ) ) ) # ( !\PC~60_combout  & ( \PC~58_combout  & ( (!\PC~61_combout  & \PC~59_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PC~61_combout ),
	.datac(!\PC~59_combout ),
	.datad(gnd),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h000000000C0C3030;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N12
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( \PC~59_combout  & ( (!\PC~58_combout  & (!\PC~61_combout  & \PC~60_combout )) ) ) # ( !\PC~59_combout  & ( (\PC~58_combout  & (!\PC~61_combout  & \PC~60_combout )) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h0404040408080808;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N42
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( !\PC~57_combout  & ( \imem~52_combout  & ( (!\PC~55_combout  & ((!\PC~62_combout  & (\imem~53_combout )) # (\PC~62_combout  & ((\imem~54_combout ))))) # (\PC~55_combout  & (((\PC~62_combout )))) ) ) ) # ( !\PC~57_combout  & ( 
// !\imem~52_combout  & ( (!\PC~55_combout  & ((!\PC~62_combout  & (\imem~53_combout )) # (\PC~62_combout  & ((\imem~54_combout ))))) ) ) )

	.dataa(!\imem~53_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\imem~54_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~57_combout ),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h440C0000443F0000;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N15
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( \imem~55_combout  & ( \imem~31_combout  ) ) # ( !\imem~55_combout  & ( (\imem~31_combout  & \imem~51_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~31_combout ),
	.datad(!\imem~51_combout ),
	.datae(gnd),
	.dataf(!\imem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N36
cyclonev_lcell_comb \imem~139 (
// Equation(s):
// \imem~139_combout  = ( \PC~58_combout  & ( (!\PC~60_combout  & (!\PC~61_combout  & (\PC~59_combout  & !\PC~55_combout ))) # (\PC~60_combout  & (!\PC~59_combout  & (!\PC~61_combout  $ (!\PC~55_combout )))) ) ) # ( !\PC~58_combout  & ( (\PC~60_combout  & 
// (!\PC~61_combout  & (\PC~59_combout  & \PC~55_combout ))) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~59_combout ),
	.datad(!\PC~55_combout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~139 .extended_lut = "off";
defparam \imem~139 .lut_mask = 64'h0004000418401840;
defparam \imem~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N33
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( !\imem~51_combout  & ( (!\imem~59_combout  & (((!\PC~62_combout ) # (!\imem~139_combout )) # (\PC~57_combout ))) ) )

	.dataa(!\PC~57_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\imem~139_combout ),
	.datad(!\imem~59_combout ),
	.datae(gnd),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'hFD00FD0000000000;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N18
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( !\imem~60_combout  & ( \imem~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~31_combout ),
	.datae(gnd),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h00FF00FF00000000;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N21
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( \PC~59_combout  & ( \PC~55_combout  & ( (!\PC~61_combout  & (!\PC~58_combout  & (\PC~62_combout  & \PC~60_combout ))) # (\PC~61_combout  & (!\PC~62_combout  & (!\PC~58_combout  $ (!\PC~60_combout )))) ) ) ) # ( !\PC~59_combout  & ( 
// \PC~55_combout  & ( (!\PC~58_combout  & (\PC~61_combout  & ((!\PC~60_combout )))) # (\PC~58_combout  & (\PC~62_combout  & (!\PC~61_combout  $ (!\PC~60_combout )))) ) ) ) # ( \PC~59_combout  & ( !\PC~55_combout  & ( (!\PC~60_combout  & (\PC~58_combout  & 
// (!\PC~61_combout  $ (!\PC~62_combout )))) # (\PC~60_combout  & (!\PC~61_combout  & ((\PC~62_combout )))) ) ) ) # ( !\PC~59_combout  & ( !\PC~55_combout  & ( (!\PC~62_combout  & (!\PC~58_combout  & (!\PC~61_combout  $ (!\PC~60_combout )))) # 
// (\PC~62_combout  & (\PC~61_combout  & (!\PC~58_combout  $ (\PC~60_combout )))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~62_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~59_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h4481120A45021048;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N33
cyclonev_lcell_comb \imem~51_Duplicate (
// Equation(s):
// \imem~51_Duplicate_235  = ( \imem~33_combout  & ( (\PC~60_combout  & (!\PC~59_combout  & (!\PC~58_combout  & !\PC~61_combout ))) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~61_combout ),
	.datae(gnd),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_Duplicate_235 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51_Duplicate .extended_lut = "off";
defparam \imem~51_Duplicate .lut_mask = 64'h0000000040004000;
defparam \imem~51_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N33
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( \imem~51_Duplicate_235  & ( \imem~31_combout  ) ) # ( !\imem~51_Duplicate_235  & ( (\imem~31_combout  & (!\PC~57_combout  & \imem~106_combout )) ) )

	.dataa(!\imem~31_combout ),
	.datab(gnd),
	.datac(!\PC~57_combout ),
	.datad(!\imem~106_combout ),
	.datae(gnd),
	.dataf(!\imem~51_Duplicate_235 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h0050005055555555;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N54
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( \PC~60_combout  & ( !\PC~57_combout  & ( ((!\PC~58_combout  & ((!\PC~62_combout ) # (\PC~61_combout ))) # (\PC~58_combout  & (!\PC~61_combout  $ (!\PC~62_combout )))) # (\PC~59_combout ) ) ) ) # ( !\PC~60_combout  & ( !\PC~57_combout 
//  & ( (!\PC~58_combout ) # ((!\PC~59_combout  & ((!\PC~61_combout ) # (!\PC~62_combout ))) # (\PC~59_combout  & (!\PC~61_combout  $ (\PC~62_combout )))) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'hFEEDDF7D00000000;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N18
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( \PC~60_combout  & ( \PC~57_combout  & ( (((\PC~62_combout ) # (\PC~61_combout )) # (\PC~58_combout )) # (\PC~59_combout ) ) ) ) # ( !\PC~60_combout  & ( \PC~57_combout  & ( (!\PC~59_combout ) # (((\PC~62_combout ) # (\PC~61_combout 
// )) # (\PC~58_combout )) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h00000000BFFF7FFF;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N42
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( !\PC~60_combout  & ( \PC~57_combout  & ( (!\PC~58_combout  & (!\PC~62_combout  & ((!\PC~59_combout ) # (!\PC~61_combout )))) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h00000000C8000000;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N12
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( \PC~60_combout  & ( !\PC~57_combout  & ( ((!\PC~62_combout ) # (!\PC~59_combout  $ (\PC~58_combout ))) # (\PC~61_combout ) ) ) ) # ( !\PC~60_combout  & ( !\PC~57_combout  & ( (!\PC~61_combout ) # ((!\PC~58_combout  & 
// ((!\PC~62_combout ))) # (\PC~58_combout  & ((\PC~62_combout ) # (\PC~59_combout )))) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'hFDF3FF9F00000000;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N30
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( \PC~56_combout  & ( \imem~99_combout  & ( (!\PC~55_combout  & (!\imem~96_combout )) # (\PC~55_combout  & ((!\imem~98_combout ))) ) ) ) # ( !\PC~56_combout  & ( \imem~99_combout  & ( (!\imem~97_combout  & !\PC~55_combout ) ) ) ) # ( 
// \PC~56_combout  & ( !\imem~99_combout  & ( (!\PC~55_combout  & (!\imem~96_combout )) # (\PC~55_combout  & ((!\imem~98_combout ))) ) ) ) # ( !\PC~56_combout  & ( !\imem~99_combout  & ( (!\imem~97_combout ) # (\PC~55_combout ) ) ) )

	.dataa(!\imem~97_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\imem~96_combout ),
	.datad(!\imem~98_combout ),
	.datae(!\PC~56_combout ),
	.dataf(!\imem~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'hBBBBF3C08888F3C0;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N48
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( \PC~2_combout  & ( \imem~100_combout  ) ) # ( !\PC~2_combout  & ( \imem~100_combout  ) ) # ( \PC~2_combout  & ( !\imem~100_combout  ) ) # ( !\PC~2_combout  & ( !\imem~100_combout  & ( (\PC~65_combout ) # (\PC~64_combout ) ) ) )

	.dataa(!\PC~64_combout ),
	.datab(gnd),
	.datac(!\PC~65_combout ),
	.datad(gnd),
	.datae(!\PC~2_combout ),
	.dataf(!\imem~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N18
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \Add2~85_sumout  ) + ( (((\imem~101_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \Add2~85_sumout  ) + ( (((\imem~101_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~54  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~85_sumout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h00008000000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N21
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \Add2~81_sumout  ) + ( (((\imem~95_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~50  ))
// \Add0~26  = CARRY(( \Add2~81_sumout  ) + ( (((\imem~95_combout ) # (\PC~8_combout )) # (\PC~5_combout )) # (\PC~63_combout ) ) + ( \Add0~50  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~81_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h00008000000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~112_combout ))) ) + ( \Add2~77_sumout  ) + ( \Add0~26  ))
// \Add0~10  = CARRY(( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~112_combout ))) ) + ( \Add2~77_sumout  ) + ( \Add0~26  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\imem~112_combout ),
	.datae(gnd),
	.dataf(!\Add2~77_sumout ),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N27
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \Add2~73_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~107_combout ))) ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( \Add2~73_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~107_combout ))) ) + ( \Add0~10  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~73_sumout ),
	.datae(gnd),
	.dataf(!\imem~107_combout ),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~61_combout ))) ) + ( \Add2~117_sumout  ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~61_combout ))) ) + ( \Add2~117_sumout  ) + ( \Add0~6  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\imem~61_combout ),
	.datae(gnd),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~56_combout ))) ) + ( \Add2~113_sumout  ) + ( \Add0~2  ))
// \Add0~22  = CARRY(( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~56_combout ))) ) + ( \Add2~113_sumout  ) + ( \Add0~2  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\imem~56_combout ),
	.datae(gnd),
	.dataf(!\Add2~113_sumout ),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N36
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \Add2~101_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~49_Duplicate_237 ))) ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( \Add2~101_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~49_Duplicate_237 ))) ) + ( \Add0~22  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~101_sumout ),
	.datae(gnd),
	.dataf(!\imem~49_Duplicate_237 ),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \Add2~97_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~105_Duplicate_238 ))) ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( \Add2~97_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~105_Duplicate_238 ))) ) + ( \Add0~18  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~97_sumout ),
	.datae(gnd),
	.dataf(!\imem~105_Duplicate_238 ),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N42
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( \Add2~93_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~35_Duplicate_239 ))) ) + ( \Add0~14  ))
// \Add0~110  = CARRY(( \Add2~93_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~35_Duplicate_239 ))) ) + ( \Add0~14  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~93_sumout ),
	.datae(gnd),
	.dataf(!\imem~35_Duplicate_239 ),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N44
dffeas \PC[16]_NEW_REG102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]_NEW_REG102 .is_wysiwyg = "true";
defparam \PC[16]_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N4
dffeas \PC[16]_OTERM101_NEW_REG788 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]_OTERM101_OTERM789 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]_OTERM101_NEW_REG788 .is_wysiwyg = "true";
defparam \PC[16]_OTERM101_NEW_REG788 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \rs_match_A~_Duplicate (
// Equation(s):
// \rs_match_A~_Duplicate_3  = ( !\Equal0~0_combout  & ( (!\Equal1~0_combout  & \rs_match_A~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal1~0_combout ),
	.datac(!\rs_match_A~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_A~_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_A~_Duplicate .extended_lut = "off";
defparam \rs_match_A~_Duplicate .lut_mask = 64'h0C0C0C0C00000000;
defparam \rs_match_A~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N5
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N0
cyclonev_lcell_comb \mem_fwd[16]~64 (
// Equation(s):
// \mem_fwd[16]~64_combout  = ( !\dmem~6_combout  & ( (\mem_fwd[29]~1_combout  & dmem_rtl_0_bypass[62]) ) )

	.dataa(gnd),
	.datab(!\mem_fwd[29]~1_combout ),
	.datac(!dmem_rtl_0_bypass[62]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[16]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[16]~64 .extended_lut = "off";
defparam \mem_fwd[16]~64 .lut_mask = 64'h0303030300000000;
defparam \mem_fwd[16]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N32
dffeas ldmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ldmem_D~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_M.is_wysiwyg = "true";
defparam ldmem_M.power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N3
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \Selector37~4_combout  & ( \dmem_rtl_0|auto_generated|addr_store_b [0] ) ) # ( !\Selector37~4_combout  & ( \dmem_rtl_0|auto_generated|addr_store_b [0] & ( !\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] ) ) ) # ( \Selector37~4_combout  & ( !\dmem_rtl_0|auto_generated|addr_store_b [0] & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector37~4_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N4
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \aluin1_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[15]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15] .is_wysiwyg = "true";
defparam \aluin1_A[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N38
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \mem_fwd[15]~66 (
// Equation(s):
// \mem_fwd[15]~66_combout  = ( !\dmem~6_combout  & ( (dmem_rtl_0_bypass[60] & \mem_fwd[29]~1_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[60]),
	.datab(gnd),
	.datac(!\mem_fwd[29]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~66 .extended_lut = "off";
defparam \mem_fwd[15]~66 .lut_mask = 64'h0505050500000000;
defparam \mem_fwd[15]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N40
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N22
dffeas \RTreg_A[6]_NEW_REG382~_Duplicate_2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rt_match_M~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6]_NEW_REG382~_Duplicate_2 .is_wysiwyg = "true";
defparam \RTreg_A[6]_NEW_REG382~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N39
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \imem~5_combout  & ( \imem~0_combout  ) )

	.dataa(!\imem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h0000000055555555;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N18
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \PC~57_combout  & ( \PC~62_combout  & ( (!\PC~58_combout  & (((\PC~60_combout  & \PC~61_combout )) # (\PC~59_combout ))) # (\PC~58_combout  & ((!\PC~61_combout  & (\PC~60_combout )) # (\PC~61_combout  & ((!\PC~59_combout ))))) ) ) ) # 
// ( \PC~57_combout  & ( !\PC~62_combout  & ( (!\PC~61_combout  & (\PC~59_combout  & ((!\PC~58_combout ) # (!\PC~60_combout )))) # (\PC~61_combout  & (!\PC~58_combout  $ (((!\PC~60_combout ) # (\PC~59_combout ))))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~57_combout ),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h000006E5000017BA;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N6
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( !\PC~57_combout  & ( \PC~62_combout  & ( (!\PC~58_combout  & (((\PC~61_combout  & !\PC~60_combout )) # (\PC~59_combout ))) # (\PC~58_combout  & ((!\PC~61_combout  & ((!\PC~60_combout ) # (\PC~59_combout ))) # (\PC~61_combout  & 
// ((\PC~60_combout ))))) ) ) ) # ( !\PC~57_combout  & ( !\PC~62_combout  & ( (!\PC~59_combout  & (!\PC~60_combout  & ((\PC~61_combout ) # (\PC~58_combout )))) # (\PC~59_combout  & (\PC~61_combout  & (!\PC~58_combout  $ (!\PC~60_combout )))) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~57_combout ),
	.dataf(!\PC~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h2B0400007C570000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N6
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~58_combout  & ((!\PC~61_combout  & (\PC~59_combout  & \PC~60_combout )) # (\PC~61_combout  & (!\PC~59_combout  & !\PC~60_combout )))) # (\PC~58_combout  & ((!\PC~59_combout  $ 
// (!\PC~60_combout )))) ) ) ) # ( !\PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~61_combout  & ((!\PC~58_combout ) # (!\PC~59_combout  $ (\PC~60_combout )))) # (\PC~61_combout  & (((!\PC~59_combout  & !\PC~60_combout )) # (\PC~58_combout ))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'hEDA7432C00000000;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem~7_combout  & ( \imem~8_combout  & ( (!\PC~56_combout  & (\PC~55_combout  & ((!\imem~9_combout )))) # (\PC~56_combout  & (!\PC~55_combout  & (!\imem~6_combout ))) ) ) ) # ( !\imem~7_combout  & ( \imem~8_combout  & ( 
// (!\PC~56_combout  & ((!\PC~55_combout ) # ((!\imem~9_combout )))) # (\PC~56_combout  & (!\PC~55_combout  & (!\imem~6_combout ))) ) ) ) # ( \imem~7_combout  & ( !\imem~8_combout  & ( (!\PC~56_combout  & (\PC~55_combout  & ((!\imem~9_combout )))) # 
// (\PC~56_combout  & (((!\imem~6_combout )) # (\PC~55_combout ))) ) ) ) # ( !\imem~7_combout  & ( !\imem~8_combout  & ( (!\PC~56_combout  & ((!\PC~55_combout ) # ((!\imem~9_combout )))) # (\PC~56_combout  & (((!\imem~6_combout )) # (\PC~55_combout ))) ) ) )

	.dataa(!\PC~56_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~9_combout ),
	.datae(!\imem~7_combout ),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'hFBD97351EAC86240;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N57
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( !\imem~10_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0F0F0F0F00000000;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N36
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \PC~60_combout  & ( \PC~59_combout  & ( (!\PC~55_combout  & ((!\PC~58_combout ) # (!\PC~61_combout  $ (\PC~62_combout )))) ) ) ) # ( !\PC~60_combout  & ( \PC~59_combout  & ( (!\PC~58_combout  & (!\PC~62_combout  & ((\PC~55_combout ) 
// # (\PC~61_combout )))) # (\PC~58_combout  & (((!\PC~55_combout )))) ) ) ) # ( \PC~60_combout  & ( !\PC~59_combout  & ( (!\PC~55_combout  & ((!\PC~61_combout ) # ((\PC~62_combout ) # (\PC~58_combout )))) ) ) ) # ( !\PC~60_combout  & ( !\PC~59_combout  & ( 
// !\PC~55_combout  ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~62_combout ),
	.datad(!\PC~55_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'hFF00BF0073C0ED00;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N30
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \PC~60_combout  & ( \PC~55_combout  & ( (\PC~61_combout  & (!\PC~58_combout  & (\PC~62_combout  & \PC~59_combout ))) ) ) ) # ( !\PC~60_combout  & ( \PC~55_combout  & ( (\PC~61_combout  & ((!\PC~58_combout  & (\PC~62_combout  & 
// \PC~59_combout )) # (\PC~58_combout  & (!\PC~62_combout  & !\PC~59_combout )))) ) ) ) # ( \PC~60_combout  & ( !\PC~55_combout  & ( (!\PC~62_combout  & (((!\PC~61_combout  & \PC~59_combout )) # (\PC~58_combout ))) # (\PC~62_combout  & (!\PC~61_combout  & 
// ((!\PC~59_combout )))) ) ) ) # ( !\PC~60_combout  & ( !\PC~55_combout  & ( (!\PC~58_combout  & (\PC~61_combout  & (!\PC~62_combout  $ (\PC~59_combout )))) # (\PC~58_combout  & (((!\PC~59_combout ) # (\PC~62_combout )))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~58_combout ),
	.datac(!\PC~62_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h73073AB010040004;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N51
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( \imem~0_combout  & ( (!\PC~56_combout  & (((!\imem~15_combout  & !\PC~57_combout )))) # (\PC~56_combout  & (\imem~14_combout  & ((\PC~57_combout )))) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\PC~56_combout ),
	.datad(!\PC~57_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h00000000C005C005;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N50
dffeas \aluin2_A[22]_NEW_REG930 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[22]_OTERM931 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[22]_NEW_REG930 .is_wysiwyg = "true";
defparam \aluin2_A[22]_NEW_REG930 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N49
dffeas \destreg_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\destreg_D[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0] .is_wysiwyg = "true";
defparam \destreg_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N21
cyclonev_lcell_comb \imem~88_Duplicate_149 (
// Equation(s):
// \imem~88_Duplicate_150  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_150 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_149 .extended_lut = "off";
defparam \imem~88_Duplicate_149 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~88_Duplicate_149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N56
dffeas \destreg_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\destreg_D[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[3] .is_wysiwyg = "true";
defparam \destreg_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N16
dffeas isnop_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_M.is_wysiwyg = "true";
defparam isnop_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \rs_match_M~0 (
// Equation(s):
// \rs_match_M~0_combout  = ( \imem~87_combout  & ( (!destreg_M[3] & (\isnop_M~q  & (!\imem~135_combout  $ (destreg_M[1])))) ) ) # ( !\imem~87_combout  & ( (destreg_M[3] & (\isnop_M~q  & (!\imem~135_combout  $ (destreg_M[1])))) ) )

	.dataa(!destreg_M[3]),
	.datab(!\isnop_M~q ),
	.datac(!\imem~135_combout ),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~0 .extended_lut = "off";
defparam \rs_match_M~0 .lut_mask = 64'h1001100120022002;
defparam \rs_match_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \destreg_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\destreg_D[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2] .is_wysiwyg = "true";
defparam \destreg_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \imem~89_Duplicate (
// Equation(s):
// \imem~89_Duplicate_153  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_153 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate .extended_lut = "off";
defparam \imem~89_Duplicate .lut_mask = 64'h0000000000FF00FF;
defparam \imem~89_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \rs_match_M~_Duplicate (
// Equation(s):
// \rs_match_M~_Duplicate_2  = ( destreg_M[2] & ( \imem~89_Duplicate_153  & ( (!\Equal0~0_combout  & (\rs_match_M~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) ) # ( !destreg_M[2] & ( !\imem~89_Duplicate_153  & ( (!\Equal0~0_combout  & 
// (\rs_match_M~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\imem~88_Duplicate_150 ),
	.datac(!\Equal0~0_combout ),
	.datad(!\rs_match_M~0_combout ),
	.datae(!destreg_M[2]),
	.dataf(!\imem~89_Duplicate_153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~_Duplicate_2 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~_Duplicate .extended_lut = "off";
defparam \rs_match_M~_Duplicate .lut_mask = 64'h0090000000000090;
defparam \rs_match_M~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N42
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( !\alufunc_A[1]~DUPLICATE_q  & ( alufunc_A[0] & ( (!\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[5] & (alufunc_A[4] & !alufunc_A[2]))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[4]),
	.datad(!alufunc_A[2]),
	.datae(!\alufunc_A[1]~DUPLICATE_q ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0000000002000000;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N19
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N3
cyclonev_lcell_comb \mem_fwd[10]~74 (
// Equation(s):
// \mem_fwd[10]~74_combout  = ( \mem_fwd[29]~1_combout  & ( (dmem_rtl_0_bypass[50] & !\dmem~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[50]),
	.datad(!\dmem~6_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[10]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[10]~74 .extended_lut = "off";
defparam \mem_fwd[10]~74 .lut_mask = 64'h000000000F000F00;
defparam \mem_fwd[10]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~7_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N2
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N26
dffeas \pcpred_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[10] .is_wysiwyg = "true";
defparam \pcpred_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \wrreg_D~0 (
// Equation(s):
// \wrreg_D~0_combout  = ( \Decoder1~0_combout  & ( (!\imem~65_combout  & !\imem~24_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~65_combout ),
	.datac(gnd),
	.datad(!\imem~24_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~0 .extended_lut = "off";
defparam \wrreg_D~0 .lut_mask = 64'h00000000CC00CC00;
defparam \wrreg_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N55
dffeas wrreg_A_NEW_REG904(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wrreg_A_OTERM905),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A_NEW_REG904.is_wysiwyg = "true";
defparam wrreg_A_NEW_REG904.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N18
cyclonev_lcell_comb \wrreg_D~1 (
// Equation(s):
// \wrreg_D~1_combout  = ( wrreg_A_OTERM903 & ( (!wrreg_A_OTERM901 & wrreg_A_OTERM899) ) ) # ( !wrreg_A_OTERM903 & ( (wrreg_A_OTERM899 & ((!wrreg_A_OTERM901) # ((wrreg_A_OTERM905 & !wrreg_A_OTERM897)))) ) )

	.dataa(!wrreg_A_OTERM905),
	.datab(!wrreg_A_OTERM901),
	.datac(!wrreg_A_OTERM897),
	.datad(!wrreg_A_OTERM899),
	.datae(gnd),
	.dataf(!wrreg_A_OTERM903),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~1 .extended_lut = "off";
defparam \wrreg_D~1 .lut_mask = 64'h00DC00DC00CC00CC;
defparam \wrreg_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N20
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_D~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N0
cyclonev_lcell_comb \Decoder3~3 (
// Equation(s):
// \Decoder3~3_combout  = ( destreg_M[3] & ( (\wrreg_M~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \isnop_M~q )) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\isnop_M~q ),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~3 .extended_lut = "off";
defparam \Decoder3~3 .lut_mask = 64'h0000000000030003;
defparam \Decoder3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N9
cyclonev_lcell_comb \Decoder3~17 (
// Equation(s):
// \Decoder3~17_combout  = ( \Decoder3~3_combout  & ( (destreg_M[0] & (destreg_M[2] & destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~17 .extended_lut = "off";
defparam \Decoder3~17 .lut_mask = 64'h0000000001010101;
defparam \Decoder3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N40
dffeas \regs[15][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N54
cyclonev_lcell_comb \Decoder3~0 (
// Equation(s):
// \Decoder3~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\isnop_M~q  & (\wrreg_M~q  & !destreg_M[3])) ) )

	.dataa(gnd),
	.datab(!\isnop_M~q ),
	.datac(!\wrreg_M~q ),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~0 .extended_lut = "off";
defparam \Decoder3~0 .lut_mask = 64'h0000000003000300;
defparam \Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N21
cyclonev_lcell_comb \Decoder3~15 (
// Equation(s):
// \Decoder3~15_combout  = ( \Decoder3~0_combout  & ( (destreg_M[0] & (destreg_M[1] & destreg_M[2])) ) )

	.dataa(!destreg_M[0]),
	.datab(gnd),
	.datac(!destreg_M[1]),
	.datad(!destreg_M[2]),
	.datae(gnd),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~15 .extended_lut = "off";
defparam \Decoder3~15 .lut_mask = 64'h0000000000050005;
defparam \Decoder3~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N41
dffeas \regs[7][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \Decoder3~14 (
// Equation(s):
// \Decoder3~14_combout  = ( \Decoder3~0_combout  & ( (destreg_M[0] & (!destreg_M[2] & destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~14 .extended_lut = "off";
defparam \Decoder3~14 .lut_mask = 64'h0000000004040404;
defparam \Decoder3~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \regs[3][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \Decoder3~16 (
// Equation(s):
// \Decoder3~16_combout  = ( \Decoder3~3_combout  & ( (destreg_M[0] & (!destreg_M[2] & destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(!\Decoder3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~16 .extended_lut = "off";
defparam \Decoder3~16 .lut_mask = 64'h0000000000440044;
defparam \Decoder3~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N32
dffeas \regs[11][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N48
cyclonev_lcell_comb \imem~89_Duplicate_164 (
// Equation(s):
// \imem~89_Duplicate_165  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_165 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_164 .extended_lut = "off";
defparam \imem~89_Duplicate_164 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~89_Duplicate_164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
cyclonev_lcell_comb \Mux21~3_Duplicate (
// Equation(s):
// \Mux21~3_Duplicate_7  = ( \imem~87_combout  & ( \imem~89_Duplicate_165  & ( \regs[7][10]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_Duplicate_165  & ( \regs[15][10]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_Duplicate_165  & ( \regs[3][10]~q  ) ) ) # 
// ( !\imem~87_combout  & ( !\imem~89_Duplicate_165  & ( \regs[11][10]~q  ) ) )

	.dataa(!\regs[15][10]~q ),
	.datab(!\regs[7][10]~q ),
	.datac(!\regs[3][10]~q ),
	.datad(!\regs[11][10]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_Duplicate_165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3_Duplicate .extended_lut = "off";
defparam \Mux21~3_Duplicate .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux21~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \Decoder3~4 (
// Equation(s):
// \Decoder3~4_combout  = ( \Decoder3~3_combout  & ( (!destreg_M[0] & (!destreg_M[2] & !destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(!\Decoder3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~4 .extended_lut = "off";
defparam \Decoder3~4 .lut_mask = 64'h0000000088008800;
defparam \Decoder3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \regs[8][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N45
cyclonev_lcell_comb \Decoder3~5 (
// Equation(s):
// \Decoder3~5_combout  = ( \Decoder3~3_combout  & ( (!destreg_M[0] & (destreg_M[2] & !destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(gnd),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(!\Decoder3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~5 .extended_lut = "off";
defparam \Decoder3~5 .lut_mask = 64'h000000000A000A00;
defparam \Decoder3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N37
dffeas \regs[12][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \Decoder3~1 (
// Equation(s):
// \Decoder3~1_combout  = (!destreg_M[2] & (\Decoder3~0_combout  & (!destreg_M[1] & !destreg_M[0])))

	.dataa(!destreg_M[2]),
	.datab(!\Decoder3~0_combout ),
	.datac(!destreg_M[1]),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~1 .extended_lut = "off";
defparam \Decoder3~1 .lut_mask = 64'h2000200020002000;
defparam \Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N5
dffeas \regs[0][10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N39
cyclonev_lcell_comb \Decoder3~2 (
// Equation(s):
// \Decoder3~2_combout  = ( !destreg_M[1] & ( (destreg_M[2] & (\Decoder3~0_combout  & !destreg_M[0])) ) )

	.dataa(!destreg_M[2]),
	.datab(gnd),
	.datac(!\Decoder3~0_combout ),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~2 .extended_lut = "off";
defparam \Decoder3~2 .lut_mask = 64'h0500050000000000;
defparam \Decoder3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N8
dffeas \regs[4][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N9
cyclonev_lcell_comb \imem~89_Duplicate_187 (
// Equation(s):
// \imem~89_Duplicate_188  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~70_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_188 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_187 .extended_lut = "off";
defparam \imem~89_Duplicate_187 .lut_mask = 64'h000000000000FFFF;
defparam \imem~89_Duplicate_187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N0
cyclonev_lcell_comb \Mux21~0_Duplicate (
// Equation(s):
// \Mux21~0_Duplicate_6  = ( \imem~87_combout  & ( \imem~89_Duplicate_188  & ( \regs[4][10]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_Duplicate_188  & ( \regs[12][10]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_Duplicate_188  & ( \regs[0][10]~DUPLICATE_q 
//  ) ) ) # ( !\imem~87_combout  & ( !\imem~89_Duplicate_188  & ( \regs[8][10]~q  ) ) )

	.dataa(!\regs[8][10]~q ),
	.datab(!\regs[12][10]~q ),
	.datac(!\regs[0][10]~DUPLICATE_q ),
	.datad(!\regs[4][10]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_Duplicate_188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0_Duplicate .extended_lut = "off";
defparam \Mux21~0_Duplicate .lut_mask = 64'h55550F0F333300FF;
defparam \Mux21~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N15
cyclonev_lcell_comb \Decoder3~8 (
// Equation(s):
// \Decoder3~8_combout  = ( \Decoder3~3_combout  & ( (destreg_M[0] & (!destreg_M[2] & !destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(gnd),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(!\Decoder3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~8 .extended_lut = "off";
defparam \Decoder3~8 .lut_mask = 64'h0000000050005000;
defparam \Decoder3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \regs[9][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \Decoder3~7 (
// Equation(s):
// \Decoder3~7_combout  = ( !destreg_M[1] & ( destreg_M[2] & ( (destreg_M[0] & \Decoder3~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!destreg_M[0]),
	.datad(!\Decoder3~0_combout ),
	.datae(!destreg_M[1]),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~7 .extended_lut = "off";
defparam \Decoder3~7 .lut_mask = 64'h00000000000F0000;
defparam \Decoder3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N59
dffeas \regs[5][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \Decoder3~6 (
// Equation(s):
// \Decoder3~6_combout  = ( !destreg_M[1] & ( \Decoder3~0_combout  & ( (destreg_M[0] & !destreg_M[2]) ) ) )

	.dataa(!destreg_M[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!destreg_M[2]),
	.datae(!destreg_M[1]),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~6 .extended_lut = "off";
defparam \Decoder3~6 .lut_mask = 64'h0000000055000000;
defparam \Decoder3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N16
dffeas \regs[1][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N33
cyclonev_lcell_comb \Decoder3~9 (
// Equation(s):
// \Decoder3~9_combout  = ( !destreg_M[1] & ( (destreg_M[2] & (\Decoder3~3_combout  & destreg_M[0])) ) )

	.dataa(!destreg_M[2]),
	.datab(!\Decoder3~3_combout ),
	.datac(gnd),
	.datad(!destreg_M[0]),
	.datae(!destreg_M[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~9 .extended_lut = "off";
defparam \Decoder3~9 .lut_mask = 64'h0011000000110000;
defparam \Decoder3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N32
dffeas \regs[13][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N39
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N36
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \imem~87_combout  & ( \imem~89_combout  & ( \regs[5][10]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_combout  & ( \regs[13][10]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_combout  & ( \regs[1][10]~q  ) ) ) # ( !\imem~87_combout  & 
// ( !\imem~89_combout  & ( \regs[9][10]~q  ) ) )

	.dataa(!\regs[9][10]~q ),
	.datab(!\regs[5][10]~q ),
	.datac(!\regs[1][10]~q ),
	.datad(!\regs[13][10]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \Decoder3~12 (
// Equation(s):
// \Decoder3~12_combout  = ( \Decoder3~3_combout  & ( (!destreg_M[0] & (!destreg_M[2] & destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~12 .extended_lut = "off";
defparam \Decoder3~12 .lut_mask = 64'h0000000008080808;
defparam \Decoder3~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N35
dffeas \regs[10][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N27
cyclonev_lcell_comb \Decoder3~13 (
// Equation(s):
// \Decoder3~13_combout  = ( !destreg_M[0] & ( (destreg_M[2] & (\Decoder3~3_combout  & destreg_M[1])) ) )

	.dataa(!destreg_M[2]),
	.datab(!\Decoder3~3_combout ),
	.datac(gnd),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~13 .extended_lut = "off";
defparam \Decoder3~13 .lut_mask = 64'h0011001100000000;
defparam \Decoder3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \regs[14][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \imem~89_Duplicate_167 (
// Equation(s):
// \imem~89_Duplicate_168  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_168 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_167 .extended_lut = "off";
defparam \imem~89_Duplicate_167 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~89_Duplicate_167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \Decoder3~10 (
// Equation(s):
// \Decoder3~10_combout  = ( \Decoder3~0_combout  & ( (!destreg_M[0] & (!destreg_M[2] & destreg_M[1])) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~10 .extended_lut = "off";
defparam \Decoder3~10 .lut_mask = 64'h0000000008080808;
defparam \Decoder3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N35
dffeas \regs[2][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \Decoder3~11 (
// Equation(s):
// \Decoder3~11_combout  = (!destreg_M[0] & (\Decoder3~0_combout  & (destreg_M[2] & destreg_M[1])))

	.dataa(!destreg_M[0]),
	.datab(!\Decoder3~0_combout ),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~11 .extended_lut = "off";
defparam \Decoder3~11 .lut_mask = 64'h0002000200020002;
defparam \Decoder3~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N20
dffeas \regs[6][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N6
cyclonev_lcell_comb \imem~87_Duplicate (
// Equation(s):
// \imem~87_Duplicate_166  = ( \imem~62_combout  & ( (!\imem~82_combout  & (!\imem~84_combout  & !\imem~86_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~82_combout ),
	.datac(!\imem~84_combout ),
	.datad(!\imem~86_combout ),
	.datae(gnd),
	.dataf(!\imem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_Duplicate_166 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87_Duplicate .extended_lut = "off";
defparam \imem~87_Duplicate .lut_mask = 64'h00000000C000C000;
defparam \imem~87_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \regs[6][10]~q  & ( \imem~87_Duplicate_166  & ( (\regs[2][10]~q ) # (\imem~89_Duplicate_168 ) ) ) ) # ( !\regs[6][10]~q  & ( \imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & \regs[2][10]~q ) ) ) ) # ( \regs[6][10]~q  & ( 
// !\imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & (\regs[10][10]~q )) # (\imem~89_Duplicate_168  & ((\regs[14][10]~q ))) ) ) ) # ( !\regs[6][10]~q  & ( !\imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & (\regs[10][10]~q )) # 
// (\imem~89_Duplicate_168  & ((\regs[14][10]~q ))) ) ) )

	.dataa(!\regs[10][10]~q ),
	.datab(!\regs[14][10]~q ),
	.datac(!\imem~89_Duplicate_168 ),
	.datad(!\regs[2][10]~q ),
	.datae(!\regs[6][10]~q ),
	.dataf(!\imem~87_Duplicate_166 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N24
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~1_combout  & ( \Mux21~2_combout  & ( (!\imem~135_combout  & (((\Mux21~0_Duplicate_6 )) # (\imem~88_Duplicate_190 ))) # (\imem~135_combout  & ((!\imem~88_Duplicate_190 ) # ((\Mux21~3_Duplicate_7 )))) ) ) ) # ( !\Mux21~1_combout 
//  & ( \Mux21~2_combout  & ( (!\imem~135_combout  & (!\imem~88_Duplicate_190  & ((\Mux21~0_Duplicate_6 )))) # (\imem~135_combout  & ((!\imem~88_Duplicate_190 ) # ((\Mux21~3_Duplicate_7 )))) ) ) ) # ( \Mux21~1_combout  & ( !\Mux21~2_combout  & ( 
// (!\imem~135_combout  & (((\Mux21~0_Duplicate_6 )) # (\imem~88_Duplicate_190 ))) # (\imem~135_combout  & (\imem~88_Duplicate_190  & (\Mux21~3_Duplicate_7 ))) ) ) ) # ( !\Mux21~1_combout  & ( !\Mux21~2_combout  & ( (!\imem~135_combout  & 
// (!\imem~88_Duplicate_190  & ((\Mux21~0_Duplicate_6 )))) # (\imem~135_combout  & (\imem~88_Duplicate_190  & (\Mux21~3_Duplicate_7 ))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_Duplicate_190 ),
	.datac(!\Mux21~3_Duplicate_7 ),
	.datad(!\Mux21~0_Duplicate_6 ),
	.datae(!\Mux21~1_combout ),
	.dataf(!\Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \RSval_D[10]~18 (
// Equation(s):
// \RSval_D[10]~18_combout  = ( \Mux21~4_combout  & ( \rs_match_A~_Duplicate_3  & ( \Selector42~4_combout  ) ) ) # ( !\Mux21~4_combout  & ( \rs_match_A~_Duplicate_3  & ( \Selector42~4_combout  ) ) ) # ( \Mux21~4_combout  & ( !\rs_match_A~_Duplicate_3  & ( 
// (!\rs_match_M~_Duplicate_2 ) # (\mem_fwd[10]~40_combout ) ) ) ) # ( !\Mux21~4_combout  & ( !\rs_match_A~_Duplicate_3  & ( (\mem_fwd[10]~40_combout  & \rs_match_M~_Duplicate_2 ) ) ) )

	.dataa(gnd),
	.datab(!\mem_fwd[10]~40_combout ),
	.datac(!\rs_match_M~_Duplicate_2 ),
	.datad(!\Selector42~4_combout ),
	.datae(!\Mux21~4_combout ),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[10]~18 .extended_lut = "off";
defparam \RSval_D[10]~18 .lut_mask = 64'h0303F3F300FF00FF;
defparam \RSval_D[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N32
dffeas \aluin1_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[10]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10] .is_wysiwyg = "true";
defparam \aluin1_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( aluin1_A[10] & ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & (!\aluin2_A~24_combout  $ (\alufunc_A[1]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[10] & ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & ((!\aluin2_A~24_combout ) # 
// (!\alufunc_A[1]~DUPLICATE_q ))) # (alufunc_A[0] & (!\aluin2_A~24_combout  & !\alufunc_A[1]~DUPLICATE_q )) ) ) ) # ( aluin1_A[10] & ( !\alufunc_A[3]~DUPLICATE_q  & ( !\alufunc_A[1]~DUPLICATE_q  $ (((!alufunc_A[0] & !\aluin2_A~24_combout ))) ) ) ) # ( 
// !aluin1_A[10] & ( !\alufunc_A[3]~DUPLICATE_q  & ( (\aluin2_A~24_combout  & (!alufunc_A[0] $ (!\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!\aluin2_A~24_combout ),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[10]),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'h050A5FA0FAA0A00A;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Selector34~0_combout  & ( \Selector42~2_combout  ) ) # ( !\Selector34~0_combout  & ( \Selector42~2_combout  & ( (pcpred_A[10] & \Selector36~0_combout ) ) ) ) # ( \Selector34~0_combout  & ( !\Selector42~2_combout  & ( 
// (pcpred_A[10] & \Selector36~0_combout ) ) ) ) # ( !\Selector34~0_combout  & ( !\Selector42~2_combout  & ( (pcpred_A[10] & \Selector36~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!pcpred_A[10]),
	.datac(gnd),
	.datad(!\Selector36~0_combout ),
	.datae(!\Selector34~0_combout ),
	.dataf(!\Selector42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'h003300330033FFFF;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N53
dffeas \aluin2_A~25_OTERM605_NEW_REG770 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~25_OTERM605_OTERM771 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~25_OTERM605_NEW_REG770 .is_wysiwyg = "true";
defparam \aluin2_A~25_OTERM605_NEW_REG770 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N27
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \imem~11_combout  & ( (\imem~0_combout  & ((!\PC~57_combout  & (!\PC~56_combout  & !\imem~12_combout )) # (\PC~57_combout  & (\PC~56_combout )))) ) ) # ( !\imem~11_combout  & ( (!\PC~57_combout  & (!\PC~56_combout  & (\imem~0_combout 
//  & !\imem~12_combout ))) ) )

	.dataa(!\PC~57_combout ),
	.datab(!\PC~56_combout ),
	.datac(!\imem~0_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h0800080009010901;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N26
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N41
dffeas \RTreg_A[6]_NEW_REG382~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rt_match_M~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[6]_OTERM383~_Duplicate_1 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6]_NEW_REG382~_Duplicate_1 .is_wysiwyg = "true";
defparam \RTreg_A[6]_NEW_REG382~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N32
dffeas \RTreg_A[9]_NEW_REG396~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[9]_OTERM397~_Duplicate ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[9]_NEW_REG396~_Duplicate .is_wysiwyg = "true";
defparam \RTreg_A[9]_NEW_REG396~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N21
cyclonev_lcell_comb \RTval_D[9]~26 (
// Equation(s):
// \RTval_D[9]~26_combout  = ( memaddr_M[9] & ( ((!\RTreg_A[6]_OTERM383~_Duplicate_1  & (\RTreg_A[9]_OTERM399 )) # (\RTreg_A[6]_OTERM383~_Duplicate_1  & ((\RTreg_A[9]_OTERM397~_Duplicate )))) # (\RTreg_A[6]_OTERM381 ) ) ) # ( !memaddr_M[9] & ( 
// (!\RTreg_A[6]_OTERM381  & ((!\RTreg_A[6]_OTERM383~_Duplicate_1  & (\RTreg_A[9]_OTERM399 )) # (\RTreg_A[6]_OTERM383~_Duplicate_1  & ((\RTreg_A[9]_OTERM397~_Duplicate ))))) ) )

	.dataa(!\RTreg_A[9]_OTERM399 ),
	.datab(!\RTreg_A[6]_OTERM383~_Duplicate_1 ),
	.datac(!\RTreg_A[9]_OTERM397~_Duplicate ),
	.datad(!\RTreg_A[6]_OTERM381 ),
	.datae(gnd),
	.dataf(!memaddr_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[9]~26 .extended_lut = "off";
defparam \RTval_D[9]~26 .lut_mask = 64'h4700470047FF47FF;
defparam \RTval_D[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N3
cyclonev_lcell_comb \Equal9~8 (
// Equation(s):
// \Equal9~8_combout  = ( \Equal9~6_combout  & ( \Equal9~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal9~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~8 .extended_lut = "off";
defparam \Equal9~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal9~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N30
cyclonev_lcell_comb \mem_fwd[3]~47 (
// Equation(s):
// \mem_fwd[3]~47_combout  = ( !\ldmem_M~q  & ( memaddr_M[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ldmem_M~q ),
	.dataf(!memaddr_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~47 .extended_lut = "off";
defparam \mem_fwd[3]~47 .lut_mask = 64'h00000000FFFF0000;
defparam \mem_fwd[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N8
dffeas \aluin2_A~28_OTERM599_NEW_REG762 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~122_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~28_OTERM599_OTERM763 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~28_OTERM599_NEW_REG762 .is_wysiwyg = "true";
defparam \aluin2_A~28_OTERM599_NEW_REG762 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N37
dffeas \RTreg_A[3]_NEW_REG388 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[3]_OTERM389 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[3]_NEW_REG388 .is_wysiwyg = "true";
defparam \RTreg_A[3]_NEW_REG388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \RTval_D[3]~29_Duplicate (
// Equation(s):
// \RTval_D[3]~29_Duplicate_36  = ( \RTreg_A[6]_OTERM383~_Duplicate_2  & ( \RTreg_A[3]_OTERM389  & ( (!\RTreg_A[6]_OTERM381 ) # (memaddr_M[3]) ) ) ) # ( !\RTreg_A[6]_OTERM383~_Duplicate_2  & ( \RTreg_A[3]_OTERM389  & ( (!\RTreg_A[6]_OTERM381  & 
// (\RTreg_A[3]_OTERM391 )) # (\RTreg_A[6]_OTERM381  & ((memaddr_M[3]))) ) ) ) # ( \RTreg_A[6]_OTERM383~_Duplicate_2  & ( !\RTreg_A[3]_OTERM389  & ( (\RTreg_A[6]_OTERM381  & memaddr_M[3]) ) ) ) # ( !\RTreg_A[6]_OTERM383~_Duplicate_2  & ( 
// !\RTreg_A[3]_OTERM389  & ( (!\RTreg_A[6]_OTERM381  & (\RTreg_A[3]_OTERM391 )) # (\RTreg_A[6]_OTERM381  & ((memaddr_M[3]))) ) ) )

	.dataa(gnd),
	.datab(!\RTreg_A[3]_OTERM391 ),
	.datac(!\RTreg_A[6]_OTERM381 ),
	.datad(!memaddr_M[3]),
	.datae(!\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.dataf(!\RTreg_A[3]_OTERM389 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[3]~29_Duplicate_36 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[3]~29_Duplicate .extended_lut = "off";
defparam \RTval_D[3]~29_Duplicate .lut_mask = 64'h303F000F303FF0FF;
defparam \RTval_D[3]~29_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N21
cyclonev_lcell_comb \aluin2_A~28 (
// Equation(s):
// \aluin2_A~28_combout  = ( \RTval_D[3]~29_Duplicate_36  & ( (!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # ((!\aluin2_A[4]_OTERM307 ) # (\aluin2_A~28_OTERM599_OTERM763 )) ) ) # ( !\RTval_D[3]~29_Duplicate_36  & ( (\aluin2_A[4]_OTERM307  & 
// ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~28_OTERM599_OTERM763 ))) ) )

	.dataa(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\aluin2_A~28_OTERM599_OTERM763 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RTval_D[3]~29_Duplicate_36 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~28 .extended_lut = "off";
defparam \aluin2_A~28 .lut_mask = 64'h23232323EFEFEFEF;
defparam \aluin2_A~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N9
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( !\aluin2_A~29_combout  & ( !\aluin2_A~28_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A~28_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'hFF00FF0000000000;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N2
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N56
dffeas \alufunc_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N24
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( alufunc_A[4] & ( !\alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & (!alufunc_A[1] & (!alufunc_A[2] & alufunc_A[5]))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[5]),
	.datae(!alufunc_A[4]),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0000008000000000;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \mem_fwd[5]~107 (
// Equation(s):
// \mem_fwd[5]~107_combout  = ( !memaddr_M[5] & ( (\mem_fwd[3]~2_combout  & ((!memaddr_M[7]) # ((!\Equal9~6_combout ) # ((\SW[5]~input_o  & memaddr_M[4]))))) ) ) # ( memaddr_M[5] & ( (((!\ldmem_M~q ))) # (\mem_fwd[3]~2_combout ) ) )

	.dataa(!\mem_fwd[3]~2_combout ),
	.datab(!memaddr_M[7]),
	.datac(!\ldmem_M~q ),
	.datad(!memaddr_M[4]),
	.datae(!memaddr_M[5]),
	.dataf(!\Equal9~6_combout ),
	.datag(!\SW[5]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~107 .extended_lut = "on";
defparam \mem_fwd[5]~107 .lut_mask = 64'h5555F5F54445F5F5;
defparam \mem_fwd[5]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N19
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \mem_fwd[5]~12 (
// Equation(s):
// \mem_fwd[5]~12_combout  = ( \mem_fwd[5]~111_combout  ) # ( !\mem_fwd[5]~111_combout  & ( \mem_fwd[5]~107_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[5]~107_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[5]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~12 .extended_lut = "off";
defparam \mem_fwd[5]~12 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \mem_fwd[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N10
dffeas \regs[9][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \regs[11][5]~feeder (
// Equation(s):
// \regs[11][5]~feeder_combout  = ( \mem_fwd[5]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][5]~feeder .extended_lut = "off";
defparam \regs[11][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N14
dffeas \regs[11][5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \regs[8][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N43
dffeas \regs[10][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[10][5]~q  & ( \imem~18_combout  & ( (\regs[8][5]~q ) # (\imem~17_combout ) ) ) ) # ( !\regs[10][5]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & \regs[8][5]~q ) ) ) ) # ( \regs[10][5]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[9][5]~q )) # (\imem~17_combout  & ((\regs[11][5]~DUPLICATE_q ))) ) ) ) # ( !\regs[10][5]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[9][5]~q )) # (\imem~17_combout  & ((\regs[11][5]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[9][5]~q ),
	.datab(!\regs[11][5]~DUPLICATE_q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[10][5]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N48
cyclonev_lcell_comb \regs[2][5]~feeder (
// Equation(s):
// \regs[2][5]~feeder_combout  = ( \mem_fwd[5]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][5]~feeder .extended_lut = "off";
defparam \regs[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N49
dffeas \regs[2][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \regs[0][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N26
dffeas \regs[3][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N55
dffeas \regs[1][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N15
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[1][5]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[0][5]~q ))) # (\imem~17_combout  & (\regs[2][5]~q )) ) ) ) # ( !\regs[1][5]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[0][5]~q ))) # 
// (\imem~17_combout  & (\regs[2][5]~q )) ) ) ) # ( \regs[1][5]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[3][5]~q ) ) ) ) # ( !\regs[1][5]~q  & ( !\imem~18_combout  & ( (\imem~17_combout  & \regs[3][5]~q ) ) ) )

	.dataa(!\regs[2][5]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[0][5]~q ),
	.datad(!\regs[3][5]~q ),
	.datae(!\regs[1][5]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N46
dffeas \regs[12][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \regs[13][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \regs[15][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N44
dffeas \regs[14][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[14][5]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[12][5]~q ) ) ) ) # ( !\regs[14][5]~q  & ( \imem~18_combout  & ( (\regs[12][5]~q  & !\imem~17_combout ) ) ) ) # ( \regs[14][5]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[13][5]~q )) # (\imem~17_combout  & ((\regs[15][5]~q ))) ) ) ) # ( !\regs[14][5]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[13][5]~q )) # (\imem~17_combout  & ((\regs[15][5]~q ))) ) ) )

	.dataa(!\regs[12][5]~q ),
	.datab(!\regs[13][5]~q ),
	.datac(!\regs[15][5]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N14
dffeas \regs[5][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N4
dffeas \regs[7][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N33
cyclonev_lcell_comb \regs[6][5]~feeder (
// Equation(s):
// \regs[6][5]~feeder_combout  = ( \mem_fwd[5]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][5]~feeder .extended_lut = "off";
defparam \regs[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N34
dffeas \regs[6][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N37
dffeas \regs[4][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[4][5]~q  & ( \imem~18_combout  & ( (!\imem~17_combout ) # (\regs[6][5]~q ) ) ) ) # ( !\regs[4][5]~q  & ( \imem~18_combout  & ( (\imem~17_combout  & \regs[6][5]~q ) ) ) ) # ( \regs[4][5]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[5][5]~q )) # (\imem~17_combout  & ((\regs[7][5]~q ))) ) ) ) # ( !\regs[4][5]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[5][5]~q )) # (\imem~17_combout  & ((\regs[7][5]~q ))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\regs[5][5]~q ),
	.datac(!\regs[7][5]~q ),
	.datad(!\regs[6][5]~q ),
	.datae(!\regs[4][5]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h272727270055AAFF;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \Mux58~3_combout  & ( \Mux58~1_combout  & ( (!\imem~13_combout ) # ((!\imem~16_combout  & (\Mux58~2_combout )) # (\imem~16_combout  & ((\Mux58~0_combout )))) ) ) ) # ( !\Mux58~3_combout  & ( \Mux58~1_combout  & ( (!\imem~16_combout  
// & (\imem~13_combout  & (\Mux58~2_combout ))) # (\imem~16_combout  & ((!\imem~13_combout ) # ((\Mux58~0_combout )))) ) ) ) # ( \Mux58~3_combout  & ( !\Mux58~1_combout  & ( (!\imem~16_combout  & ((!\imem~13_combout ) # ((\Mux58~2_combout )))) # 
// (\imem~16_combout  & (\imem~13_combout  & ((\Mux58~0_combout )))) ) ) ) # ( !\Mux58~3_combout  & ( !\Mux58~1_combout  & ( (\imem~13_combout  & ((!\imem~16_combout  & (\Mux58~2_combout )) # (\imem~16_combout  & ((\Mux58~0_combout ))))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux58~2_combout ),
	.datad(!\Mux58~0_combout ),
	.datae(!\Mux58~3_combout ),
	.dataf(!\Mux58~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N43
dffeas \RTreg_A[5]_NEW_REG414 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[5]_OTERM415 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[5]_NEW_REG414 .is_wysiwyg = "true";
defparam \RTreg_A[5]_NEW_REG414 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \RTreg_A[5]_NEW_REG412 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[5]_OTERM413 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[5]_NEW_REG412 .is_wysiwyg = "true";
defparam \RTreg_A[5]_NEW_REG412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \RTval_D[5]~3 (
// Equation(s):
// \RTval_D[5]~3_combout  = ( \RTreg_A[5]_OTERM413  & ( (!\RTreg_A[6]_OTERM381  & (((\RTreg_A[5]_OTERM415 )) # (\RTreg_A[6]_OTERM383~_Duplicate_2 ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[5])))) ) ) # ( !\RTreg_A[5]_OTERM413  & ( (!\RTreg_A[6]_OTERM381  & 
// (!\RTreg_A[6]_OTERM383~_Duplicate_2  & (\RTreg_A[5]_OTERM415 ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[5])))) ) )

	.dataa(!\RTreg_A[6]_OTERM381 ),
	.datab(!\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.datac(!\RTreg_A[5]_OTERM415 ),
	.datad(!memaddr_M[5]),
	.datae(gnd),
	.dataf(!\RTreg_A[5]_OTERM413 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[5]~3 .extended_lut = "off";
defparam \RTval_D[5]~3 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RTval_D[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N14
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N3
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (!alufunc_A[0] & (!alufunc_A[1] & (!alufunc_A[2] & alufunc_A[5])))

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0080008000800080;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N41
dffeas \RTreg_A[6]_NEW_REG384 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[6]_OTERM385 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6]_NEW_REG384 .is_wysiwyg = "true";
defparam \RTreg_A[6]_NEW_REG384 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N16
dffeas \regs[9][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \regs[13][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \regs[5][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N49
dffeas \regs[1][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N48
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[1][6]~q  & ( \imem~13_combout  & ( (\imem~16_combout ) # (\regs[9][6]~q ) ) ) ) # ( !\regs[1][6]~q  & ( \imem~13_combout  & ( (\regs[9][6]~q  & !\imem~16_combout ) ) ) ) # ( \regs[1][6]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[13][6]~q )) # (\imem~16_combout  & ((\regs[5][6]~q ))) ) ) ) # ( !\regs[1][6]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[13][6]~q )) # (\imem~16_combout  & ((\regs[5][6]~q ))) ) ) )

	.dataa(!\regs[9][6]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[13][6]~q ),
	.datad(!\regs[5][6]~q ),
	.datae(!\regs[1][6]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N26
dffeas \regs[4][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \regs[12][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N40
dffeas \regs[8][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N14
dffeas \regs[0][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N12
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[0][6]~q  & ( \imem~16_combout  & ( (\imem~13_combout ) # (\regs[4][6]~q ) ) ) ) # ( !\regs[0][6]~q  & ( \imem~16_combout  & ( (\regs[4][6]~q  & !\imem~13_combout ) ) ) ) # ( \regs[0][6]~q  & ( !\imem~16_combout  & ( 
// (!\imem~13_combout  & (\regs[12][6]~q )) # (\imem~13_combout  & ((\regs[8][6]~q ))) ) ) ) # ( !\regs[0][6]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout  & (\regs[12][6]~q )) # (\imem~13_combout  & ((\regs[8][6]~q ))) ) ) )

	.dataa(!\regs[4][6]~q ),
	.datab(!\regs[12][6]~q ),
	.datac(!\regs[8][6]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[0][6]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \regs[7][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N4
dffeas \regs[15][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N28
dffeas \regs[11][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N30
cyclonev_lcell_comb \regs[3][6]~feeder (
// Equation(s):
// \regs[3][6]~feeder_combout  = ( \mem_fwd[6]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][6]~feeder .extended_lut = "off";
defparam \regs[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N31
dffeas \regs[3][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \imem~16_combout  & ( \imem~13_combout  & ( \regs[3][6]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_combout  & ( \regs[11][6]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_combout  & ( \regs[7][6]~q  ) ) ) # ( !\imem~16_combout  & ( 
// !\imem~13_combout  & ( \regs[15][6]~q  ) ) )

	.dataa(!\regs[7][6]~q ),
	.datab(!\regs[15][6]~q ),
	.datac(!\regs[11][6]~q ),
	.datad(!\regs[3][6]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N34
dffeas \regs[6][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N10
dffeas \regs[10][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \regs[14][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N0
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[14][6]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & ((\regs[6][6]~q ))) # (\imem~13_combout  & (\regs[2][6]~q )) ) ) ) # ( !\regs[14][6]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & ((\regs[6][6]~q ))) # 
// (\imem~13_combout  & (\regs[2][6]~q )) ) ) ) # ( \regs[14][6]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout ) # (\regs[10][6]~q ) ) ) ) # ( !\regs[14][6]~q  & ( !\imem~16_combout  & ( (\regs[10][6]~q  & \imem~13_combout ) ) ) )

	.dataa(!\regs[2][6]~q ),
	.datab(!\regs[6][6]~q ),
	.datac(!\regs[10][6]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N6
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~2_combout  & ( \imem~18_combout  & ( (\Mux57~0_combout ) # (\imem~17_combout ) ) ) ) # ( !\Mux57~2_combout  & ( \imem~18_combout  & ( (!\imem~17_combout  & \Mux57~0_combout ) ) ) ) # ( \Mux57~2_combout  & ( !\imem~18_combout  
// & ( (!\imem~17_combout  & (\Mux57~1_combout )) # (\imem~17_combout  & ((\Mux57~3_combout ))) ) ) ) # ( !\Mux57~2_combout  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\Mux57~1_combout )) # (\imem~17_combout  & ((\Mux57~3_combout ))) ) ) )

	.dataa(!\Mux57~1_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux57~0_combout ),
	.datad(!\Mux57~3_combout ),
	.datae(!\Mux57~2_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N8
dffeas \RTreg_A[6]_NEW_REG386 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux57~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[6]_OTERM387 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6]_NEW_REG386 .is_wysiwyg = "true";
defparam \RTreg_A[6]_NEW_REG386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N9
cyclonev_lcell_comb \RTval_D[6]~2 (
// Equation(s):
// \RTval_D[6]~2_combout  = ( \RTreg_A[6]_OTERM387  & ( (!\RTreg_A[6]_OTERM381  & ((!\RTreg_A[6]_OTERM383 ) # ((\RTreg_A[6]_OTERM385 )))) # (\RTreg_A[6]_OTERM381  & (((\memaddr_M[6]~DUPLICATE_q )))) ) ) # ( !\RTreg_A[6]_OTERM387  & ( (!\RTreg_A[6]_OTERM381  
// & (\RTreg_A[6]_OTERM383  & (\RTreg_A[6]_OTERM385 ))) # (\RTreg_A[6]_OTERM381  & (((\memaddr_M[6]~DUPLICATE_q )))) ) )

	.dataa(!\RTreg_A[6]_OTERM381 ),
	.datab(!\RTreg_A[6]_OTERM383 ),
	.datac(!\RTreg_A[6]_OTERM385 ),
	.datad(!\memaddr_M[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RTreg_A[6]_OTERM387 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[6]~2 .extended_lut = "off";
defparam \RTval_D[6]~2 .lut_mask = 64'h025702578ADF8ADF;
defparam \RTval_D[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N2
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N44
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N53
dffeas \memaddr_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector46~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6] .is_wysiwyg = "true";
defparam \memaddr_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N9
cyclonev_lcell_comb \mem_fwd[11]~72 (
// Equation(s):
// \mem_fwd[11]~72_combout  = ( \mem_fwd[29]~1_combout  & ( (!\dmem~6_combout  & dmem_rtl_0_bypass[52]) ) )

	.dataa(!\dmem~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[52]),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[11]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[11]~72 .extended_lut = "off";
defparam \mem_fwd[11]~72 .lut_mask = 64'h0000000000AA00AA;
defparam \mem_fwd[11]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N43
dffeas \RTreg_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[11]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N35
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTreg_A[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~6_combout  = !wmemval_M[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[51]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N8
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \mem_fwd[11]~71 (
// Equation(s):
// \mem_fwd[11]~71_combout  = ( memaddr_M[11] & ( \mem_fwd[29]~1_combout  & ( (!\ldmem_M~q ) # ((!dmem_rtl_0_bypass[51] & ((!dmem_rtl_0_bypass[52]) # (\dmem~6_combout )))) ) ) ) # ( !memaddr_M[11] & ( \mem_fwd[29]~1_combout  & ( (!dmem_rtl_0_bypass[51] & 
// ((!dmem_rtl_0_bypass[52]) # (\dmem~6_combout ))) ) ) ) # ( memaddr_M[11] & ( !\mem_fwd[29]~1_combout  & ( !\ldmem_M~q  ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!dmem_rtl_0_bypass[52]),
	.datad(!\dmem~6_combout ),
	.datae(!memaddr_M[11]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[11]~71 .extended_lut = "off";
defparam \mem_fwd[11]~71 .lut_mask = 64'h0000AAAAC0CCEAEE;
defparam \mem_fwd[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N47
dffeas \regs[6][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N37
dffeas \regs[2][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N44
dffeas \regs[14][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N20
dffeas \regs[10][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N18
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[10][12]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[2][12]~q ) ) ) ) # ( !\regs[10][12]~q  & ( \imem~13_combout  & ( (\regs[2][12]~q  & \imem~16_combout ) ) ) ) # ( \regs[10][12]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[14][12]~q ))) # (\imem~16_combout  & (\regs[6][12]~q )) ) ) ) # ( !\regs[10][12]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[14][12]~q ))) # (\imem~16_combout  & (\regs[6][12]~q )) ) ) )

	.dataa(!\regs[6][12]~q ),
	.datab(!\regs[2][12]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[14][12]~q ),
	.datae(!\regs[10][12]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N41
dffeas \regs[1][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \regs[5][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N2
dffeas \regs[13][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N43
dffeas \regs[9][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[9][12]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[1][12]~q ) ) ) ) # ( !\regs[9][12]~q  & ( \imem~13_combout  & ( (\regs[1][12]~q  & \imem~16_combout ) ) ) ) # ( \regs[9][12]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[13][12]~q ))) # (\imem~16_combout  & (\regs[5][12]~q )) ) ) ) # ( !\regs[9][12]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[13][12]~q ))) # (\imem~16_combout  & (\regs[5][12]~q )) ) ) )

	.dataa(!\regs[1][12]~q ),
	.datab(!\regs[5][12]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[13][12]~q ),
	.datae(!\regs[9][12]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N32
dffeas \regs[4][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \regs[12][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N52
dffeas \regs[8][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N50
dffeas \regs[0][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N48
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[0][12]~q  & ( \imem~13_combout  & ( (\regs[8][12]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[0][12]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & \regs[8][12]~q ) ) ) ) # ( \regs[0][12]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[12][12]~q ))) # (\imem~16_combout  & (\regs[4][12]~q )) ) ) ) # ( !\regs[0][12]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[12][12]~q ))) # (\imem~16_combout  & (\regs[4][12]~q )) ) ) )

	.dataa(!\regs[4][12]~q ),
	.datab(!\regs[12][12]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[8][12]~q ),
	.datae(!\regs[0][12]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N3
cyclonev_lcell_comb \regs[3][12]~feeder (
// Equation(s):
// \regs[3][12]~feeder_combout  = ( \mem_fwd[12]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][12]~feeder .extended_lut = "off";
defparam \regs[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N4
dffeas \regs[3][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N14
dffeas \regs[11][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N16
dffeas \regs[15][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N44
dffeas \regs[7][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N42
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[7][12]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][12]~q ))) # (\imem~16_combout  & (\regs[3][12]~q )) ) ) ) # ( !\regs[7][12]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][12]~q ))) # 
// (\imem~16_combout  & (\regs[3][12]~q )) ) ) ) # ( \regs[7][12]~q  & ( !\imem~13_combout  & ( (\imem~16_combout ) # (\regs[15][12]~q ) ) ) ) # ( !\regs[7][12]~q  & ( !\imem~13_combout  & ( (\regs[15][12]~q  & !\imem~16_combout ) ) ) )

	.dataa(!\regs[3][12]~q ),
	.datab(!\regs[11][12]~q ),
	.datac(!\regs[15][12]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[7][12]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N30
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \imem~17_combout  & ( \imem~18_combout  & ( \Mux51~2_combout  ) ) ) # ( !\imem~17_combout  & ( \imem~18_combout  & ( \Mux51~0_combout  ) ) ) # ( \imem~17_combout  & ( !\imem~18_combout  & ( \Mux51~3_combout  ) ) ) # ( 
// !\imem~17_combout  & ( !\imem~18_combout  & ( \Mux51~1_combout  ) ) )

	.dataa(!\Mux51~2_combout ),
	.datab(!\Mux51~1_combout ),
	.datac(!\Mux51~0_combout ),
	.datad(!\Mux51~3_combout ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N3
cyclonev_lcell_comb \RTval_D[12]~23 (
// Equation(s):
// \RTval_D[12]~23_combout  = ( \Mux51~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[12]~38_combout )))) # (\rt_match_A~combout  & (((\Selector40~3_combout )))) ) ) # ( !\Mux51~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & (\mem_fwd[12]~38_combout ))) # (\rt_match_A~combout  & (((\Selector40~3_combout )))) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\rt_match_A~combout ),
	.datac(!\mem_fwd[12]~38_combout ),
	.datad(!\Selector40~3_combout ),
	.datae(gnd),
	.dataf(!\Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[12]~23 .extended_lut = "off";
defparam \RTval_D[12]~23 .lut_mask = 64'h043704378CBF8CBF;
defparam \RTval_D[12]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \RTreg_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[12] .is_wysiwyg = "true";
defparam \RTreg_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N50
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N14
dffeas \aluin1_A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[13]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N53
dffeas \memaddr_M[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N53
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N24
cyclonev_lcell_comb \mem_fwd[14]~68 (
// Equation(s):
// \mem_fwd[14]~68_combout  = ( \mem_fwd[29]~1_combout  & ( (dmem_rtl_0_bypass[58] & !\dmem~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[58]),
	.datad(!\dmem~6_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~68 .extended_lut = "off";
defparam \mem_fwd[14]~68 .lut_mask = 64'h000000000F000F00;
defparam \mem_fwd[14]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N38
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~4_combout  = ( !wmemval_M[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[57]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N12
cyclonev_lcell_comb \mem_fwd[14]~67 (
// Equation(s):
// \mem_fwd[14]~67_combout  = ( memaddr_M[14] & ( \mem_fwd[29]~1_combout  & ( (!\ldmem_M~q ) # ((!dmem_rtl_0_bypass[57] & ((!dmem_rtl_0_bypass[58]) # (\dmem~6_combout )))) ) ) ) # ( !memaddr_M[14] & ( \mem_fwd[29]~1_combout  & ( (!dmem_rtl_0_bypass[57] & 
// ((!dmem_rtl_0_bypass[58]) # (\dmem~6_combout ))) ) ) ) # ( memaddr_M[14] & ( !\mem_fwd[29]~1_combout  & ( !\ldmem_M~q  ) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!\ldmem_M~q ),
	.datac(!dmem_rtl_0_bypass[57]),
	.datad(!\dmem~6_combout ),
	.datae(!memaddr_M[14]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~67 .extended_lut = "off";
defparam \mem_fwd[14]~67 .lut_mask = 64'h0000CCCCA0F0ECFC;
defparam \mem_fwd[14]~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000014104A020026101800FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N36
cyclonev_lcell_comb \mem_fwd[14]~37 (
// Equation(s):
// \mem_fwd[14]~37_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( ((\mem_fwd[31]~6_combout ) # (\mem_fwd[14]~67_combout )) # (\mem_fwd[14]~68_combout ) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (((\mem_fwd[14]~68_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\mem_fwd[31]~6_combout )) # (\mem_fwd[14]~67_combout ) 
// ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (((\mem_fwd[14]~68_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\mem_fwd[31]~6_combout )) # 
// (\mem_fwd[14]~67_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\mem_fwd[31]~6_combout ) # (\mem_fwd[14]~67_combout ) ) ) )

	.dataa(!\mem_fwd[14]~68_combout ),
	.datab(!\mem_fwd[14]~67_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\mem_fwd[31]~6_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~37 .extended_lut = "off";
defparam \mem_fwd[14]~37 .lut_mask = 64'h33FF37FF73FF77FF;
defparam \mem_fwd[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \imem~17_Duplicate_217 (
// Equation(s):
// \imem~17_Duplicate_218  = ( \imem~0_combout  & ( \imem~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_Duplicate_218 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17_Duplicate_217 .extended_lut = "off";
defparam \imem~17_Duplicate_217 .lut_mask = 64'h000000000000FFFF;
defparam \imem~17_Duplicate_217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N50
dffeas \regs[13][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N52
dffeas \regs[5][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \regs[1][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N56
dffeas \regs[9][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[9][14]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[1][14]~q ) ) ) ) # ( !\regs[9][14]~q  & ( \imem~13_combout  & ( (\imem~16_combout  & \regs[1][14]~q ) ) ) ) # ( \regs[9][14]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[13][14]~q )) # (\imem~16_combout  & ((\regs[5][14]~q ))) ) ) ) # ( !\regs[9][14]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[13][14]~q )) # (\imem~16_combout  & ((\regs[5][14]~q ))) ) ) )

	.dataa(!\regs[13][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[1][14]~q ),
	.datae(!\regs[9][14]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N4
dffeas \regs[6][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N14
dffeas \regs[14][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N46
dffeas \regs[2][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N8
dffeas \regs[10][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N30
cyclonev_lcell_comb \imem~13_Duplicate_252 (
// Equation(s):
// \imem~13_Duplicate_253  = ( \imem~11_combout  & ( (\imem~0_combout  & ((!\PC~56_combout  & (!\PC~57_combout  & !\imem~12_combout )) # (\PC~56_combout  & (\PC~57_combout )))) ) ) # ( !\imem~11_combout  & ( (!\PC~56_combout  & (!\PC~57_combout  & 
// (!\imem~12_combout  & \imem~0_combout ))) ) )

	.dataa(!\PC~56_combout ),
	.datab(!\PC~57_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_Duplicate_253 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13_Duplicate_252 .extended_lut = "off";
defparam \imem~13_Duplicate_252 .lut_mask = 64'h0080008000910091;
defparam \imem~13_Duplicate_252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[10][14]~q  & ( \imem~13_Duplicate_253  & ( (!\imem~16_combout ) # (\regs[2][14]~q ) ) ) ) # ( !\regs[10][14]~q  & ( \imem~13_Duplicate_253  & ( (\imem~16_combout  & \regs[2][14]~q ) ) ) ) # ( \regs[10][14]~q  & ( 
// !\imem~13_Duplicate_253  & ( (!\imem~16_combout  & ((\regs[14][14]~q ))) # (\imem~16_combout  & (\regs[6][14]~q )) ) ) ) # ( !\regs[10][14]~q  & ( !\imem~13_Duplicate_253  & ( (!\imem~16_combout  & ((\regs[14][14]~q ))) # (\imem~16_combout  & 
// (\regs[6][14]~q )) ) ) )

	.dataa(!\regs[6][14]~q ),
	.datab(!\regs[14][14]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[2][14]~q ),
	.datae(!\regs[10][14]~q ),
	.dataf(!\imem~13_Duplicate_253 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N28
dffeas \regs[4][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N30
cyclonev_lcell_comb \regs[0][14]~feeder (
// Equation(s):
// \regs[0][14]~feeder_combout  = ( \mem_fwd[14]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[14]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][14]~feeder .extended_lut = "off";
defparam \regs[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N32
dffeas \regs[0][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N39
cyclonev_lcell_comb \imem~16_Duplicate_242 (
// Equation(s):
// \imem~16_Duplicate_243  = ( \imem~14_combout  & ( \PC~57_combout  & ( (\PC~56_combout  & \imem~0_combout ) ) ) ) # ( \imem~14_combout  & ( !\PC~57_combout  & ( (!\PC~56_combout  & (!\imem~15_combout  & \imem~0_combout )) ) ) ) # ( !\imem~14_combout  & ( 
// !\PC~57_combout  & ( (!\PC~56_combout  & (!\imem~15_combout  & \imem~0_combout )) ) ) )

	.dataa(!\PC~56_combout ),
	.datab(gnd),
	.datac(!\imem~15_combout ),
	.datad(!\imem~0_combout ),
	.datae(!\imem~14_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_Duplicate_243 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16_Duplicate_242 .extended_lut = "off";
defparam \imem~16_Duplicate_242 .lut_mask = 64'h00A000A000000055;
defparam \imem~16_Duplicate_242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N20
dffeas \regs[8][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \regs[12][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N48
cyclonev_lcell_comb \imem~13_Duplicate_240 (
// Equation(s):
// \imem~13_Duplicate_241  = ( \imem~11_combout  & ( (\imem~0_combout  & ((!\PC~56_combout  & (!\imem~12_combout  & !\PC~57_combout )) # (\PC~56_combout  & ((\PC~57_combout ))))) ) ) # ( !\imem~11_combout  & ( (!\imem~12_combout  & (!\PC~56_combout  & 
// (!\PC~57_combout  & \imem~0_combout ))) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\PC~56_combout ),
	.datac(!\PC~57_combout ),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_Duplicate_241 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13_Duplicate_240 .extended_lut = "off";
defparam \imem~13_Duplicate_240 .lut_mask = 64'h0080008000830083;
defparam \imem~13_Duplicate_240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N15
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \regs[12][14]~q  & ( \imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243  & ((\regs[8][14]~q ))) # (\imem~16_Duplicate_243  & (\regs[0][14]~q )) ) ) ) # ( !\regs[12][14]~q  & ( \imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243  & 
// ((\regs[8][14]~q ))) # (\imem~16_Duplicate_243  & (\regs[0][14]~q )) ) ) ) # ( \regs[12][14]~q  & ( !\imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243 ) # (\regs[4][14]~q ) ) ) ) # ( !\regs[12][14]~q  & ( !\imem~13_Duplicate_241  & ( (\regs[4][14]~q  & 
// \imem~16_Duplicate_243 ) ) ) )

	.dataa(!\regs[4][14]~q ),
	.datab(!\regs[0][14]~q ),
	.datac(!\imem~16_Duplicate_243 ),
	.datad(!\regs[8][14]~q ),
	.datae(!\regs[12][14]~q ),
	.dataf(!\imem~13_Duplicate_241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N35
dffeas \regs[11][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N55
dffeas \regs[3][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \regs[7][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N10
dffeas \regs[15][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N54
cyclonev_lcell_comb \Mux49~3_Duplicate (
// Equation(s):
// \Mux49~3_Duplicate_6  = ( \imem~16_combout  & ( \imem~13_Duplicate_253  & ( \regs[3][14]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_Duplicate_253  & ( \regs[11][14]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_Duplicate_253  & ( \regs[7][14]~q  ) ) ) # 
// ( !\imem~16_combout  & ( !\imem~13_Duplicate_253  & ( \regs[15][14]~q  ) ) )

	.dataa(!\regs[11][14]~q ),
	.datab(!\regs[3][14]~q ),
	.datac(!\regs[7][14]~q ),
	.datad(!\regs[15][14]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_Duplicate_253 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3_Duplicate .extended_lut = "off";
defparam \Mux49~3_Duplicate .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux49~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N27
cyclonev_lcell_comb \imem~18_Duplicate_219 (
// Equation(s):
// \imem~18_Duplicate_220  = ( !\imem~10_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_Duplicate_220 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18_Duplicate_219 .extended_lut = "off";
defparam \imem~18_Duplicate_219 .lut_mask = 64'h00FF00FF00000000;
defparam \imem~18_Duplicate_219 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~3_Duplicate_6  & ( \imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & ((\Mux49~0_combout ))) # (\imem~17_Duplicate_218  & (\Mux49~2_combout )) ) ) ) # ( !\Mux49~3_Duplicate_6  & ( \imem~18_Duplicate_220  & ( 
// (!\imem~17_Duplicate_218  & ((\Mux49~0_combout ))) # (\imem~17_Duplicate_218  & (\Mux49~2_combout )) ) ) ) # ( \Mux49~3_Duplicate_6  & ( !\imem~18_Duplicate_220  & ( (\Mux49~1_combout ) # (\imem~17_Duplicate_218 ) ) ) ) # ( !\Mux49~3_Duplicate_6  & ( 
// !\imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & \Mux49~1_combout ) ) ) )

	.dataa(!\imem~17_Duplicate_218 ),
	.datab(!\Mux49~1_combout ),
	.datac(!\Mux49~2_combout ),
	.datad(!\Mux49~0_combout ),
	.datae(!\Mux49~3_Duplicate_6 ),
	.dataf(!\imem~18_Duplicate_220 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h2222777705AF05AF;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N0
cyclonev_lcell_comb \RTval_D[14]~21 (
// Equation(s):
// \RTval_D[14]~21_combout  = ( \Mux49~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[14]~37_combout )))) # (\rt_match_A~combout  & (((\Selector38~5_combout )))) ) ) # ( !\Mux49~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & (\mem_fwd[14]~37_combout ))) # (\rt_match_A~combout  & (((\Selector38~5_combout )))) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\rt_match_A~combout ),
	.datac(!\mem_fwd[14]~37_combout ),
	.datad(!\Selector38~5_combout ),
	.datae(gnd),
	.dataf(!\Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[14]~21 .extended_lut = "off";
defparam \RTval_D[14]~21 .lut_mask = 64'h043704378CBF8CBF;
defparam \RTval_D[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N2
dffeas \RTreg_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[14]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[14] .is_wysiwyg = "true";
defparam \RTreg_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N35
dffeas \aluin2_A[14]_NEW_REG936 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[14]_OTERM937 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[14]_NEW_REG936 .is_wysiwyg = "true";
defparam \aluin2_A[14]_NEW_REG936 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N27
cyclonev_lcell_comb \aluin2_A~20 (
// Equation(s):
// \aluin2_A~20_combout  = ( \aluin2_A[14]_OTERM937  & ( (!\aluin2_A[4]_OTERM307  & ((RTreg_A[14]))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[4]_OTERM305 )) ) ) # ( !\aluin2_A[14]_OTERM937  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[14]) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(gnd),
	.datac(!\aluin2_A[4]_OTERM305 ),
	.datad(!RTreg_A[14]),
	.datae(gnd),
	.dataf(!\aluin2_A[14]_OTERM937 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~20 .extended_lut = "off";
defparam \aluin2_A~20 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \aluin2_A~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \aluin2_A[12]_NEW_REG932 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[12]_OTERM933 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12]_NEW_REG932 .is_wysiwyg = "true";
defparam \aluin2_A[12]_NEW_REG932 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N15
cyclonev_lcell_comb \aluin2_A~22 (
// Equation(s):
// \aluin2_A~22_combout  = ( \aluin2_A[4]_OTERM305  & ( (!\aluin2_A[4]_OTERM307  & ((RTreg_A[12]))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[12]_OTERM933 )) ) ) # ( !\aluin2_A[4]_OTERM305  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[12]) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(gnd),
	.datac(!\aluin2_A[12]_OTERM933 ),
	.datad(!RTreg_A[12]),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~22 .extended_lut = "off";
defparam \aluin2_A~22 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \aluin2_A~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = ( \aluin1_A[14]~DUPLICATE_q  & ( aluin1_A[12] & ( (\aluin2_A~22_combout  & (\aluin2_A~20_combout  & (!\aluin2_A~21_combout  $ (\aluin1_A[13]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( aluin1_A[12] & ( 
// (\aluin2_A~22_combout  & (!\aluin2_A~20_combout  & (!\aluin2_A~21_combout  $ (\aluin1_A[13]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[14]~DUPLICATE_q  & ( !aluin1_A[12] & ( (!\aluin2_A~22_combout  & (\aluin2_A~20_combout  & (!\aluin2_A~21_combout  $ 
// (\aluin1_A[13]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( !aluin1_A[12] & ( (!\aluin2_A~22_combout  & (!\aluin2_A~20_combout  & (!\aluin2_A~21_combout  $ (\aluin1_A[13]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A~22_combout ),
	.datab(!\aluin2_A~21_combout ),
	.datac(!\aluin1_A[13]~DUPLICATE_q ),
	.datad(!\aluin2_A~20_combout ),
	.datae(!\aluin1_A[14]~DUPLICATE_q ),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~3 .extended_lut = "off";
defparam \Equal6~3 .lut_mask = 64'h8200008241000041;
defparam \Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N56
dffeas \aluin1_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[26]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N26
dffeas \memaddr_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25] .is_wysiwyg = "true";
defparam \memaddr_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y16_N14
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N10
dffeas \RTreg_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[25] .is_wysiwyg = "true";
defparam \RTreg_A[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N30
cyclonev_lcell_comb \wmemval_M[25]~feeder (
// Equation(s):
// \wmemval_M[25]~feeder_combout  = ( RTreg_A[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTreg_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[25]~feeder .extended_lut = "off";
defparam \wmemval_M[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N31
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X41_Y16_N47
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y16_N45
cyclonev_lcell_comb \mem_fwd[25]~23 (
// Equation(s):
// \mem_fwd[25]~23_combout  = ( dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( ((!dmem_rtl_0_bypass[80]) # ((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) # (\dmem~6_combout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (dmem_rtl_0_bypass[80] & (!\dmem~6_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!dmem_rtl_0_bypass[80]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[80] & 
// (!\dmem~6_combout  & \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[80]),
	.datac(!\dmem~6_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[25]~23 .extended_lut = "off";
defparam \mem_fwd[25]~23 .lut_mask = 64'h0020CFEF1030DFFF;
defparam \mem_fwd[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N45
cyclonev_lcell_comb \mem_fwd[25]~24 (
// Equation(s):
// \mem_fwd[25]~24_combout  = ( memaddr_M[25] & ( \mem_fwd[25]~23_combout  & ( ((!\ldmem_M~q ) # (\mem_fwd[31]~6_combout )) # (\mem_fwd[29]~1_combout ) ) ) ) # ( !memaddr_M[25] & ( \mem_fwd[25]~23_combout  & ( (\mem_fwd[31]~6_combout ) # 
// (\mem_fwd[29]~1_combout ) ) ) ) # ( memaddr_M[25] & ( !\mem_fwd[25]~23_combout  & ( (!\ldmem_M~q ) # (\mem_fwd[31]~6_combout ) ) ) ) # ( !memaddr_M[25] & ( !\mem_fwd[25]~23_combout  & ( \mem_fwd[31]~6_combout  ) ) )

	.dataa(!\mem_fwd[29]~1_combout ),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(!\mem_fwd[31]~6_combout ),
	.datae(!memaddr_M[25]),
	.dataf(!\mem_fwd[25]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[25]~24 .extended_lut = "off";
defparam \mem_fwd[25]~24 .lut_mask = 64'h00FFF0FF55FFF5FF;
defparam \mem_fwd[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N49
dffeas \regs[2][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N32
dffeas \regs[1][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N35
dffeas \regs[3][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N59
dffeas \regs[0][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \imem~88_Duplicate (
// Equation(s):
// \imem~88_Duplicate_146  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_146 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate .extended_lut = "off";
defparam \imem~88_Duplicate .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \Mux6~0_Duplicate (
// Equation(s):
// \Mux6~0_Duplicate_6  = ( \imem~88_Duplicate_146  & ( \imem~135_combout  & ( \regs[3][25]~q  ) ) ) # ( !\imem~88_Duplicate_146  & ( \imem~135_combout  & ( \regs[2][25]~q  ) ) ) # ( \imem~88_Duplicate_146  & ( !\imem~135_combout  & ( \regs[1][25]~q  ) ) ) # 
// ( !\imem~88_Duplicate_146  & ( !\imem~135_combout  & ( \regs[0][25]~q  ) ) )

	.dataa(!\regs[2][25]~q ),
	.datab(!\regs[1][25]~q ),
	.datac(!\regs[3][25]~q ),
	.datad(!\regs[0][25]~q ),
	.datae(!\imem~88_Duplicate_146 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0_Duplicate .extended_lut = "off";
defparam \Mux6~0_Duplicate .lut_mask = 64'h00FF333355550F0F;
defparam \Mux6~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N8
dffeas \regs[6][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N28
dffeas \regs[7][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N34
dffeas \regs[5][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N4
dffeas \regs[4][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \imem~88_Duplicate_147 (
// Equation(s):
// \imem~88_Duplicate_148  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_148 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_147 .extended_lut = "off";
defparam \imem~88_Duplicate_147 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~88_Duplicate_147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N48
cyclonev_lcell_comb \Mux6~1_Duplicate (
// Equation(s):
// \Mux6~1_Duplicate_7  = ( \regs[4][25]~q  & ( \imem~88_Duplicate_148  & ( (!\imem~135_combout  & ((\regs[5][25]~q ))) # (\imem~135_combout  & (\regs[7][25]~q )) ) ) ) # ( !\regs[4][25]~q  & ( \imem~88_Duplicate_148  & ( (!\imem~135_combout  & 
// ((\regs[5][25]~q ))) # (\imem~135_combout  & (\regs[7][25]~q )) ) ) ) # ( \regs[4][25]~q  & ( !\imem~88_Duplicate_148  & ( (!\imem~135_combout ) # (\regs[6][25]~q ) ) ) ) # ( !\regs[4][25]~q  & ( !\imem~88_Duplicate_148  & ( (\regs[6][25]~q  & 
// \imem~135_combout ) ) ) )

	.dataa(!\regs[6][25]~q ),
	.datab(!\regs[7][25]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\imem~88_Duplicate_148 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1_Duplicate .extended_lut = "off";
defparam \Mux6~1_Duplicate .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux6~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N36
cyclonev_lcell_comb \regs[9][25]~feeder (
// Equation(s):
// \regs[9][25]~feeder_combout  = ( \mem_fwd[25]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][25]~feeder .extended_lut = "off";
defparam \regs[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N38
dffeas \regs[9][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N52
dffeas \regs[8][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N37
dffeas \regs[11][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \regs[10][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \regs[10][25]~q  & ( \imem~88_Duplicate_150  & ( (!\imem~135_combout  & (\regs[9][25]~q )) # (\imem~135_combout  & ((\regs[11][25]~q ))) ) ) ) # ( !\regs[10][25]~q  & ( \imem~88_Duplicate_150  & ( (!\imem~135_combout  & 
// (\regs[9][25]~q )) # (\imem~135_combout  & ((\regs[11][25]~q ))) ) ) ) # ( \regs[10][25]~q  & ( !\imem~88_Duplicate_150  & ( (\regs[8][25]~q ) # (\imem~135_combout ) ) ) ) # ( !\regs[10][25]~q  & ( !\imem~88_Duplicate_150  & ( (!\imem~135_combout  & 
// \regs[8][25]~q ) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\regs[9][25]~q ),
	.datac(!\regs[8][25]~q ),
	.datad(!\regs[11][25]~q ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\imem~88_Duplicate_150 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N32
dffeas \regs[15][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N52
dffeas \regs[13][25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N37
dffeas \regs[14][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N12
cyclonev_lcell_comb \regs[12][25]~feeder (
// Equation(s):
// \regs[12][25]~feeder_combout  = ( \mem_fwd[25]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][25]~feeder .extended_lut = "off";
defparam \regs[12][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N14
dffeas \regs[12][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N57
cyclonev_lcell_comb \imem~88_Duplicate_151 (
// Equation(s):
// \imem~88_Duplicate_152  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_152 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_151 .extended_lut = "off";
defparam \imem~88_Duplicate_151 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~88_Duplicate_151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N6
cyclonev_lcell_comb \Mux6~3_Duplicate (
// Equation(s):
// \Mux6~3_Duplicate_8  = ( \imem~135_combout  & ( \imem~88_Duplicate_152  & ( \regs[15][25]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_152  & ( \regs[13][25]~DUPLICATE_q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_152  & ( 
// \regs[14][25]~q  ) ) ) # ( !\imem~135_combout  & ( !\imem~88_Duplicate_152  & ( \regs[12][25]~q  ) ) )

	.dataa(!\regs[15][25]~q ),
	.datab(!\regs[13][25]~DUPLICATE_q ),
	.datac(!\regs[14][25]~q ),
	.datad(!\regs[12][25]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_152 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_Duplicate_8 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3_Duplicate .extended_lut = "off";
defparam \Mux6~3_Duplicate .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux6~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~2_combout  & ( \Mux6~3_Duplicate_8  & ( (!\imem~87_combout ) # ((!\imem~89_combout  & (\Mux6~0_Duplicate_6 )) # (\imem~89_combout  & ((\Mux6~1_Duplicate_7 )))) ) ) ) # ( !\Mux6~2_combout  & ( \Mux6~3_Duplicate_8  & ( 
// (!\imem~89_combout  & (\Mux6~0_Duplicate_6  & ((\imem~87_combout )))) # (\imem~89_combout  & (((!\imem~87_combout ) # (\Mux6~1_Duplicate_7 )))) ) ) ) # ( \Mux6~2_combout  & ( !\Mux6~3_Duplicate_8  & ( (!\imem~89_combout  & (((!\imem~87_combout )) # 
// (\Mux6~0_Duplicate_6 ))) # (\imem~89_combout  & (((\Mux6~1_Duplicate_7  & \imem~87_combout )))) ) ) ) # ( !\Mux6~2_combout  & ( !\Mux6~3_Duplicate_8  & ( (\imem~87_combout  & ((!\imem~89_combout  & (\Mux6~0_Duplicate_6 )) # (\imem~89_combout  & 
// ((\Mux6~1_Duplicate_7 ))))) ) ) )

	.dataa(!\imem~89_combout ),
	.datab(!\Mux6~0_Duplicate_6 ),
	.datac(!\Mux6~1_Duplicate_7 ),
	.datad(!\imem~87_combout ),
	.datae(!\Mux6~2_combout ),
	.dataf(!\Mux6~3_Duplicate_8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N42
cyclonev_lcell_comb \RSval_D[25]~10 (
// Equation(s):
// \RSval_D[25]~10_combout  = ( \Mux6~4_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[25]~24_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector27~2_combout ))) ) ) ) # ( !\Mux6~4_combout  & ( \rs_match_M~_Duplicate_2  
// & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[25]~24_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector27~2_combout ))) ) ) ) # ( \Mux6~4_combout  & ( !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector27~2_combout ) ) ) ) # ( 
// !\Mux6~4_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\rs_match_A~_Duplicate_3  & \Selector27~2_combout ) ) ) )

	.dataa(!\mem_fwd[25]~24_combout ),
	.datab(gnd),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\Selector27~2_combout ),
	.datae(!\Mux6~4_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[25]~10 .extended_lut = "off";
defparam \RSval_D[25]~10 .lut_mask = 64'h000FF0FF505F505F;
defparam \RSval_D[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N56
dffeas \aluin1_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[25]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25] .is_wysiwyg = "true";
defparam \aluin1_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N30
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \aluin2_A~9_combout  & ( (!alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q  $ (aluin1_A[25])))) # (alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q ))) ) ) # ( 
// !\aluin2_A~9_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[1]~DUPLICATE_q ) # (!aluin1_A[25]))))) # (alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[25])))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!aluin1_A[25]),
	.datae(gnd),
	.dataf(!\aluin2_A~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0E680E6868C268C2;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \Selector27~0_combout  & ( ((\Selector36~0_combout  & pcpred_A[25])) # (\Selector34~0_combout ) ) ) # ( !\Selector27~0_combout  & ( (\Selector36~0_combout  & pcpred_A[25]) ) )

	.dataa(gnd),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector34~0_combout ),
	.datad(!pcpred_A[25]),
	.datae(gnd),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N15
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \aluin1_A[31]~DUPLICATE_q  & ( (!alufunc_A[0] & \Selector51~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(!\Selector51~0_combout ),
	.datae(gnd),
	.dataf(!\aluin1_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h0000000000F000F0;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N38
dffeas \alufunc_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N8
dffeas \regs[3][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N37
dffeas \regs[11][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N55
dffeas \regs[15][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N50
dffeas \regs[7][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[7][24]~q  & ( \imem~16_combout  & ( (!\imem~13_combout ) # (\regs[3][24]~q ) ) ) ) # ( !\regs[7][24]~q  & ( \imem~16_combout  & ( (\regs[3][24]~q  & \imem~13_combout ) ) ) ) # ( \regs[7][24]~q  & ( !\imem~16_combout  & ( 
// (!\imem~13_combout  & ((\regs[15][24]~q ))) # (\imem~13_combout  & (\regs[11][24]~q )) ) ) ) # ( !\regs[7][24]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout  & ((\regs[15][24]~q ))) # (\imem~13_combout  & (\regs[11][24]~q )) ) ) )

	.dataa(!\regs[3][24]~q ),
	.datab(!\regs[11][24]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[15][24]~q ),
	.datae(!\regs[7][24]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \regs[0][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N10
dffeas \regs[4][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N34
dffeas \regs[12][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N34
dffeas \regs[8][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N30
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \imem~13_combout  & ( \imem~16_combout  & ( \regs[0][24]~q  ) ) ) # ( !\imem~13_combout  & ( \imem~16_combout  & ( \regs[4][24]~q  ) ) ) # ( \imem~13_combout  & ( !\imem~16_combout  & ( \regs[8][24]~q  ) ) ) # ( !\imem~13_combout  & 
// ( !\imem~16_combout  & ( \regs[12][24]~q  ) ) )

	.dataa(!\regs[0][24]~q ),
	.datab(!\regs[4][24]~q ),
	.datac(!\regs[12][24]~q ),
	.datad(!\regs[8][24]~q ),
	.datae(!\imem~13_combout ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N0
cyclonev_lcell_comb \imem~18_Duplicate (
// Equation(s):
// \imem~18_Duplicate_194  = ( !\imem~10_combout  & ( \imem~0_combout  ) )

	.dataa(!\imem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_Duplicate_194 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18_Duplicate .extended_lut = "off";
defparam \imem~18_Duplicate .lut_mask = 64'h5555555500000000;
defparam \imem~18_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N24
cyclonev_lcell_comb \imem~17_Duplicate (
// Equation(s):
// \imem~17_Duplicate_193  = ( \imem~5_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_Duplicate_193 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17_Duplicate .extended_lut = "off";
defparam \imem~17_Duplicate .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~17_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N41
dffeas \regs[1][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N16
dffeas \regs[13][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \regs[5][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N55
dffeas \regs[9][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N54
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[9][24]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[1][24]~q ) ) ) ) # ( !\regs[9][24]~q  & ( \imem~13_combout  & ( (\regs[1][24]~q  & \imem~16_combout ) ) ) ) # ( \regs[9][24]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[13][24]~q )) # (\imem~16_combout  & ((\regs[5][24]~q ))) ) ) ) # ( !\regs[9][24]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[13][24]~q )) # (\imem~16_combout  & ((\regs[5][24]~q ))) ) ) )

	.dataa(!\regs[1][24]~q ),
	.datab(!\regs[13][24]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[5][24]~q ),
	.datae(!\regs[9][24]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N0
cyclonev_lcell_comb \regs[14][24]~feeder (
// Equation(s):
// \regs[14][24]~feeder_combout  = ( \mem_fwd[24]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][24]~feeder .extended_lut = "off";
defparam \regs[14][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N2
dffeas \regs[14][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N52
dffeas \regs[2][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N7
dffeas \regs[10][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N6
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[10][24]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[2][24]~q ) ) ) ) # ( !\regs[10][24]~q  & ( \imem~13_combout  & ( (\regs[2][24]~q  & \imem~16_combout ) ) ) ) # ( \regs[10][24]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[14][24]~q )) # (\imem~16_combout  & ((\regs[6][24]~q ))) ) ) ) # ( !\regs[10][24]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[14][24]~q )) # (\imem~16_combout  & ((\regs[6][24]~q ))) ) ) )

	.dataa(!\regs[14][24]~q ),
	.datab(!\regs[2][24]~q ),
	.datac(!\regs[6][24]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[10][24]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N51
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~1_combout  & ( \Mux39~2_combout  & ( (!\imem~18_Duplicate_194  & (((!\imem~17_Duplicate_193 )) # (\Mux39~3_combout ))) # (\imem~18_Duplicate_194  & (((\imem~17_Duplicate_193 ) # (\Mux39~0_combout )))) ) ) ) # ( 
// !\Mux39~1_combout  & ( \Mux39~2_combout  & ( (!\imem~18_Duplicate_194  & (\Mux39~3_combout  & ((\imem~17_Duplicate_193 )))) # (\imem~18_Duplicate_194  & (((\imem~17_Duplicate_193 ) # (\Mux39~0_combout )))) ) ) ) # ( \Mux39~1_combout  & ( !\Mux39~2_combout 
//  & ( (!\imem~18_Duplicate_194  & (((!\imem~17_Duplicate_193 )) # (\Mux39~3_combout ))) # (\imem~18_Duplicate_194  & (((\Mux39~0_combout  & !\imem~17_Duplicate_193 )))) ) ) ) # ( !\Mux39~1_combout  & ( !\Mux39~2_combout  & ( (!\imem~18_Duplicate_194  & 
// (\Mux39~3_combout  & ((\imem~17_Duplicate_193 )))) # (\imem~18_Duplicate_194  & (((\Mux39~0_combout  & !\imem~17_Duplicate_193 )))) ) ) )

	.dataa(!\Mux39~3_combout ),
	.datab(!\Mux39~0_combout ),
	.datac(!\imem~18_Duplicate_194 ),
	.datad(!\imem~17_Duplicate_193 ),
	.datae(!\Mux39~1_combout ),
	.dataf(!\Mux39~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N39
cyclonev_lcell_comb \RTval_D[24]~11 (
// Equation(s):
// \RTval_D[24]~11_combout  = ( \Mux39~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[24]~26_combout )))) # (\rt_match_A~combout  & (((\Selector28~2_combout )))) ) ) # ( !\Mux39~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & (\mem_fwd[24]~26_combout ))) # (\rt_match_A~combout  & (((\Selector28~2_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\mem_fwd[24]~26_combout ),
	.datad(!\Selector28~2_combout ),
	.datae(gnd),
	.dataf(!\Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[24]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[24]~11 .extended_lut = "off";
defparam \RTval_D[24]~11 .lut_mask = 64'h025702578ADF8ADF;
defparam \RTval_D[24]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N41
dffeas \RTreg_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[24]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[24] .is_wysiwyg = "true";
defparam \RTreg_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \aluin2_A~10 (
// Equation(s):
// \aluin2_A~10_combout  = ( \aluin2_A[22]_OTERM931  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (\aluin2_A[4]_OTERM307 ) # (RTreg_A[24]) ) ) ) # ( !\aluin2_A[22]_OTERM931  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (RTreg_A[24] & !\aluin2_A[4]_OTERM307 ) ) ) 
// ) # ( \aluin2_A[22]_OTERM931  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (RTreg_A[24] & !\aluin2_A[4]_OTERM307 ) ) ) ) # ( !\aluin2_A[22]_OTERM931  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (RTreg_A[24] & !\aluin2_A[4]_OTERM307 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!RTreg_A[24]),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(!\aluin2_A[22]_OTERM931 ),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~10 .extended_lut = "off";
defparam \aluin2_A~10 .lut_mask = 64'h0F000F000F000FFF;
defparam \aluin2_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( alufunc_A[1] & ( \aluin2_A~10_combout  & ( (!alufunc_A[0] & (!alufunc_A[3] $ (\aluin1_A[24]~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[1] & ( \aluin2_A~10_combout  & ( !alufunc_A[3] $ (((!alufunc_A[0] & !\aluin1_A[24]~DUPLICATE_q ))) 
// ) ) ) # ( alufunc_A[1] & ( !\aluin2_A~10_combout  & ( (!alufunc_A[0] & (!alufunc_A[3] $ (!\aluin1_A[24]~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[1] & ( !\aluin2_A~10_combout  & ( !alufunc_A[3] $ (((!alufunc_A[0]) # (!\aluin1_A[24]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!\aluin1_A[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!alufunc_A[1]),
	.dataf(!\aluin2_A~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h363628286C6C8282;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \rs_match_M~_Duplicate_3 (
// Equation(s):
// \rs_match_M~_Duplicate_4  = ( !\Equal0~0_combout  & ( \imem~89_combout  & ( (destreg_M[2] & (\rs_match_M~0_combout  & (!destreg_M[0] $ (\imem~88_combout )))) ) ) ) # ( !\Equal0~0_combout  & ( !\imem~89_combout  & ( (!destreg_M[2] & (\rs_match_M~0_combout  
// & (!destreg_M[0] $ (\imem~88_combout )))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(!\imem~88_combout ),
	.datad(!\rs_match_M~0_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~_Duplicate_4 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~_Duplicate_3 .extended_lut = "off";
defparam \rs_match_M~_Duplicate_3 .lut_mask = 64'h0084000000210000;
defparam \rs_match_M~_Duplicate_3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \aluin1_A[1]_NEW_REG886 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rs_match_M~_Duplicate_4 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[1]_OTERM887 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1]_NEW_REG886 .is_wysiwyg = "true";
defparam \aluin1_A[1]_NEW_REG886 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N44
dffeas \RTreg_A[0]_NEW_REG404 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[0]_OTERM405 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[0]_NEW_REG404 .is_wysiwyg = "true";
defparam \RTreg_A[0]_NEW_REG404 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N29
dffeas \regs[8][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \regs[12][0]~feeder (
// Equation(s):
// \regs[12][0]~feeder_combout  = ( \mem_fwd[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][0]~feeder .extended_lut = "off";
defparam \regs[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N8
dffeas \regs[12][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N20
dffeas \regs[4][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N9
cyclonev_lcell_comb \imem~89_Duplicate_185 (
// Equation(s):
// \imem~89_Duplicate_186  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_186 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_185 .extended_lut = "off";
defparam \imem~89_Duplicate_185 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~89_Duplicate_185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N50
dffeas \regs[0][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[0][0]~q  & ( \imem~87_combout  & ( (!\imem~89_Duplicate_186 ) # (\regs[4][0]~q ) ) ) ) # ( !\regs[0][0]~q  & ( \imem~87_combout  & ( (\regs[4][0]~q  & \imem~89_Duplicate_186 ) ) ) ) # ( \regs[0][0]~q  & ( !\imem~87_combout  & ( 
// (!\imem~89_Duplicate_186  & (\regs[8][0]~q )) # (\imem~89_Duplicate_186  & ((\regs[12][0]~DUPLICATE_q ))) ) ) ) # ( !\regs[0][0]~q  & ( !\imem~87_combout  & ( (!\imem~89_Duplicate_186  & (\regs[8][0]~q )) # (\imem~89_Duplicate_186  & 
// ((\regs[12][0]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[8][0]~q ),
	.datab(!\regs[12][0]~DUPLICATE_q ),
	.datac(!\regs[4][0]~q ),
	.datad(!\imem~89_Duplicate_186 ),
	.datae(!\regs[0][0]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \regs[5][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \regs[13][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \imem~89_Duplicate_183 (
// Equation(s):
// \imem~89_Duplicate_184  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_184 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_183 .extended_lut = "off";
defparam \imem~89_Duplicate_183 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~89_Duplicate_183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N34
dffeas \regs[9][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N22
dffeas \regs[1][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \Mux31~1_Duplicate (
// Equation(s):
// \Mux31~1_Duplicate_6  = ( \regs[1][0]~q  & ( \imem~87_combout  & ( (!\imem~89_Duplicate_184 ) # (\regs[5][0]~q ) ) ) ) # ( !\regs[1][0]~q  & ( \imem~87_combout  & ( (\regs[5][0]~q  & \imem~89_Duplicate_184 ) ) ) ) # ( \regs[1][0]~q  & ( !\imem~87_combout  
// & ( (!\imem~89_Duplicate_184  & ((\regs[9][0]~q ))) # (\imem~89_Duplicate_184  & (\regs[13][0]~q )) ) ) ) # ( !\regs[1][0]~q  & ( !\imem~87_combout  & ( (!\imem~89_Duplicate_184  & ((\regs[9][0]~q ))) # (\imem~89_Duplicate_184  & (\regs[13][0]~q )) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\regs[13][0]~q ),
	.datac(!\imem~89_Duplicate_184 ),
	.datad(!\regs[9][0]~q ),
	.datae(!\regs[1][0]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1_Duplicate .extended_lut = "off";
defparam \Mux31~1_Duplicate .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux31~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N41
dffeas \regs[6][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N49
dffeas \regs[14][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N34
dffeas \regs[2][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \regs[10][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \regs[10][0]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & ((\regs[14][0]~q ))) # (\imem~87_combout  & (\regs[6][0]~q )) ) ) ) # ( !\regs[10][0]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & ((\regs[14][0]~q ))) # 
// (\imem~87_combout  & (\regs[6][0]~q )) ) ) ) # ( \regs[10][0]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout ) # (\regs[2][0]~q ) ) ) ) # ( !\regs[10][0]~q  & ( !\imem~89_combout  & ( (\imem~87_combout  & \regs[2][0]~q ) ) ) )

	.dataa(!\regs[6][0]~q ),
	.datab(!\regs[14][0]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[2][0]~q ),
	.datae(!\regs[10][0]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N43
dffeas \regs[15][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \regs[7][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N43
dffeas \regs[3][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \regs[11][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \regs[11][0]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & (\regs[15][0]~q )) # (\imem~87_combout  & ((\regs[7][0]~q ))) ) ) ) # ( !\regs[11][0]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & (\regs[15][0]~q )) # 
// (\imem~87_combout  & ((\regs[7][0]~q ))) ) ) ) # ( \regs[11][0]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout ) # (\regs[3][0]~q ) ) ) ) # ( !\regs[11][0]~q  & ( !\imem~89_combout  & ( (\imem~87_combout  & \regs[3][0]~q ) ) ) )

	.dataa(!\regs[15][0]~q ),
	.datab(!\regs[7][0]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[3][0]~q ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( \Mux31~2_combout  & ( \Mux31~3_combout  & ( ((!\imem~88_combout  & (\Mux31~0_combout )) # (\imem~88_combout  & ((\Mux31~1_Duplicate_6 )))) # (\imem~135_combout ) ) ) ) # ( !\Mux31~2_combout  & ( \Mux31~3_combout  & ( 
// (!\imem~135_combout  & ((!\imem~88_combout  & (\Mux31~0_combout )) # (\imem~88_combout  & ((\Mux31~1_Duplicate_6 ))))) # (\imem~135_combout  & (\imem~88_combout )) ) ) ) # ( \Mux31~2_combout  & ( !\Mux31~3_combout  & ( (!\imem~135_combout  & 
// ((!\imem~88_combout  & (\Mux31~0_combout )) # (\imem~88_combout  & ((\Mux31~1_Duplicate_6 ))))) # (\imem~135_combout  & (!\imem~88_combout )) ) ) ) # ( !\Mux31~2_combout  & ( !\Mux31~3_combout  & ( (!\imem~135_combout  & ((!\imem~88_combout  & 
// (\Mux31~0_combout )) # (\imem~88_combout  & ((\Mux31~1_Duplicate_6 ))))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_combout ),
	.datac(!\Mux31~0_combout ),
	.datad(!\Mux31~1_Duplicate_6 ),
	.datae(!\Mux31~2_combout ),
	.dataf(!\Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N56
dffeas \aluin1_A[0]_NEW_REG970 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[0]_OTERM971 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[0]_NEW_REG970 .is_wysiwyg = "true";
defparam \aluin1_A[0]_NEW_REG970 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N33
cyclonev_lcell_comb \rs_match_A~_Duplicate_4 (
// Equation(s):
// \rs_match_A~_Duplicate_5  = (!\Equal1~0_combout  & (!\Equal0~0_combout  & \rs_match_A~1_combout ))

	.dataa(!\Equal1~0_combout ),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(!\rs_match_A~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_A~_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_A~_Duplicate_4 .extended_lut = "off";
defparam \rs_match_A~_Duplicate_4 .lut_mask = 64'h00A000A000A000A0;
defparam \rs_match_A~_Duplicate_4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N34
dffeas \aluin1_A[1]_NEW_REG884 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rs_match_A~_Duplicate_5 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[1]_OTERM885 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1]_NEW_REG884 .is_wysiwyg = "true";
defparam \aluin1_A[1]_NEW_REG884 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \RSval_D[0]~1 (
// Equation(s):
// \RSval_D[0]~1_combout  = ( \aluin1_A[1]_OTERM885  & ( memaddr_M[0] ) ) # ( !\aluin1_A[1]_OTERM885  & ( (!\aluin1_A[1]_OTERM887  & ((\aluin1_A[0]_OTERM971 ))) # (\aluin1_A[1]_OTERM887  & (\RTreg_A[0]_OTERM405 )) ) )

	.dataa(!\aluin1_A[1]_OTERM887 ),
	.datab(!\RTreg_A[0]_OTERM405 ),
	.datac(!memaddr_M[0]),
	.datad(!\aluin1_A[0]_OTERM971 ),
	.datae(gnd),
	.dataf(!\aluin1_A[1]_OTERM885 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[0]~1 .extended_lut = "off";
defparam \RSval_D[0]~1 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \RSval_D[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \aluin2_A~30_OTERM515_OTERM691DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~30_OTERM515_OTERM691DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~30_OTERM515_OTERM691DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A~30_OTERM515_OTERM691DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \aluin2_A~30 (
// Equation(s):
// \aluin2_A~30_combout  = ( \RTval_D[1]~31_combout  & ( (!\aluin2_A[4]_OTERM307 ) # ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~30_OTERM515_OTERM691DUPLICATE_q )) ) ) # ( !\RTval_D[1]~31_combout  & ( (\aluin2_A[4]_OTERM307  & 
// ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~30_OTERM515_OTERM691DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datad(!\aluin2_A~30_OTERM515_OTERM691DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RTval_D[1]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~30 .extended_lut = "off";
defparam \aluin2_A~30 .lut_mask = 64'h30333033FCFFFCFF;
defparam \aluin2_A~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N24
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( \RSval_D[0]~1_combout  & ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~31_combout ),
	.datad(gnd),
	.datae(!\RSval_D[0]~1_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h0000F0F000000000;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N14
dffeas \RTreg_A[2]_NEW_REG392 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[2]_OTERM393 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[2]_NEW_REG392 .is_wysiwyg = "true";
defparam \RTreg_A[2]_NEW_REG392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N3
cyclonev_lcell_comb \RTval_D[2]~30 (
// Equation(s):
// \RTval_D[2]~30_combout  = ( memaddr_M[2] & ( ((!\RTreg_A[6]_OTERM383~_Duplicate_2  & ((\RTreg_A[2]_OTERM395 ))) # (\RTreg_A[6]_OTERM383~_Duplicate_2  & (\RTreg_A[2]_OTERM393 ))) # (\RTreg_A[6]_OTERM381 ) ) ) # ( !memaddr_M[2] & ( (!\RTreg_A[6]_OTERM381  & 
// ((!\RTreg_A[6]_OTERM383~_Duplicate_2  & ((\RTreg_A[2]_OTERM395 ))) # (\RTreg_A[6]_OTERM383~_Duplicate_2  & (\RTreg_A[2]_OTERM393 )))) ) )

	.dataa(!\RTreg_A[6]_OTERM381 ),
	.datab(!\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.datac(!\RTreg_A[2]_OTERM393 ),
	.datad(!\RTreg_A[2]_OTERM395 ),
	.datae(gnd),
	.dataf(!memaddr_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[2]~30 .extended_lut = "off";
defparam \RTval_D[2]~30 .lut_mask = 64'h028A028A57DF57DF;
defparam \RTval_D[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~10_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~10 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[33]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N26
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N8
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B2513C83E00741ECC3181C3AFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N12
cyclonev_lcell_comb \mem_fwd[2]~75 (
// Equation(s):
// \mem_fwd[2]~75_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[34] & (!dmem_rtl_0_bypass[33])) # (dmem_rtl_0_bypass[34] & ((!\dmem~6_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\dmem~6_combout  & (!dmem_rtl_0_bypass[33])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[34] & (!dmem_rtl_0_bypass[33])) # 
// (dmem_rtl_0_bypass[34] & ((!\dmem~6_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # (\dmem~6_combout  & (!dmem_rtl_0_bypass[33])))))) ) )

	.dataa(!dmem_rtl_0_bypass[33]),
	.datab(!dmem_rtl_0_bypass[34]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\dmem~6_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~75 .extended_lut = "on";
defparam \mem_fwd[2]~75 .lut_mask = 64'h000000008BAA8BAA;
defparam \mem_fwd[2]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \RSval_D[2]~5 (
// Equation(s):
// \RSval_D[2]~5_combout  = ( \mem_fwd[2]~51_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[2]~75_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector50~4_combout ))) ) ) ) # ( !\mem_fwd[2]~51_combout  & ( 
// \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector50~4_combout ) ) ) ) # ( \mem_fwd[2]~51_combout  & ( !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\Mux29~4_combout )) # (\rs_match_A~_Duplicate_3  & 
// ((\Selector50~4_combout ))) ) ) ) # ( !\mem_fwd[2]~51_combout  & ( !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\Mux29~4_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector50~4_combout ))) ) ) )

	.dataa(!\Mux29~4_combout ),
	.datab(!\mem_fwd[2]~75_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\Selector50~4_combout ),
	.datae(!\mem_fwd[2]~51_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[2]~5 .extended_lut = "off";
defparam \RSval_D[2]~5 .lut_mask = 64'h505F505FF0FF303F;
defparam \RSval_D[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \aluin1_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[2] .is_wysiwyg = "true";
defparam \aluin1_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N42
cyclonev_lcell_comb \rs_match_M~_Duplicate_Duplicate (
// Equation(s):
// \rs_match_M~_Duplicate_2_Duplicate  = ( \imem~88_Duplicate_150  & ( !\Equal0~0_combout  & ( (destreg_M[0] & (\rs_match_M~0_combout  & (!destreg_M[2] $ (\imem~89_Duplicate_153 )))) ) ) ) # ( !\imem~88_Duplicate_150  & ( !\Equal0~0_combout  & ( 
// (!destreg_M[0] & (\rs_match_M~0_combout  & (!destreg_M[2] $ (\imem~89_Duplicate_153 )))) ) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[0]),
	.datac(!\imem~89_Duplicate_153 ),
	.datad(!\rs_match_M~0_combout ),
	.datae(!\imem~88_Duplicate_150 ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~_Duplicate_2_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~_Duplicate_Duplicate .extended_lut = "off";
defparam \rs_match_M~_Duplicate_Duplicate .lut_mask = 64'h0084002100000000;
defparam \rs_match_M~_Duplicate_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \mem_fwd[4]~45 (
// Equation(s):
// \mem_fwd[4]~45_combout  = ( \Equal9~6_combout  & ( \SW[4]~input_o  & ( (memaddr_M[4] & (!\mem_fwd[29]~1_combout  & ((!\ldmem_M~q ) # (\Equal9~7_combout )))) ) ) ) # ( !\Equal9~6_combout  & ( \SW[4]~input_o  & ( (!\ldmem_M~q  & (memaddr_M[4] & 
// !\mem_fwd[29]~1_combout )) ) ) ) # ( \Equal9~6_combout  & ( !\SW[4]~input_o  & ( (!\ldmem_M~q  & (memaddr_M[4] & !\mem_fwd[29]~1_combout )) ) ) ) # ( !\Equal9~6_combout  & ( !\SW[4]~input_o  & ( (!\ldmem_M~q  & (memaddr_M[4] & !\mem_fwd[29]~1_combout )) ) 
// ) )

	.dataa(!\ldmem_M~q ),
	.datab(!memaddr_M[4]),
	.datac(!\Equal9~7_combout ),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(!\Equal9~6_combout ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~45 .extended_lut = "off";
defparam \mem_fwd[4]~45 .lut_mask = 64'h2200220022002300;
defparam \mem_fwd[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N54
cyclonev_lcell_comb \imem~88_Duplicate_175 (
// Equation(s):
// \imem~88_Duplicate_176  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_176 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_175 .extended_lut = "off";
defparam \imem~88_Duplicate_175 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N49
dffeas \regs[5][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \regs[1][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N35
dffeas \regs[13][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \regs[9][4]~feeder (
// Equation(s):
// \regs[9][4]~feeder_combout  = ( \mem_fwd[4]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][4]~feeder .extended_lut = "off";
defparam \regs[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N14
dffeas \regs[9][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N0
cyclonev_lcell_comb \imem~89_Duplicate_171 (
// Equation(s):
// \imem~89_Duplicate_172  = ( \imem~0_combout  & ( \imem~70_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_172 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_171 .extended_lut = "off";
defparam \imem~89_Duplicate_171 .lut_mask = 64'h000000000000FFFF;
defparam \imem~89_Duplicate_171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N42
cyclonev_lcell_comb \Mux27~1_Duplicate (
// Equation(s):
// \Mux27~1_Duplicate_6  = ( \imem~89_Duplicate_172  & ( \imem~87_combout  & ( \regs[5][4]~q  ) ) ) # ( !\imem~89_Duplicate_172  & ( \imem~87_combout  & ( \regs[1][4]~q  ) ) ) # ( \imem~89_Duplicate_172  & ( !\imem~87_combout  & ( \regs[13][4]~q  ) ) ) # ( 
// !\imem~89_Duplicate_172  & ( !\imem~87_combout  & ( \regs[9][4]~q  ) ) )

	.dataa(!\regs[5][4]~q ),
	.datab(!\regs[1][4]~q ),
	.datac(!\regs[13][4]~q ),
	.datad(!\regs[9][4]~q ),
	.datae(!\imem~89_Duplicate_172 ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1_Duplicate .extended_lut = "off";
defparam \Mux27~1_Duplicate .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux27~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N10
dffeas \regs[2][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N46
dffeas \regs[6][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N53
dffeas \regs[10][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N43
dffeas \regs[14][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N18
cyclonev_lcell_comb \imem~89_Duplicate_177 (
// Equation(s):
// \imem~89_Duplicate_178  = ( \imem~0_combout  & ( \imem~70_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_178 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_177 .extended_lut = "off";
defparam \imem~89_Duplicate_177 .lut_mask = 64'h000000000000FFFF;
defparam \imem~89_Duplicate_177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N42
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \regs[14][4]~q  & ( \imem~89_Duplicate_178  & ( (!\imem~87_combout ) # (\regs[6][4]~q ) ) ) ) # ( !\regs[14][4]~q  & ( \imem~89_Duplicate_178  & ( (\regs[6][4]~q  & \imem~87_combout ) ) ) ) # ( \regs[14][4]~q  & ( 
// !\imem~89_Duplicate_178  & ( (!\imem~87_combout  & ((\regs[10][4]~q ))) # (\imem~87_combout  & (\regs[2][4]~q )) ) ) ) # ( !\regs[14][4]~q  & ( !\imem~89_Duplicate_178  & ( (!\imem~87_combout  & ((\regs[10][4]~q ))) # (\imem~87_combout  & (\regs[2][4]~q 
// )) ) ) )

	.dataa(!\regs[2][4]~q ),
	.datab(!\regs[6][4]~q ),
	.datac(!\regs[10][4]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\imem~89_Duplicate_178 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \regs[7][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N58
dffeas \regs[3][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N28
dffeas \regs[15][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N34
dffeas \regs[11][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N15
cyclonev_lcell_comb \Mux27~3_Duplicate (
// Equation(s):
// \Mux27~3_Duplicate_7  = ( \imem~89_combout  & ( \imem~87_combout  & ( \regs[7][4]~q  ) ) ) # ( !\imem~89_combout  & ( \imem~87_combout  & ( \regs[3][4]~q  ) ) ) # ( \imem~89_combout  & ( !\imem~87_combout  & ( \regs[15][4]~q  ) ) ) # ( !\imem~89_combout  
// & ( !\imem~87_combout  & ( \regs[11][4]~q  ) ) )

	.dataa(!\regs[7][4]~q ),
	.datab(!\regs[3][4]~q ),
	.datac(!\regs[15][4]~q ),
	.datad(!\regs[11][4]~q ),
	.datae(!\imem~89_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3_Duplicate .extended_lut = "off";
defparam \Mux27~3_Duplicate .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux27~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N43
dffeas \regs[0][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N59
dffeas \regs[12][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N1
dffeas \regs[8][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \regs[4][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \imem~89_Duplicate_173 (
// Equation(s):
// \imem~89_Duplicate_174  = ( \imem~0_combout  & ( \imem~70_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_174 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_173 .extended_lut = "off";
defparam \imem~89_Duplicate_173 .lut_mask = 64'h000000000000FFFF;
defparam \imem~89_Duplicate_173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N24
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[4][4]~q  & ( \imem~89_Duplicate_174  & ( (\imem~87_combout ) # (\regs[12][4]~q ) ) ) ) # ( !\regs[4][4]~q  & ( \imem~89_Duplicate_174  & ( (\regs[12][4]~q  & !\imem~87_combout ) ) ) ) # ( \regs[4][4]~q  & ( 
// !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & ((\regs[8][4]~q ))) # (\imem~87_combout  & (\regs[0][4]~q )) ) ) ) # ( !\regs[4][4]~q  & ( !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & ((\regs[8][4]~q ))) # (\imem~87_combout  & (\regs[0][4]~q )) ) 
// ) )

	.dataa(!\regs[0][4]~q ),
	.datab(!\regs[12][4]~q ),
	.datac(!\regs[8][4]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[4][4]~q ),
	.dataf(!\imem~89_Duplicate_174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \Mux27~3_Duplicate_7  & ( \Mux27~0_combout  & ( (!\imem~88_Duplicate_176  & ((!\imem~135_combout ) # ((\Mux27~2_combout )))) # (\imem~88_Duplicate_176  & (((\Mux27~1_Duplicate_6 )) # (\imem~135_combout ))) ) ) ) # ( 
// !\Mux27~3_Duplicate_7  & ( \Mux27~0_combout  & ( (!\imem~88_Duplicate_176  & ((!\imem~135_combout ) # ((\Mux27~2_combout )))) # (\imem~88_Duplicate_176  & (!\imem~135_combout  & (\Mux27~1_Duplicate_6 ))) ) ) ) # ( \Mux27~3_Duplicate_7  & ( 
// !\Mux27~0_combout  & ( (!\imem~88_Duplicate_176  & (\imem~135_combout  & ((\Mux27~2_combout )))) # (\imem~88_Duplicate_176  & (((\Mux27~1_Duplicate_6 )) # (\imem~135_combout ))) ) ) ) # ( !\Mux27~3_Duplicate_7  & ( !\Mux27~0_combout  & ( 
// (!\imem~88_Duplicate_176  & (\imem~135_combout  & ((\Mux27~2_combout )))) # (\imem~88_Duplicate_176  & (!\imem~135_combout  & (\Mux27~1_Duplicate_6 ))) ) ) )

	.dataa(!\imem~88_Duplicate_176 ),
	.datab(!\imem~135_combout ),
	.datac(!\Mux27~1_Duplicate_6 ),
	.datad(!\Mux27~2_combout ),
	.datae(!\Mux27~3_Duplicate_7 ),
	.dataf(!\Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \RSval_D[4]~3 (
// Equation(s):
// \RSval_D[4]~3_combout  = ( \mem_fwd[4]~45_combout  & ( \Mux27~4_combout  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector48~5_combout ) ) ) ) # ( !\mem_fwd[4]~45_combout  & ( \Mux27~4_combout  & ( (!\rs_match_A~_Duplicate_3  & 
// (((!\rs_match_M~_Duplicate_2_Duplicate )) # (\mem_fwd[4]~83_combout ))) # (\rs_match_A~_Duplicate_3  & (((\Selector48~5_combout )))) ) ) ) # ( \mem_fwd[4]~45_combout  & ( !\Mux27~4_combout  & ( (!\rs_match_A~_Duplicate_3  & 
// (\rs_match_M~_Duplicate_2_Duplicate )) # (\rs_match_A~_Duplicate_3  & ((\Selector48~5_combout ))) ) ) ) # ( !\mem_fwd[4]~45_combout  & ( !\Mux27~4_combout  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[4]~83_combout  & (\rs_match_M~_Duplicate_2_Duplicate 
// ))) # (\rs_match_A~_Duplicate_3  & (((\Selector48~5_combout )))) ) ) )

	.dataa(!\mem_fwd[4]~83_combout ),
	.datab(!\rs_match_M~_Duplicate_2_Duplicate ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\Selector48~5_combout ),
	.datae(!\mem_fwd[4]~45_combout ),
	.dataf(!\Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[4]~3 .extended_lut = "off";
defparam \RSval_D[4]~3 .lut_mask = 64'h101F303FD0DFF0FF;
defparam \RSval_D[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N8
dffeas \aluin1_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \RSval_D[1]~0_combout  & ( \aluin2_A~30_combout  & ( (aluin1_A[2]) # (\aluin2_A~31_combout ) ) ) ) # ( !\RSval_D[1]~0_combout  & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & aluin1_A[2]) ) ) ) # ( \RSval_D[1]~0_combout  
// & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (\aluin1_A[4]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((aluin1_A[3]))) ) ) ) # ( !\RSval_D[1]~0_combout  & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (\aluin1_A[4]~DUPLICATE_q )) # 
// (\aluin2_A~31_combout  & ((aluin1_A[3]))) ) ) )

	.dataa(!\aluin2_A~31_combout ),
	.datab(!aluin1_A[2]),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!aluin1_A[3]),
	.datae(!\RSval_D[1]~0_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h0A5F0A5F22227777;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N58
dffeas \regs[9][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \regs[13][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N58
dffeas \regs[1][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N57
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \regs[1][8]~q  & ( \imem~13_combout  & ( (\imem~16_combout ) # (\regs[9][8]~q ) ) ) ) # ( !\regs[1][8]~q  & ( \imem~13_combout  & ( (\regs[9][8]~q  & !\imem~16_combout ) ) ) ) # ( \regs[1][8]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[13][8]~q )) # (\imem~16_combout  & ((\regs[5][8]~q ))) ) ) ) # ( !\regs[1][8]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[13][8]~q )) # (\imem~16_combout  & ((\regs[5][8]~q ))) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\regs[13][8]~q ),
	.datac(!\regs[5][8]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[1][8]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h330F330F550055FF;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \regs[15][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \regs[3][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N43
dffeas \regs[7][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N32
dffeas \regs[11][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N30
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[11][8]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[3][8]~q ) ) ) ) # ( !\regs[11][8]~q  & ( \imem~13_combout  & ( (\regs[3][8]~q  & \imem~16_combout ) ) ) ) # ( \regs[11][8]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[15][8]~q )) # (\imem~16_combout  & ((\regs[7][8]~q ))) ) ) ) # ( !\regs[11][8]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[15][8]~q )) # (\imem~16_combout  & ((\regs[7][8]~q ))) ) ) )

	.dataa(!\regs[15][8]~q ),
	.datab(!\regs[3][8]~q ),
	.datac(!\regs[7][8]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N47
dffeas \regs[4][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N16
dffeas \regs[8][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N17
dffeas \regs[0][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N40
dffeas \regs[12][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N36
cyclonev_lcell_comb \imem~13_Duplicate_254 (
// Equation(s):
// \imem~13_Duplicate_255  = ( \imem~12_combout  & ( \imem~11_combout  & ( (\PC~57_combout  & (\PC~56_combout  & \imem~0_combout )) ) ) ) # ( !\imem~12_combout  & ( \imem~11_combout  & ( (\imem~0_combout  & (!\PC~57_combout  $ (\PC~56_combout ))) ) ) ) # ( 
// !\imem~12_combout  & ( !\imem~11_combout  & ( (!\PC~57_combout  & (!\PC~56_combout  & \imem~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\PC~57_combout ),
	.datac(!\PC~56_combout ),
	.datad(!\imem~0_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_Duplicate_255 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13_Duplicate_254 .extended_lut = "off";
defparam \imem~13_Duplicate_254 .lut_mask = 64'h00C0000000C30003;
defparam \imem~13_Duplicate_254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N24
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \imem~16_combout  & ( \imem~13_Duplicate_255  & ( \regs[0][8]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_Duplicate_255  & ( \regs[8][8]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_Duplicate_255  & ( \regs[4][8]~q  ) ) ) # ( 
// !\imem~16_combout  & ( !\imem~13_Duplicate_255  & ( \regs[12][8]~q  ) ) )

	.dataa(!\regs[4][8]~q ),
	.datab(!\regs[8][8]~q ),
	.datac(!\regs[0][8]~q ),
	.datad(!\regs[12][8]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_Duplicate_255 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N52
dffeas \regs[2][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \regs[14][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N22
dffeas \regs[6][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N43
dffeas \regs[10][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N42
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[10][8]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[2][8]~q ) ) ) ) # ( !\regs[10][8]~q  & ( \imem~13_combout  & ( (\regs[2][8]~q  & \imem~16_combout ) ) ) ) # ( \regs[10][8]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[14][8]~q )) # (\imem~16_combout  & ((\regs[6][8]~q ))) ) ) ) # ( !\regs[10][8]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[14][8]~q )) # (\imem~16_combout  & ((\regs[6][8]~q ))) ) ) )

	.dataa(!\regs[2][8]~q ),
	.datab(!\regs[14][8]~q ),
	.datac(!\regs[6][8]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N39
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \Mux55~0_combout  & ( \Mux55~2_combout  & ( ((!\imem~17_combout  & (\Mux55~1_combout )) # (\imem~17_combout  & ((\Mux55~3_combout )))) # (\imem~18_combout ) ) ) ) # ( !\Mux55~0_combout  & ( \Mux55~2_combout  & ( (!\imem~17_combout  & 
// (!\imem~18_combout  & (\Mux55~1_combout ))) # (\imem~17_combout  & (((\Mux55~3_combout )) # (\imem~18_combout ))) ) ) ) # ( \Mux55~0_combout  & ( !\Mux55~2_combout  & ( (!\imem~17_combout  & (((\Mux55~1_combout )) # (\imem~18_combout ))) # 
// (\imem~17_combout  & (!\imem~18_combout  & ((\Mux55~3_combout )))) ) ) ) # ( !\Mux55~0_combout  & ( !\Mux55~2_combout  & ( (!\imem~18_combout  & ((!\imem~17_combout  & (\Mux55~1_combout )) # (\imem~17_combout  & ((\Mux55~3_combout ))))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\Mux55~1_combout ),
	.datad(!\Mux55~3_combout ),
	.datae(!\Mux55~0_combout ),
	.dataf(!\Mux55~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N40
dffeas \RTreg_A[8]_NEW_REG402 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[8]_OTERM403 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[8]_NEW_REG402 .is_wysiwyg = "true";
defparam \RTreg_A[8]_NEW_REG402 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N34
dffeas \RTreg_A[8]_NEW_REG400 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[8]_OTERM401 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[8]_NEW_REG400 .is_wysiwyg = "true";
defparam \RTreg_A[8]_NEW_REG400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \RTval_D[8]~27 (
// Equation(s):
// \RTval_D[8]~27_combout  = ( memaddr_M[8] & ( \RTreg_A[8]_OTERM401  & ( ((\RTreg_A[6]_OTERM383 ) # (\RTreg_A[6]_OTERM381 )) # (\RTreg_A[8]_OTERM403 ) ) ) ) # ( !memaddr_M[8] & ( \RTreg_A[8]_OTERM401  & ( (!\RTreg_A[6]_OTERM381  & ((\RTreg_A[6]_OTERM383 ) # 
// (\RTreg_A[8]_OTERM403 ))) ) ) ) # ( memaddr_M[8] & ( !\RTreg_A[8]_OTERM401  & ( ((\RTreg_A[8]_OTERM403  & !\RTreg_A[6]_OTERM383 )) # (\RTreg_A[6]_OTERM381 ) ) ) ) # ( !memaddr_M[8] & ( !\RTreg_A[8]_OTERM401  & ( (\RTreg_A[8]_OTERM403  & 
// (!\RTreg_A[6]_OTERM381  & !\RTreg_A[6]_OTERM383 )) ) ) )

	.dataa(!\RTreg_A[8]_OTERM403 ),
	.datab(gnd),
	.datac(!\RTreg_A[6]_OTERM381 ),
	.datad(!\RTreg_A[6]_OTERM383 ),
	.datae(!memaddr_M[8]),
	.dataf(!\RTreg_A[8]_OTERM401 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[8]~27 .extended_lut = "off";
defparam \RTval_D[8]~27 .lut_mask = 64'h50005F0F50F05FFF;
defparam \RTval_D[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N26
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N44
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N26
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A0A01D0C502204040022400000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \mem_fwd[8]~87 (
// Equation(s):
// \mem_fwd[8]~87_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[46] & (dmem_rtl_0_bypass[45])) # (dmem_rtl_0_bypass[46] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) # (\dmem~6_combout  & (dmem_rtl_0_bypass[45])))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[46] & 
// (dmem_rtl_0_bypass[45])) # (dmem_rtl_0_bypass[46] & ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))))) # (\dmem~6_combout  & (dmem_rtl_0_bypass[45])))) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[45]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[46]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~87 .extended_lut = "on";
defparam \mem_fwd[8]~87 .lut_mask = 64'h00330033001B001B;
defparam \mem_fwd[8]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \mem_fwd[8]~44 (
// Equation(s):
// \mem_fwd[8]~44_combout  = ( \mem_fwd[8]~87_combout  ) # ( !\mem_fwd[8]~87_combout  & ( \mem_fwd[8]~43_combout  ) )

	.dataa(gnd),
	.datab(!\mem_fwd[8]~43_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~44 .extended_lut = "off";
defparam \mem_fwd[8]~44 .lut_mask = 64'h33333333FFFFFFFF;
defparam \mem_fwd[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N45
cyclonev_lcell_comb \regs[5][8]~feeder (
// Equation(s):
// \regs[5][8]~feeder_combout  = ( \mem_fwd[8]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][8]~feeder .extended_lut = "off";
defparam \regs[5][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N46
dffeas \regs[5][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N12
cyclonev_lcell_comb \Mux23~1_Duplicate (
// Equation(s):
// \Mux23~1_Duplicate_6  = ( \imem~87_combout  & ( \imem~89_combout  & ( \regs[5][8]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_combout  & ( \regs[13][8]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_combout  & ( \regs[1][8]~q  ) ) ) # ( !\imem~87_combout  
// & ( !\imem~89_combout  & ( \regs[9][8]~q  ) ) )

	.dataa(!\regs[5][8]~q ),
	.datab(!\regs[9][8]~q ),
	.datac(!\regs[13][8]~q ),
	.datad(!\regs[1][8]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1_Duplicate .extended_lut = "off";
defparam \Mux23~1_Duplicate .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux23~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N24
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \regs[15][8]~q  & ( \imem~89_combout  & ( (!\imem~87_combout ) # (\regs[7][8]~q ) ) ) ) # ( !\regs[15][8]~q  & ( \imem~89_combout  & ( (\regs[7][8]~q  & \imem~87_combout ) ) ) ) # ( \regs[15][8]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & (\regs[11][8]~q )) # (\imem~87_combout  & ((\regs[3][8]~q ))) ) ) ) # ( !\regs[15][8]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & (\regs[11][8]~q )) # (\imem~87_combout  & ((\regs[3][8]~q ))) ) ) )

	.dataa(!\regs[7][8]~q ),
	.datab(!\regs[11][8]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[3][8]~q ),
	.datae(!\regs[15][8]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N3
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[14][8]~q  & ( \imem~89_Duplicate_178  & ( (!\imem~87_combout ) # (\regs[6][8]~q ) ) ) ) # ( !\regs[14][8]~q  & ( \imem~89_Duplicate_178  & ( (\regs[6][8]~q  & \imem~87_combout ) ) ) ) # ( \regs[14][8]~q  & ( 
// !\imem~89_Duplicate_178  & ( (!\imem~87_combout  & ((\regs[10][8]~q ))) # (\imem~87_combout  & (\regs[2][8]~q )) ) ) ) # ( !\regs[14][8]~q  & ( !\imem~89_Duplicate_178  & ( (!\imem~87_combout  & ((\regs[10][8]~q ))) # (\imem~87_combout  & (\regs[2][8]~q 
// )) ) ) )

	.dataa(!\regs[6][8]~q ),
	.datab(!\regs[2][8]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[10][8]~q ),
	.datae(!\regs[14][8]~q ),
	.dataf(!\imem~89_Duplicate_178 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N54
cyclonev_lcell_comb \Mux23~0_Duplicate (
// Equation(s):
// \Mux23~0_Duplicate_7  = ( \imem~89_Duplicate_188  & ( \imem~87_combout  & ( \regs[4][8]~q  ) ) ) # ( !\imem~89_Duplicate_188  & ( \imem~87_combout  & ( \regs[0][8]~q  ) ) ) # ( \imem~89_Duplicate_188  & ( !\imem~87_combout  & ( \regs[12][8]~q  ) ) ) # ( 
// !\imem~89_Duplicate_188  & ( !\imem~87_combout  & ( \regs[8][8]~q  ) ) )

	.dataa(!\regs[4][8]~q ),
	.datab(!\regs[8][8]~q ),
	.datac(!\regs[0][8]~q ),
	.datad(!\regs[12][8]~q ),
	.datae(!\imem~89_Duplicate_188 ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0_Duplicate .extended_lut = "off";
defparam \Mux23~0_Duplicate .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux23~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~2_combout  & ( \Mux23~0_Duplicate_7  & ( (!\imem~88_combout ) # ((!\imem~135_combout  & (\Mux23~1_Duplicate_6 )) # (\imem~135_combout  & ((\Mux23~3_combout )))) ) ) ) # ( !\Mux23~2_combout  & ( \Mux23~0_Duplicate_7  & ( 
// (!\imem~135_combout  & (((!\imem~88_combout )) # (\Mux23~1_Duplicate_6 ))) # (\imem~135_combout  & (((\Mux23~3_combout  & \imem~88_combout )))) ) ) ) # ( \Mux23~2_combout  & ( !\Mux23~0_Duplicate_7  & ( (!\imem~135_combout  & (\Mux23~1_Duplicate_6  & 
// ((\imem~88_combout )))) # (\imem~135_combout  & (((!\imem~88_combout ) # (\Mux23~3_combout )))) ) ) ) # ( !\Mux23~2_combout  & ( !\Mux23~0_Duplicate_7  & ( (\imem~88_combout  & ((!\imem~135_combout  & (\Mux23~1_Duplicate_6 )) # (\imem~135_combout  & 
// ((\Mux23~3_combout ))))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\Mux23~1_Duplicate_6 ),
	.datac(!\Mux23~3_combout ),
	.datad(!\imem~88_combout ),
	.datae(!\Mux23~2_combout ),
	.dataf(!\Mux23~0_Duplicate_7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N54
cyclonev_lcell_comb \RSval_D[8]~16 (
// Equation(s):
// \RSval_D[8]~16_combout  = ( \Selector44~3_combout  & ( \rs_match_M~_Duplicate_2  & ( ((\mem_fwd[8]~87_combout ) # (\rs_match_A~_Duplicate_3 )) # (\mem_fwd[8]~43_combout ) ) ) ) # ( !\Selector44~3_combout  & ( \rs_match_M~_Duplicate_2  & ( 
// (!\rs_match_A~_Duplicate_3  & ((\mem_fwd[8]~87_combout ) # (\mem_fwd[8]~43_combout ))) ) ) ) # ( \Selector44~3_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\rs_match_A~_Duplicate_3 ) # (\Mux23~4_combout ) ) ) ) # ( !\Selector44~3_combout  & ( 
// !\rs_match_M~_Duplicate_2  & ( (\Mux23~4_combout  & !\rs_match_A~_Duplicate_3 ) ) ) )

	.dataa(!\mem_fwd[8]~43_combout ),
	.datab(!\Mux23~4_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\mem_fwd[8]~87_combout ),
	.datae(!\Selector44~3_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[8]~16 .extended_lut = "off";
defparam \RSval_D[8]~16 .lut_mask = 64'h30303F3F50F05FFF;
defparam \RSval_D[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N56
dffeas \aluin1_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N33
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( aluin1_A[5] & ( \aluin2_A~30_combout  & ( (\aluin2_A~31_combout ) # (\aluin1_A[6]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[5] & ( \aluin2_A~30_combout  & ( (\aluin1_A[6]~DUPLICATE_q  & !\aluin2_A~31_combout ) ) ) ) # ( aluin1_A[5] & ( 
// !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (\aluin1_A[8]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((aluin1_A[7]))) ) ) ) # ( !aluin1_A[5] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (\aluin1_A[8]~DUPLICATE_q )) # 
// (\aluin2_A~31_combout  & ((aluin1_A[7]))) ) ) )

	.dataa(!\aluin1_A[6]~DUPLICATE_q ),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!aluin1_A[7]),
	.datad(!\aluin2_A~31_combout ),
	.datae(!aluin1_A[5]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h330F330F550055FF;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N54
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \aluin2_A~29_combout  & ( \ShiftLeft0~38_combout  & ( (\ShiftLeft0~7_combout  & !\aluin2_A~28_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftLeft0~38_combout  & ( (!\aluin2_A~28_combout ) # (\ShiftLeft0~6_combout ) ) ) ) 
// # ( \aluin2_A~29_combout  & ( !\ShiftLeft0~38_combout  & ( (\ShiftLeft0~7_combout  & !\aluin2_A~28_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( !\ShiftLeft0~38_combout  & ( (\ShiftLeft0~6_combout  & \aluin2_A~28_combout ) ) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~7_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h00550F00FF550F00;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N59
dffeas \RTreg_A[22]_NEW_REG1046 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add4~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[22]_OTERM1047 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[22]_NEW_REG1046 .is_wysiwyg = "true";
defparam \RTreg_A[22]_NEW_REG1046 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N36
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[3] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[5] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[4]~DUPLICATE_q  
// ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[6]~DUPLICATE_q  ) ) )

	.dataa(!aluin1_A[3]),
	.datab(!aluin1_A[5]),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!\aluin1_A[6]~DUPLICATE_q ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~10_combout  & ( (!\aluin2_A~28_combout  & ((\ShiftLeft0~9_combout ) # (\aluin2_A~29_combout ))) ) ) # ( !\ShiftLeft0~10_combout  & ( (!\aluin2_A~29_combout  & (!\aluin2_A~28_combout  & \ShiftLeft0~9_combout )) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h00A000A050F050F0;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N43
dffeas \regs[2][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \regs[0][11]~feeder (
// Equation(s):
// \regs[0][11]~feeder_combout  = ( \mem_fwd[11]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][11]~feeder .extended_lut = "off";
defparam \regs[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \regs[0][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N58
dffeas \regs[1][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N40
dffeas \regs[3][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \Mux20~0_Duplicate (
// Equation(s):
// \Mux20~0_Duplicate_6  = ( \imem~135_combout  & ( \imem~88_Duplicate_146  & ( \regs[3][11]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_146  & ( \regs[1][11]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_146  & ( \regs[2][11]~q  ) ) ) 
// # ( !\imem~135_combout  & ( !\imem~88_Duplicate_146  & ( \regs[0][11]~q  ) ) )

	.dataa(!\regs[2][11]~q ),
	.datab(!\regs[0][11]~q ),
	.datac(!\regs[1][11]~q ),
	.datad(!\regs[3][11]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_146 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0_Duplicate .extended_lut = "off";
defparam \Mux20~0_Duplicate .lut_mask = 64'h333355550F0F00FF;
defparam \Mux20~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N10
dffeas \regs[9][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N8
dffeas \regs[8][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N8
dffeas \regs[11][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \regs[10][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \regs[10][11]~q  & ( \imem~88_Duplicate_150  & ( (!\imem~135_combout  & (\regs[9][11]~q )) # (\imem~135_combout  & ((\regs[11][11]~q ))) ) ) ) # ( !\regs[10][11]~q  & ( \imem~88_Duplicate_150  & ( (!\imem~135_combout  & 
// (\regs[9][11]~q )) # (\imem~135_combout  & ((\regs[11][11]~q ))) ) ) ) # ( \regs[10][11]~q  & ( !\imem~88_Duplicate_150  & ( (\imem~135_combout ) # (\regs[8][11]~q ) ) ) ) # ( !\regs[10][11]~q  & ( !\imem~88_Duplicate_150  & ( (\regs[8][11]~q  & 
// !\imem~135_combout ) ) ) )

	.dataa(!\regs[9][11]~q ),
	.datab(!\regs[8][11]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\regs[11][11]~q ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\imem~88_Duplicate_150 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \regs[4][11]~feeder (
// Equation(s):
// \regs[4][11]~feeder_combout  = ( \mem_fwd[11]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][11]~feeder .extended_lut = "off";
defparam \regs[4][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \regs[4][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \regs[5][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N55
dffeas \regs[7][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N20
dffeas \regs[6][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \imem~88_Duplicate_154 (
// Equation(s):
// \imem~88_Duplicate_155  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_155 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_154 .extended_lut = "off";
defparam \imem~88_Duplicate_154 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \Mux20~1_Duplicate (
// Equation(s):
// \Mux20~1_Duplicate_7  = ( \imem~88_Duplicate_155  & ( \imem~135_combout  & ( \regs[7][11]~q  ) ) ) # ( !\imem~88_Duplicate_155  & ( \imem~135_combout  & ( \regs[6][11]~q  ) ) ) # ( \imem~88_Duplicate_155  & ( !\imem~135_combout  & ( \regs[5][11]~q  ) ) ) 
// # ( !\imem~88_Duplicate_155  & ( !\imem~135_combout  & ( \regs[4][11]~q  ) ) )

	.dataa(!\regs[4][11]~q ),
	.datab(!\regs[5][11]~q ),
	.datac(!\regs[7][11]~q ),
	.datad(!\regs[6][11]~q ),
	.datae(!\imem~88_Duplicate_155 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1_Duplicate .extended_lut = "off";
defparam \Mux20~1_Duplicate .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux20~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N4
dffeas \regs[13][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N58
dffeas \regs[12][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \regs[15][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N38
dffeas \regs[14][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \regs[14][11]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & (\regs[13][11]~q )) # (\imem~135_combout  & ((\regs[15][11]~q ))) ) ) ) # ( !\regs[14][11]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & (\regs[13][11]~q )) # 
// (\imem~135_combout  & ((\regs[15][11]~q ))) ) ) ) # ( \regs[14][11]~q  & ( !\imem~88_combout  & ( (\imem~135_combout ) # (\regs[12][11]~q ) ) ) ) # ( !\regs[14][11]~q  & ( !\imem~88_combout  & ( (\regs[12][11]~q  & !\imem~135_combout ) ) ) )

	.dataa(!\regs[13][11]~q ),
	.datab(!\regs[12][11]~q ),
	.datac(!\regs[15][11]~q ),
	.datad(!\imem~135_combout ),
	.datae(!\regs[14][11]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h330033FF550F550F;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~1_Duplicate_7  & ( \Mux20~3_combout  & ( ((!\imem~87_combout  & ((\Mux20~2_combout ))) # (\imem~87_combout  & (\Mux20~0_Duplicate_6 ))) # (\imem~89_Duplicate_153 ) ) ) ) # ( !\Mux20~1_Duplicate_7  & ( \Mux20~3_combout  & ( 
// (!\imem~87_combout  & (((\imem~89_Duplicate_153 ) # (\Mux20~2_combout )))) # (\imem~87_combout  & (\Mux20~0_Duplicate_6  & ((!\imem~89_Duplicate_153 )))) ) ) ) # ( \Mux20~1_Duplicate_7  & ( !\Mux20~3_combout  & ( (!\imem~87_combout  & (((\Mux20~2_combout  
// & !\imem~89_Duplicate_153 )))) # (\imem~87_combout  & (((\imem~89_Duplicate_153 )) # (\Mux20~0_Duplicate_6 ))) ) ) ) # ( !\Mux20~1_Duplicate_7  & ( !\Mux20~3_combout  & ( (!\imem~89_Duplicate_153  & ((!\imem~87_combout  & ((\Mux20~2_combout ))) # 
// (\imem~87_combout  & (\Mux20~0_Duplicate_6 )))) ) ) )

	.dataa(!\Mux20~0_Duplicate_6 ),
	.datab(!\Mux20~2_combout ),
	.datac(!\imem~87_combout ),
	.datad(!\imem~89_Duplicate_153 ),
	.datae(!\Mux20~1_Duplicate_7 ),
	.dataf(!\Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N51
cyclonev_lcell_comb \RSval_D[11]~19 (
// Equation(s):
// \RSval_D[11]~19_combout  = ( \rs_match_A~_Duplicate_3  & ( \Selector41~3_combout  ) ) # ( !\rs_match_A~_Duplicate_3  & ( (!\rs_match_M~_Duplicate_2  & ((\Mux20~4_combout ))) # (\rs_match_M~_Duplicate_2  & (\mem_fwd[11]~39_combout )) ) )

	.dataa(!\mem_fwd[11]~39_combout ),
	.datab(!\rs_match_M~_Duplicate_2 ),
	.datac(!\Mux20~4_combout ),
	.datad(!\Selector41~3_combout ),
	.datae(gnd),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[11]~19 .extended_lut = "off";
defparam \RSval_D[11]~19 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \RSval_D[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N35
dffeas \aluin1_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[11]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11] .is_wysiwyg = "true";
defparam \aluin1_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[12])) # (\aluin2_A~31_combout  & ((aluin1_A[11]))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( 
// (!\aluin2_A~31_combout  & (aluin1_A[12])) # (\aluin2_A~31_combout  & ((aluin1_A[11]))) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (\aluin2_A~31_combout ) # (\aluin1_A[14]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( 
// !\aluin2_A~30_combout  & ( (\aluin1_A[14]~DUPLICATE_q  & !\aluin2_A~31_combout ) ) ) )

	.dataa(!\aluin1_A[14]~DUPLICATE_q ),
	.datab(!aluin1_A[12]),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[11]),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h50505F5F303F303F;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N30
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( aluin1_A[9] & ( \aluin2_A~31_combout  & ( (!\aluin2_A~30_combout ) # (aluin1_A[7]) ) ) ) # ( !aluin1_A[9] & ( \aluin2_A~31_combout  & ( (aluin1_A[7] & \aluin2_A~30_combout ) ) ) ) # ( aluin1_A[9] & ( !\aluin2_A~31_combout  & ( 
// (!\aluin2_A~30_combout  & ((aluin1_A[10]))) # (\aluin2_A~30_combout  & (\aluin1_A[8]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[9] & ( !\aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & ((aluin1_A[10]))) # (\aluin2_A~30_combout  & (\aluin1_A[8]~DUPLICATE_q )) ) 
// ) )

	.dataa(!aluin1_A[7]),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!\aluin2_A~30_combout ),
	.datad(!aluin1_A[10]),
	.datae(!aluin1_A[9]),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h03F303F30505F5F5;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N57
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \RSval_D[0]~1_combout  & ( \RSval_D[1]~0_combout  & ( ((!\aluin2_A~31_combout  & (aluin1_A[3])) # (\aluin2_A~31_combout  & ((aluin1_A[2])))) # (\aluin2_A~30_combout ) ) ) ) # ( !\RSval_D[0]~1_combout  & ( \RSval_D[1]~0_combout  
// & ( (!\aluin2_A~31_combout  & (((\aluin2_A~30_combout )) # (aluin1_A[3]))) # (\aluin2_A~31_combout  & (((!\aluin2_A~30_combout  & aluin1_A[2])))) ) ) ) # ( \RSval_D[0]~1_combout  & ( !\RSval_D[1]~0_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[3] & 
// (!\aluin2_A~30_combout ))) # (\aluin2_A~31_combout  & (((aluin1_A[2]) # (\aluin2_A~30_combout )))) ) ) ) # ( !\RSval_D[0]~1_combout  & ( !\RSval_D[1]~0_combout  & ( (!\aluin2_A~30_combout  & ((!\aluin2_A~31_combout  & (aluin1_A[3])) # 
// (\aluin2_A~31_combout  & ((aluin1_A[2]))))) ) ) )

	.dataa(!aluin1_A[3]),
	.datab(!\aluin2_A~31_combout ),
	.datac(!\aluin2_A~30_combout ),
	.datad(!aluin1_A[2]),
	.datae(!\RSval_D[0]~1_combout ),
	.dataf(!\RSval_D[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h407043734C7C4F7F;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \aluin1_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[16]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[16] .is_wysiwyg = "true";
defparam \aluin1_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( \aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & \RSval_D[0]~1_combout ) ) ) # ( !\aluin2_A~31_combout  & ( (\RSval_D[1]~0_combout  & !\aluin2_A~30_combout ) ) )

	.dataa(gnd),
	.datab(!\RSval_D[1]~0_combout ),
	.datac(!\aluin2_A~30_combout ),
	.datad(!\RSval_D[0]~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h3030303000F000F0;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N44
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \RTreg_A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N37
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTreg_A[17]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \memaddr_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector35~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17] .is_wysiwyg = "true";
defparam \memaddr_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N49
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \mem_fwd[17]~57 (
// Equation(s):
// \mem_fwd[17]~57_combout  = ( dmem_rtl_0_bypass[63] & ( \mem_fwd[29]~1_combout  & ( (!dmem_rtl_0_bypass[64]) # (((!\ldmem_M~q  & memaddr_M[17])) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( \mem_fwd[29]~1_combout  & ( (!\ldmem_M~q  & 
// memaddr_M[17]) ) ) ) # ( dmem_rtl_0_bypass[63] & ( !\mem_fwd[29]~1_combout  & ( (!\ldmem_M~q  & memaddr_M[17]) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( !\mem_fwd[29]~1_combout  & ( (!\ldmem_M~q  & memaddr_M[17]) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!dmem_rtl_0_bypass[64]),
	.datac(!\dmem~6_combout ),
	.datad(!memaddr_M[17]),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[17]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[17]~57 .extended_lut = "off";
defparam \mem_fwd[17]~57 .lut_mask = 64'h00AA00AA00AACFEF;
defparam \mem_fwd[17]~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001012420882644208120000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N54
cyclonev_lcell_comb \mem_fwd[17]~99 (
// Equation(s):
// \mem_fwd[17]~99_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((!\dmem~6_combout  & (dmem_rtl_0_bypass[64] & (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & \mem_fwd[29]~1_combout )))) # (\mem_fwd[17]~57_combout ) ) ) # ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((!\dmem~6_combout  & (dmem_rtl_0_bypass[64] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & \mem_fwd[29]~1_combout )))) # (\mem_fwd[17]~57_combout ) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[64]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[17]~57_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[17]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[17]~99 .extended_lut = "on";
defparam \mem_fwd[17]~99 .lut_mask = 64'h00020002FFFFFFFF;
defparam \mem_fwd[17]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N52
dffeas \regs[9][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N49
dffeas \regs[10][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N50
dffeas \regs[8][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \regs[11][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[11][17]~q  & ( \imem~17_combout  & ( (!\imem~18_combout ) # (\regs[10][17]~q ) ) ) ) # ( !\regs[11][17]~q  & ( \imem~17_combout  & ( (\regs[10][17]~q  & \imem~18_combout ) ) ) ) # ( \regs[11][17]~q  & ( !\imem~17_combout  & ( 
// (!\imem~18_combout  & (\regs[9][17]~q )) # (\imem~18_combout  & ((\regs[8][17]~q ))) ) ) ) # ( !\regs[11][17]~q  & ( !\imem~17_combout  & ( (!\imem~18_combout  & (\regs[9][17]~q )) # (\imem~18_combout  & ((\regs[8][17]~q ))) ) ) )

	.dataa(!\regs[9][17]~q ),
	.datab(!\regs[10][17]~q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs[8][17]~q ),
	.datae(!\regs[11][17]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N34
dffeas \regs[5][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N59
dffeas \regs[4][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \regs[6][17]~feeder (
// Equation(s):
// \regs[6][17]~feeder_combout  = ( \mem_fwd[17]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][17]~feeder .extended_lut = "off";
defparam \regs[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \regs[6][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N26
dffeas \regs[7][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[7][17]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][17]~q )) # (\imem~17_combout  & ((\regs[6][17]~q ))) ) ) ) # ( !\regs[7][17]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][17]~q )) # 
// (\imem~17_combout  & ((\regs[6][17]~q ))) ) ) ) # ( \regs[7][17]~q  & ( !\imem~18_combout  & ( (\imem~17_combout ) # (\regs[5][17]~q ) ) ) ) # ( !\regs[7][17]~q  & ( !\imem~18_combout  & ( (\regs[5][17]~q  & !\imem~17_combout ) ) ) )

	.dataa(!\regs[5][17]~q ),
	.datab(!\regs[4][17]~q ),
	.datac(!\regs[6][17]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[7][17]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h550055FF330F330F;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N8
dffeas \regs[0][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \regs[2][17]~feeder (
// Equation(s):
// \regs[2][17]~feeder_combout  = ( \mem_fwd[17]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][17]~feeder .extended_lut = "off";
defparam \regs[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N43
dffeas \regs[2][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N53
dffeas \regs[3][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N32
dffeas \regs[1][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[1][17]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][17]~q )) # (\imem~17_combout  & ((\regs[2][17]~q ))) ) ) ) # ( !\regs[1][17]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][17]~q )) # 
// (\imem~17_combout  & ((\regs[2][17]~q ))) ) ) ) # ( \regs[1][17]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[3][17]~q ) ) ) ) # ( !\regs[1][17]~q  & ( !\imem~18_combout  & ( (\imem~17_combout  & \regs[3][17]~q ) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[2][17]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[3][17]~q ),
	.datae(!\regs[1][17]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N56
dffeas \regs[15][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mem_fwd[17]~99_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \regs[12][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N44
dffeas \regs[13][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N20
dffeas \regs[14][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~99_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[14][17]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[12][17]~q ) ) ) ) # ( !\regs[14][17]~q  & ( \imem~18_combout  & ( (\regs[12][17]~q  & !\imem~17_combout ) ) ) ) # ( \regs[14][17]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & ((\regs[13][17]~q ))) # (\imem~17_combout  & (\regs[15][17]~q )) ) ) ) # ( !\regs[14][17]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & ((\regs[13][17]~q ))) # (\imem~17_combout  & (\regs[15][17]~q )) ) ) )

	.dataa(!\regs[15][17]~q ),
	.datab(!\regs[12][17]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[13][17]~q ),
	.datae(!\regs[14][17]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N45
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~0_combout  & ( \Mux46~3_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout ) # ((\Mux46~1_combout )))) # (\imem~13_combout  & (((\Mux46~2_combout )) # (\imem~16_combout ))) ) ) ) # ( !\Mux46~0_combout  & ( \Mux46~3_combout 
//  & ( (!\imem~13_combout  & ((!\imem~16_combout ) # ((\Mux46~1_combout )))) # (\imem~13_combout  & (!\imem~16_combout  & (\Mux46~2_combout ))) ) ) ) # ( \Mux46~0_combout  & ( !\Mux46~3_combout  & ( (!\imem~13_combout  & (\imem~16_combout  & 
// ((\Mux46~1_combout )))) # (\imem~13_combout  & (((\Mux46~2_combout )) # (\imem~16_combout ))) ) ) ) # ( !\Mux46~0_combout  & ( !\Mux46~3_combout  & ( (!\imem~13_combout  & (\imem~16_combout  & ((\Mux46~1_combout )))) # (\imem~13_combout  & 
// (!\imem~16_combout  & (\Mux46~2_combout ))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux46~2_combout ),
	.datad(!\Mux46~1_combout ),
	.datae(!\Mux46~0_combout ),
	.dataf(!\Mux46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N3
cyclonev_lcell_comb \RTval_D[17]~18 (
// Equation(s):
// \RTval_D[17]~18_combout  = ( \rt_match_A~1_combout  & ( \Mux46~4_combout  & ( (!\Equal4~0_combout  & (((\Selector35~2_combout )))) # (\Equal4~0_combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[17]~99_combout )))) ) ) ) # ( !\rt_match_A~1_combout  & ( 
// \Mux46~4_combout  & ( (!\rt_match_M~combout ) # (\mem_fwd[17]~99_combout ) ) ) ) # ( \rt_match_A~1_combout  & ( !\Mux46~4_combout  & ( (!\Equal4~0_combout  & (((\Selector35~2_combout )))) # (\Equal4~0_combout  & (\rt_match_M~combout  & 
// ((\mem_fwd[17]~99_combout )))) ) ) ) # ( !\rt_match_A~1_combout  & ( !\Mux46~4_combout  & ( (\rt_match_M~combout  & \mem_fwd[17]~99_combout ) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Equal4~0_combout ),
	.datac(!\Selector35~2_combout ),
	.datad(!\mem_fwd[17]~99_combout ),
	.datae(!\rt_match_A~1_combout ),
	.dataf(!\Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[17]~18 .extended_lut = "off";
defparam \RTval_D[17]~18 .lut_mask = 64'h00550C1DAAFF2E3F;
defparam \RTval_D[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N4
dffeas \RTreg_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[17] .is_wysiwyg = "true";
defparam \RTreg_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \aluin2_A~17 (
// Equation(s):
// \aluin2_A~17_combout  = ( \aluin2_A[4]_OTERM305  & ( (!\aluin2_A[4]_OTERM307  & (RTreg_A[17])) # (\aluin2_A[4]_OTERM307  & ((\aluin2_A[22]_OTERM931 ))) ) ) # ( !\aluin2_A[4]_OTERM305  & ( (RTreg_A[17] & !\aluin2_A[4]_OTERM307 ) ) )

	.dataa(!RTreg_A[17]),
	.datab(gnd),
	.datac(!\aluin2_A[22]_OTERM931 ),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~17 .extended_lut = "off";
defparam \aluin2_A~17 .lut_mask = 64'h55005500550F550F;
defparam \aluin2_A~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N48
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( aluin1_A[9] & ( \aluin2_A~30_combout  & ( (aluin1_A[10]) # (\aluin2_A~31_combout ) ) ) ) # ( !aluin1_A[9] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & aluin1_A[10]) ) ) ) # ( aluin1_A[9] & ( !\aluin2_A~30_combout  & 
// ( (!\aluin2_A~31_combout  & (aluin1_A[12])) # (\aluin2_A~31_combout  & ((aluin1_A[11]))) ) ) ) # ( !aluin1_A[9] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[12])) # (\aluin2_A~31_combout  & ((aluin1_A[11]))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!\aluin2_A~31_combout ),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[10]),
	.datae(!aluin1_A[9]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h4747474700CC33FF;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (\aluin2_A~31_combout ) # (\aluin1_A[14]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (\aluin1_A[14]~DUPLICATE_q  & 
// !\aluin2_A~31_combout ) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[16])) # (\aluin2_A~31_combout  & ((aluin1_A[15]))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( 
// (!\aluin2_A~31_combout  & (aluin1_A[16])) # (\aluin2_A~31_combout  & ((aluin1_A[15]))) ) ) )

	.dataa(!\aluin1_A[14]~DUPLICATE_q ),
	.datab(!aluin1_A[16]),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[15]),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h303F303F50505F5F;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~43_combout  & ( \ShiftLeft0~7_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftLeft0~38_combout ))) # (\aluin2_A~29_combout  & (((\aluin2_A~28_combout ) # (\ShiftLeft0~37_combout )))) ) ) 
// ) # ( !\ShiftLeft0~43_combout  & ( \ShiftLeft0~7_combout  & ( (!\aluin2_A~29_combout  & (\ShiftLeft0~38_combout  & ((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((\aluin2_A~28_combout ) # (\ShiftLeft0~37_combout )))) ) ) ) # ( 
// \ShiftLeft0~43_combout  & ( !\ShiftLeft0~7_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftLeft0~38_combout ))) # (\aluin2_A~29_combout  & (((\ShiftLeft0~37_combout  & !\aluin2_A~28_combout )))) ) ) ) # ( 
// !\ShiftLeft0~43_combout  & ( !\ShiftLeft0~7_combout  & ( (!\aluin2_A~29_combout  & (\ShiftLeft0~38_combout  & ((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((\ShiftLeft0~37_combout  & !\aluin2_A~28_combout )))) ) ) )

	.dataa(!\ShiftLeft0~38_combout ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftLeft0~43_combout ),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h0350F350035FF35F;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \Selector21~1_combout  & ( \ShiftLeft0~58_combout  & ( (!\aluin2_A~27_combout ) # ((\ShiftLeft0~12_combout  & \ShiftLeft0~6_combout )) ) ) ) # ( \Selector21~1_combout  & ( !\ShiftLeft0~58_combout  & ( (\aluin2_A~27_combout  & 
// (\ShiftLeft0~12_combout  & \ShiftLeft0~6_combout )) ) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!\ShiftLeft0~12_combout ),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(gnd),
	.datae(!\Selector21~1_combout ),
	.dataf(!\ShiftLeft0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h000001010000ABAB;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N53
dffeas \RTreg_A[8]_NEW_REG400~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[8]_OTERM401~_Duplicate ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[8]_NEW_REG400~_Duplicate .is_wysiwyg = "true";
defparam \RTreg_A[8]_NEW_REG400~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N41
dffeas \RTreg_A[8]_OTERM403~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[8]_OTERM403~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[8]_OTERM403~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[8]_OTERM403~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N54
cyclonev_lcell_comb \RTval_D[8]~27_Duplicate (
// Equation(s):
// \RTval_D[8]~27_Duplicate_39  = ( \RTreg_A[8]_OTERM403~DUPLICATE_q  & ( (!\RTreg_A[6]_OTERM381  & ((!\RTreg_A[6]_OTERM383~_Duplicate_2 ) # ((\RTreg_A[8]_OTERM401~_Duplicate )))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[8])))) ) ) # ( 
// !\RTreg_A[8]_OTERM403~DUPLICATE_q  & ( (!\RTreg_A[6]_OTERM381  & (\RTreg_A[6]_OTERM383~_Duplicate_2  & (\RTreg_A[8]_OTERM401~_Duplicate ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[8])))) ) )

	.dataa(!\RTreg_A[6]_OTERM381 ),
	.datab(!\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.datac(!\RTreg_A[8]_OTERM401~_Duplicate ),
	.datad(!memaddr_M[8]),
	.datae(gnd),
	.dataf(!\RTreg_A[8]_OTERM403~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[8]~27_Duplicate_39 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[8]~27_Duplicate .extended_lut = "off";
defparam \RTval_D[8]~27_Duplicate .lut_mask = 64'h025702578ADF8ADF;
defparam \RTval_D[8]~27_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N49
dffeas \aluin2_A~26_OTERM607_NEW_REG778 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~26_OTERM607_OTERM779 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~26_OTERM607_NEW_REG778 .is_wysiwyg = "true";
defparam \aluin2_A~26_OTERM607_NEW_REG778 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \aluin2_A~26 (
// Equation(s):
// \aluin2_A~26_combout  = ( \aluin2_A[4]_OTERM307  & ( (\aluin2_A[4]_OTERM305~DUPLICATE_q  & \aluin2_A~26_OTERM607_OTERM779 ) ) ) # ( !\aluin2_A[4]_OTERM307  & ( \RTval_D[8]~27_Duplicate_39  ) )

	.dataa(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RTval_D[8]~27_Duplicate_39 ),
	.datad(!\aluin2_A~26_OTERM607_OTERM779 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM307 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~26 .extended_lut = "off";
defparam \aluin2_A~26 .lut_mask = 64'h0F0F0F0F00550055;
defparam \aluin2_A~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N16
dffeas \aluin2_A~0_OTERM611_NEW_REG892 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~0_OTERM611_OTERM893 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~0_OTERM611_NEW_REG892 .is_wysiwyg = "true";
defparam \aluin2_A~0_OTERM611_NEW_REG892 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N24
cyclonev_lcell_comb \mem_fwd[7]~119 (
// Equation(s):
// \mem_fwd[7]~119_combout  = ( !memaddr_M[7] & ( (((\ldmem_M~q ))) ) ) # ( memaddr_M[7] & ( ((!\mem_fwd[3]~2_combout ) # ((!\Equal9~6_combout ) # ((memaddr_M[4] & \SW[7]~input_o )))) # (memaddr_M[5]) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\SW[7]~input_o ),
	.datac(!memaddr_M[5]),
	.datad(!\mem_fwd[3]~2_combout ),
	.datae(!memaddr_M[7]),
	.dataf(!\Equal9~6_combout ),
	.datag(!\ldmem_M~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~119 .extended_lut = "on";
defparam \mem_fwd[7]~119 .lut_mask = 64'h0F0FFFFF0F0FFF1F;
defparam \mem_fwd[7]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N57
cyclonev_lcell_comb \mem_fwd[7]~8 (
// Equation(s):
// \mem_fwd[7]~8_combout  = ( !\mem_fwd[7]~123_combout  & ( \mem_fwd[7]~119_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[7]~119_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~8 .extended_lut = "off";
defparam \mem_fwd[7]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_fwd[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N0
cyclonev_lcell_comb \regs[12][7]~feeder (
// Equation(s):
// \regs[12][7]~feeder_combout  = ( \mem_fwd[7]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][7]~feeder .extended_lut = "off";
defparam \regs[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N2
dffeas \regs[12][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \regs[13][7]~feeder (
// Equation(s):
// \regs[13][7]~feeder_combout  = ( \mem_fwd[7]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][7]~feeder .extended_lut = "off";
defparam \regs[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N37
dffeas \regs[13][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N2
dffeas \regs[15][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N42
cyclonev_lcell_comb \imem~17_Duplicate_221 (
// Equation(s):
// \imem~17_Duplicate_222  = ( \imem~5_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_Duplicate_222 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17_Duplicate_221 .extended_lut = "off";
defparam \imem~17_Duplicate_221 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~17_Duplicate_221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N44
dffeas \regs[14][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[14][7]~q  & ( \imem~18_combout  & ( (\imem~17_Duplicate_222 ) # (\regs[12][7]~q ) ) ) ) # ( !\regs[14][7]~q  & ( \imem~18_combout  & ( (\regs[12][7]~q  & !\imem~17_Duplicate_222 ) ) ) ) # ( \regs[14][7]~q  & ( !\imem~18_combout 
//  & ( (!\imem~17_Duplicate_222  & (\regs[13][7]~q )) # (\imem~17_Duplicate_222  & ((\regs[15][7]~q ))) ) ) ) # ( !\regs[14][7]~q  & ( !\imem~18_combout  & ( (!\imem~17_Duplicate_222  & (\regs[13][7]~q )) # (\imem~17_Duplicate_222  & ((\regs[15][7]~q ))) ) 
// ) )

	.dataa(!\regs[12][7]~q ),
	.datab(!\regs[13][7]~q ),
	.datac(!\regs[15][7]~q ),
	.datad(!\imem~17_Duplicate_222 ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N14
dffeas \regs[5][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N10
dffeas \regs[4][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N53
dffeas \regs[7][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N51
cyclonev_lcell_comb \regs[6][7]~feeder (
// Equation(s):
// \regs[6][7]~feeder_combout  = ( \mem_fwd[7]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][7]~feeder .extended_lut = "off";
defparam \regs[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N52
dffeas \regs[6][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[6][7]~q  & ( \imem~18_combout  & ( (\regs[4][7]~q ) # (\imem~17_combout ) ) ) ) # ( !\regs[6][7]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & \regs[4][7]~q ) ) ) ) # ( \regs[6][7]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[5][7]~q )) # (\imem~17_combout  & ((\regs[7][7]~q ))) ) ) ) # ( !\regs[6][7]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[5][7]~q )) # (\imem~17_combout  & ((\regs[7][7]~q ))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\regs[5][7]~q ),
	.datac(!\regs[4][7]~q ),
	.datad(!\regs[7][7]~q ),
	.datae(!\regs[6][7]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \regs[9][7]~feeder (
// Equation(s):
// \regs[9][7]~feeder_combout  = ( \mem_fwd[7]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][7]~feeder .extended_lut = "off";
defparam \regs[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N37
dffeas \regs[9][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N15
cyclonev_lcell_comb \regs[11][7]~feeder (
// Equation(s):
// \regs[11][7]~feeder_combout  = ( \mem_fwd[7]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][7]~feeder .extended_lut = "off";
defparam \regs[11][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \regs[11][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N54
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( \mem_fwd[7]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N55
dffeas \regs[8][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N44
dffeas \regs[10][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[10][7]~q  & ( \imem~18_Duplicate_220  & ( (\regs[8][7]~q ) # (\imem~17_Duplicate_218 ) ) ) ) # ( !\regs[10][7]~q  & ( \imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & \regs[8][7]~q ) ) ) ) # ( \regs[10][7]~q  & ( 
// !\imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & (\regs[9][7]~q )) # (\imem~17_Duplicate_218  & ((\regs[11][7]~q ))) ) ) ) # ( !\regs[10][7]~q  & ( !\imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & (\regs[9][7]~q )) # 
// (\imem~17_Duplicate_218  & ((\regs[11][7]~q ))) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\regs[11][7]~q ),
	.datac(!\imem~17_Duplicate_218 ),
	.datad(!\regs[8][7]~q ),
	.datae(!\regs[10][7]~q ),
	.dataf(!\imem~18_Duplicate_220 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N16
dffeas \regs[1][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \regs[2][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N16
dffeas \regs[0][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N28
dffeas \regs[3][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N24
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[3][7]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[0][7]~q ))) # (\imem~17_combout  & (\regs[2][7]~q )) ) ) ) # ( !\regs[3][7]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[0][7]~q ))) # 
// (\imem~17_combout  & (\regs[2][7]~q )) ) ) ) # ( \regs[3][7]~q  & ( !\imem~18_combout  & ( (\imem~17_combout ) # (\regs[1][7]~q ) ) ) ) # ( !\regs[3][7]~q  & ( !\imem~18_combout  & ( (\regs[1][7]~q  & !\imem~17_combout ) ) ) )

	.dataa(!\regs[1][7]~q ),
	.datab(!\regs[2][7]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[0][7]~q ),
	.datae(!\regs[3][7]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N48
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \Mux56~2_combout  & ( \Mux56~0_combout  & ( ((!\imem~16_combout  & (\Mux56~3_combout )) # (\imem~16_combout  & ((\Mux56~1_combout )))) # (\imem~13_combout ) ) ) ) # ( !\Mux56~2_combout  & ( \Mux56~0_combout  & ( (!\imem~13_combout  & 
// ((!\imem~16_combout  & (\Mux56~3_combout )) # (\imem~16_combout  & ((\Mux56~1_combout ))))) # (\imem~13_combout  & (\imem~16_combout )) ) ) ) # ( \Mux56~2_combout  & ( !\Mux56~0_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout  & (\Mux56~3_combout 
// )) # (\imem~16_combout  & ((\Mux56~1_combout ))))) # (\imem~13_combout  & (!\imem~16_combout )) ) ) ) # ( !\Mux56~2_combout  & ( !\Mux56~0_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout  & (\Mux56~3_combout )) # (\imem~16_combout  & 
// ((\Mux56~1_combout ))))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux56~3_combout ),
	.datad(!\Mux56~1_combout ),
	.datae(!\Mux56~2_combout ),
	.dataf(!\Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N50
dffeas \RTreg_A[7]_OTERM411~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[7]_OTERM411~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[7]_OTERM411~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[7]_OTERM411~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N14
dffeas \RTreg_A[7]_NEW_REG408 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[7]_OTERM409 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[7]_NEW_REG408 .is_wysiwyg = "true";
defparam \RTreg_A[7]_NEW_REG408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \RTval_D[7]~1_Duplicate (
// Equation(s):
// \RTval_D[7]~1_Duplicate_42  = ( \RTreg_A[7]_OTERM409  & ( (!\RTreg_A[6]_OTERM381  & (((\RTreg_A[7]_OTERM411~DUPLICATE_q )) # (\RTreg_A[6]_OTERM383 ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[7])))) ) ) # ( !\RTreg_A[7]_OTERM409  & ( (!\RTreg_A[6]_OTERM381 
//  & (!\RTreg_A[6]_OTERM383  & (\RTreg_A[7]_OTERM411~DUPLICATE_q ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[7])))) ) )

	.dataa(!\RTreg_A[6]_OTERM381 ),
	.datab(!\RTreg_A[6]_OTERM383 ),
	.datac(!\RTreg_A[7]_OTERM411~DUPLICATE_q ),
	.datad(!memaddr_M[7]),
	.datae(gnd),
	.dataf(!\RTreg_A[7]_OTERM409 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[7]~1_Duplicate_42 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[7]~1_Duplicate .extended_lut = "off";
defparam \RTval_D[7]~1_Duplicate .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RTval_D[7]~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \aluin2_A~0 (
// Equation(s):
// \aluin2_A~0_combout  = ( \RTval_D[7]~1_Duplicate_42  & ( (!\aluin2_A[4]_OTERM307 ) # ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~0_OTERM611_OTERM893 )) ) ) # ( !\RTval_D[7]~1_Duplicate_42  & ( (\aluin2_A[4]_OTERM307  & 
// ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~0_OTERM611_OTERM893 ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datad(!\aluin2_A~0_OTERM611_OTERM893 ),
	.datae(gnd),
	.dataf(!\RTval_D[7]~1_Duplicate_42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~0 .extended_lut = "off";
defparam \aluin2_A~0 .lut_mask = 64'h30333033FCFFFCFF;
defparam \aluin2_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N35
dffeas \aluin2_A~1_OTERM601_NEW_REG766 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~1_OTERM601_OTERM767 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~1_OTERM601_NEW_REG766 .is_wysiwyg = "true";
defparam \aluin2_A~1_OTERM601_NEW_REG766 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \RTval_D[6]~2_Duplicate (
// Equation(s):
// \RTval_D[6]~2_Duplicate_35  = ( \RTreg_A[6]_OTERM387  & ( (!\RTreg_A[6]_OTERM381  & (((!\RTreg_A[6]_OTERM383 ) # (\RTreg_A[6]_OTERM385 )))) # (\RTreg_A[6]_OTERM381  & (memaddr_M[6])) ) ) # ( !\RTreg_A[6]_OTERM387  & ( (!\RTreg_A[6]_OTERM381  & 
// (((\RTreg_A[6]_OTERM385  & \RTreg_A[6]_OTERM383 )))) # (\RTreg_A[6]_OTERM381  & (memaddr_M[6])) ) )

	.dataa(!memaddr_M[6]),
	.datab(!\RTreg_A[6]_OTERM385 ),
	.datac(!\RTreg_A[6]_OTERM381 ),
	.datad(!\RTreg_A[6]_OTERM383 ),
	.datae(gnd),
	.dataf(!\RTreg_A[6]_OTERM387 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[6]~2_Duplicate_35 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[6]~2_Duplicate .extended_lut = "off";
defparam \RTval_D[6]~2_Duplicate .lut_mask = 64'h05350535F535F535;
defparam \RTval_D[6]~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \aluin2_A~1 (
// Equation(s):
// \aluin2_A~1_combout  = ( \RTval_D[6]~2_Duplicate_35  & ( (!\aluin2_A[4]_OTERM307 ) # ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~1_OTERM601_OTERM767 )) ) ) # ( !\RTval_D[6]~2_Duplicate_35  & ( (\aluin2_A[4]_OTERM307  & 
// ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~1_OTERM601_OTERM767 ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\aluin2_A~1_OTERM601_OTERM767 ),
	.datad(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RTval_D[6]~2_Duplicate_35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~1 .extended_lut = "off";
defparam \aluin2_A~1 .lut_mask = 64'h33033303FFCFFFCF;
defparam \aluin2_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \RTval_D[5]~3_Duplicate (
// Equation(s):
// \RTval_D[5]~3_Duplicate_41  = ( \RTreg_A[5]_OTERM415  & ( (!\RTreg_A[6]_OTERM381  & (((!\RTreg_A[6]_OTERM383~_Duplicate_2 ) # (\RTreg_A[5]_OTERM413 )))) # (\RTreg_A[6]_OTERM381  & (memaddr_M[5])) ) ) # ( !\RTreg_A[5]_OTERM415  & ( (!\RTreg_A[6]_OTERM381  
// & (((\RTreg_A[5]_OTERM413  & \RTreg_A[6]_OTERM383~_Duplicate_2 )))) # (\RTreg_A[6]_OTERM381  & (memaddr_M[5])) ) )

	.dataa(!memaddr_M[5]),
	.datab(!\RTreg_A[5]_OTERM413 ),
	.datac(!\RTreg_A[6]_OTERM381 ),
	.datad(!\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.datae(gnd),
	.dataf(!\RTreg_A[5]_OTERM415 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[5]~3_Duplicate_41 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[5]~3_Duplicate .extended_lut = "off";
defparam \RTval_D[5]~3_Duplicate .lut_mask = 64'h05350535F535F535;
defparam \RTval_D[5]~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \aluin2_A~2_OTERM609_NEW_REG880 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~2_OTERM609_OTERM881 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~2_OTERM609_NEW_REG880 .is_wysiwyg = "true";
defparam \aluin2_A~2_OTERM609_NEW_REG880 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N33
cyclonev_lcell_comb \aluin2_A~2 (
// Equation(s):
// \aluin2_A~2_combout  = ( \aluin2_A~2_OTERM609_OTERM881  & ( (!\aluin2_A[4]_OTERM307  & ((\RTval_D[5]~3_Duplicate_41 ))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[4]_OTERM305~DUPLICATE_q )) ) ) # ( !\aluin2_A~2_OTERM609_OTERM881  & ( (!\aluin2_A[4]_OTERM307  
// & \RTval_D[5]~3_Duplicate_41 ) ) )

	.dataa(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\RTval_D[5]~3_Duplicate_41 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A~2_OTERM609_OTERM881 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~2 .extended_lut = "off";
defparam \aluin2_A~2 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \aluin2_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( !\RSval_D[0]~1_combout  $ (!\aluin2_A~31_combout ) ) + ( !VCC ) + ( !VCC ))
// \Add4~30  = CARRY(( !\RSval_D[0]~1_combout  $ (!\aluin2_A~31_combout ) ) + ( !VCC ) + ( !VCC ))
// \Add4~31  = SHARE((!\aluin2_A~31_combout ) # (\RSval_D[0]~1_combout ))

	.dataa(gnd),
	.datab(!\RSval_D[0]~1_combout ),
	.datac(!\aluin2_A~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000F3F300003C3C;
defparam \Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N3
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !\RSval_D[1]~0_combout  $ (\aluin2_A~30_combout ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~26  = CARRY(( !\RSval_D[1]~0_combout  $ (\aluin2_A~30_combout ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~27  = SHARE((\RSval_D[1]~0_combout  & !\aluin2_A~30_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RSval_D[1]~0_combout ),
	.datad(!\aluin2_A~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(\Add4~31 ),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !\aluin2_A~29_combout  $ (aluin1_A[2]) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~22  = CARRY(( !\aluin2_A~29_combout  $ (aluin1_A[2]) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~23  = SHARE((!\aluin2_A~29_combout  & aluin1_A[2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~29_combout ),
	.datad(!aluin1_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(\Add4~27 ),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N9
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( !\aluin2_A~28_combout  $ (aluin1_A[3]) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~18  = CARRY(( !\aluin2_A~28_combout  $ (aluin1_A[3]) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~19  = SHARE((!\aluin2_A~28_combout  & aluin1_A[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~28_combout ),
	.datad(!aluin1_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(\Add4~23 ),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( !\aluin1_A[4]~DUPLICATE_q  $ (\aluin2_A~27_combout ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~10  = CARRY(( !\aluin1_A[4]~DUPLICATE_q  $ (\aluin2_A~27_combout ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~11  = SHARE((\aluin1_A[4]~DUPLICATE_q  & !\aluin2_A~27_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!\aluin2_A~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(\Add4~19 ),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N15
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( !\aluin2_A~2_combout  $ (aluin1_A[5]) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~2  = CARRY(( !\aluin2_A~2_combout  $ (aluin1_A[5]) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~3  = SHARE((!\aluin2_A~2_combout  & aluin1_A[5]))

	.dataa(!\aluin2_A~2_combout ),
	.datab(gnd),
	.datac(!aluin1_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(\Add4~11 ),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( !\aluin1_A[6]~DUPLICATE_q  $ (\aluin2_A~1_combout ) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~14  = CARRY(( !\aluin1_A[6]~DUPLICATE_q  $ (\aluin2_A~1_combout ) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~15  = SHARE((\aluin1_A[6]~DUPLICATE_q  & !\aluin2_A~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!\aluin2_A~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(\Add4~3 ),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N21
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( !aluin1_A[7] $ (\aluin2_A~0_combout ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~6  = CARRY(( !aluin1_A[7] $ (\aluin2_A~0_combout ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~7  = SHARE((aluin1_A[7] & !\aluin2_A~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[7]),
	.datad(!\aluin2_A~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(\Add4~15 ),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( !\aluin2_A~26_combout  $ (\aluin1_A[8]~DUPLICATE_q ) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~94  = CARRY(( !\aluin2_A~26_combout  $ (\aluin1_A[8]~DUPLICATE_q ) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~95  = SHARE((!\aluin2_A~26_combout  & \aluin1_A[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~26_combout ),
	.datad(!\aluin1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(\Add4~7 ),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout(\Add4~95 ));
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N27
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( !aluin1_A[9] $ (\aluin2_A~25_combout ) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~90  = CARRY(( !aluin1_A[9] $ (\aluin2_A~25_combout ) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~91  = SHARE((aluin1_A[9] & !\aluin2_A~25_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[9]),
	.datad(!\aluin2_A~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(\Add4~95 ),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout(\Add4~91 ));
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( !aluin1_A[10] $ (\aluin2_A~24_combout ) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~86  = CARRY(( !aluin1_A[10] $ (\aluin2_A~24_combout ) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~87  = SHARE((aluin1_A[10] & !\aluin2_A~24_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[10]),
	.datad(!\aluin2_A~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(\Add4~91 ),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout(\Add4~87 ));
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N33
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( !aluin1_A[11] $ (\aluin2_A~23_combout ) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~82  = CARRY(( !aluin1_A[11] $ (\aluin2_A~23_combout ) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~83  = SHARE((aluin1_A[11] & !\aluin2_A~23_combout ))

	.dataa(!aluin1_A[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(\Add4~87 ),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout(\Add4~83 ));
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h000055000000AA55;
defparam \Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \Add4~125 (
// Equation(s):
// \Add4~125_sumout  = SUM(( !aluin1_A[12] $ (\aluin2_A~22_combout ) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~126  = CARRY(( !aluin1_A[12] $ (\aluin2_A~22_combout ) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~127  = SHARE((aluin1_A[12] & !\aluin2_A~22_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[12]),
	.datad(!\aluin2_A~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(\Add4~83 ),
	.combout(),
	.sumout(\Add4~125_sumout ),
	.cout(\Add4~126 ),
	.shareout(\Add4~127 ));
// synopsys translate_off
defparam \Add4~125 .extended_lut = "off";
defparam \Add4~125 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \Add4~121 (
// Equation(s):
// \Add4~121_sumout  = SUM(( !\aluin2_A~21_combout  $ (\aluin1_A[13]~DUPLICATE_q ) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~122  = CARRY(( !\aluin2_A~21_combout  $ (\aluin1_A[13]~DUPLICATE_q ) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~123  = SHARE((!\aluin2_A~21_combout  & \aluin1_A[13]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~21_combout ),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~126 ),
	.sharein(\Add4~127 ),
	.combout(),
	.sumout(\Add4~121_sumout ),
	.cout(\Add4~122 ),
	.shareout(\Add4~123 ));
// synopsys translate_off
defparam \Add4~121 .extended_lut = "off";
defparam \Add4~121 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( !\aluin2_A~20_combout  $ (\aluin1_A[14]~DUPLICATE_q ) ) + ( \Add4~123  ) + ( \Add4~122  ))
// \Add4~110  = CARRY(( !\aluin2_A~20_combout  $ (\aluin1_A[14]~DUPLICATE_q ) ) + ( \Add4~123  ) + ( \Add4~122  ))
// \Add4~111  = SHARE((!\aluin2_A~20_combout  & \aluin1_A[14]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\aluin2_A~20_combout ),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~122 ),
	.sharein(\Add4~123 ),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout(\Add4~111 ));
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N45
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( !aluin1_A[15] $ (\aluin2_A~19_combout ) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~106  = CARRY(( !aluin1_A[15] $ (\aluin2_A~19_combout ) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~107  = SHARE((aluin1_A[15] & !\aluin2_A~19_combout ))

	.dataa(!aluin1_A[15]),
	.datab(gnd),
	.datac(!\aluin2_A~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(\Add4~111 ),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout(\Add4~107 ));
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( !\aluin2_A~18_combout  $ (aluin1_A[16]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~102  = CARRY(( !\aluin2_A~18_combout  $ (aluin1_A[16]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~103  = SHARE((!\aluin2_A~18_combout  & aluin1_A[16]))

	.dataa(gnd),
	.datab(!\aluin2_A~18_combout ),
	.datac(!aluin1_A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(\Add4~107 ),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout(\Add4~103 ));
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \aluin2_A~18_combout  & ( alufunc_A[1] & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (aluin1_A[16]))) ) ) ) # ( !\aluin2_A~18_combout  & ( alufunc_A[1] & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[16]))) 
// ) ) ) # ( \aluin2_A~18_combout  & ( !alufunc_A[1] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[0] & !aluin1_A[16]))) ) ) ) # ( !\aluin2_A~18_combout  & ( !alufunc_A[1] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[0]) # (!aluin1_A[16]))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(!aluin1_A[16]),
	.datae(!\aluin2_A~18_combout ),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h555A5AAA50A0A050;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N43
dffeas \aluin1_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[31]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31] .is_wysiwyg = "true";
defparam \aluin1_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N37
dffeas \aluin1_A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N58
dffeas \regs[13][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N22
dffeas \regs[12][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N8
dffeas \regs[14][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[14][23]~q  & ( \imem~17_combout  & ( (\imem~18_combout ) # (\regs[15][23]~q ) ) ) ) # ( !\regs[14][23]~q  & ( \imem~17_combout  & ( (\regs[15][23]~q  & !\imem~18_combout ) ) ) ) # ( \regs[14][23]~q  & ( !\imem~17_combout  & ( 
// (!\imem~18_combout  & (\regs[13][23]~q )) # (\imem~18_combout  & ((\regs[12][23]~q ))) ) ) ) # ( !\regs[14][23]~q  & ( !\imem~17_combout  & ( (!\imem~18_combout  & (\regs[13][23]~q )) # (\imem~18_combout  & ((\regs[12][23]~q ))) ) ) )

	.dataa(!\regs[15][23]~q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs[13][23]~q ),
	.datad(!\regs[12][23]~q ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \regs[5][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \regs[4][23]~feeder (
// Equation(s):
// \regs[4][23]~feeder_combout  = ( \mem_fwd[23]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][23]~feeder .extended_lut = "off";
defparam \regs[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N56
dffeas \regs[4][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N56
dffeas \regs[6][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N2
dffeas \regs[7][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[7][23]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][23]~q )) # (\imem~17_combout  & ((\regs[6][23]~q ))) ) ) ) # ( !\regs[7][23]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][23]~q )) # 
// (\imem~17_combout  & ((\regs[6][23]~q ))) ) ) ) # ( \regs[7][23]~q  & ( !\imem~18_combout  & ( (\imem~17_combout ) # (\regs[5][23]~q ) ) ) ) # ( !\regs[7][23]~q  & ( !\imem~18_combout  & ( (\regs[5][23]~q  & !\imem~17_combout ) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\regs[4][23]~q ),
	.datac(!\regs[6][23]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[7][23]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h550055FF330F330F;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N53
dffeas \regs[0][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N18
cyclonev_lcell_comb \regs[1][23]~feeder (
// Equation(s):
// \regs[1][23]~feeder_combout  = ( \mem_fwd[23]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][23]~feeder .extended_lut = "off";
defparam \regs[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \regs[1][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N3
cyclonev_lcell_comb \regs[3][23]~feeder (
// Equation(s):
// \regs[3][23]~feeder_combout  = ( \mem_fwd[23]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][23]~feeder .extended_lut = "off";
defparam \regs[3][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N4
dffeas \regs[3][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N42
cyclonev_lcell_comb \regs[2][23]~feeder (
// Equation(s):
// \regs[2][23]~feeder_combout  = ( \mem_fwd[23]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][23]~feeder .extended_lut = "off";
defparam \regs[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N43
dffeas \regs[2][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \imem~18_combout  & ( \imem~17_combout  & ( \regs[2][23]~q  ) ) ) # ( !\imem~18_combout  & ( \imem~17_combout  & ( \regs[3][23]~q  ) ) ) # ( \imem~18_combout  & ( !\imem~17_combout  & ( \regs[0][23]~q  ) ) ) # ( !\imem~18_combout  & 
// ( !\imem~17_combout  & ( \regs[1][23]~q  ) ) )

	.dataa(!\regs[0][23]~q ),
	.datab(!\regs[1][23]~q ),
	.datac(!\regs[3][23]~q ),
	.datad(!\regs[2][23]~q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \regs[11][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N38
dffeas \regs[8][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N37
dffeas \regs[10][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \regs[9][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[9][23]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[8][23]~q )) # (\imem~17_combout  & ((\regs[10][23]~q ))) ) ) ) # ( !\regs[9][23]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[8][23]~q )) # 
// (\imem~17_combout  & ((\regs[10][23]~q ))) ) ) ) # ( \regs[9][23]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[11][23]~q ) ) ) ) # ( !\regs[9][23]~q  & ( !\imem~18_combout  & ( (\regs[11][23]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[11][23]~q ),
	.datab(!\regs[8][23]~q ),
	.datac(!\regs[10][23]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[9][23]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~0_combout  & ( \Mux40~2_combout  & ( ((!\imem~16_combout  & (\Mux40~3_combout )) # (\imem~16_combout  & ((\Mux40~1_combout )))) # (\imem~13_combout ) ) ) ) # ( !\Mux40~0_combout  & ( \Mux40~2_combout  & ( (!\imem~13_combout  & 
// ((!\imem~16_combout  & (\Mux40~3_combout )) # (\imem~16_combout  & ((\Mux40~1_combout ))))) # (\imem~13_combout  & (((!\imem~16_combout )))) ) ) ) # ( \Mux40~0_combout  & ( !\Mux40~2_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout  & 
// (\Mux40~3_combout )) # (\imem~16_combout  & ((\Mux40~1_combout ))))) # (\imem~13_combout  & (((\imem~16_combout )))) ) ) ) # ( !\Mux40~0_combout  & ( !\Mux40~2_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout  & (\Mux40~3_combout )) # 
// (\imem~16_combout  & ((\Mux40~1_combout ))))) ) ) )

	.dataa(!\Mux40~3_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux40~1_combout ),
	.datad(!\imem~16_combout ),
	.datae(!\Mux40~0_combout ),
	.dataf(!\Mux40~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h440C443F770C773F;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \RTval_D[23]~12 (
// Equation(s):
// \RTval_D[23]~12_combout  = ( \Mux40~4_combout  & ( \rt_match_M~combout  & ( (!\rt_match_A~combout  & ((\mem_fwd[23]~28_combout ))) # (\rt_match_A~combout  & (\Selector29~2_combout )) ) ) ) # ( !\Mux40~4_combout  & ( \rt_match_M~combout  & ( 
// (!\rt_match_A~combout  & ((\mem_fwd[23]~28_combout ))) # (\rt_match_A~combout  & (\Selector29~2_combout )) ) ) ) # ( \Mux40~4_combout  & ( !\rt_match_M~combout  & ( (!\rt_match_A~combout ) # (\Selector29~2_combout ) ) ) ) # ( !\Mux40~4_combout  & ( 
// !\rt_match_M~combout  & ( (\Selector29~2_combout  & \rt_match_A~combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector29~2_combout ),
	.datac(!\mem_fwd[23]~28_combout ),
	.datad(!\rt_match_A~combout ),
	.datae(!\Mux40~4_combout ),
	.dataf(!\rt_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[23]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[23]~12 .extended_lut = "off";
defparam \RTval_D[23]~12 .lut_mask = 64'h0033FF330F330F33;
defparam \RTval_D[23]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \RTreg_A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[23]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \aluin2_A~11 (
// Equation(s):
// \aluin2_A~11_combout  = ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & ((\RTreg_A[23]~DUPLICATE_q ))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[22]_OTERM931 )) ) ) # ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (\RTreg_A[23]~DUPLICATE_q  & 
// !\aluin2_A[4]_OTERM307 ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[22]_OTERM931 ),
	.datac(!\RTreg_A[23]~DUPLICATE_q ),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~11 .extended_lut = "off";
defparam \aluin2_A~11 .lut_mask = 64'h0F000F000F330F33;
defparam \aluin2_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N34
dffeas \regs[12][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N49
dffeas \regs[15][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N14
dffeas \regs[14][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N49
dffeas \regs[13][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[13][21]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & (\regs[15][21]~q )) # (\imem~18_combout  & ((\regs[14][21]~q ))) ) ) ) # ( !\regs[13][21]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & (\regs[15][21]~q )) # 
// (\imem~18_combout  & ((\regs[14][21]~q ))) ) ) ) # ( \regs[13][21]~q  & ( !\imem~17_combout  & ( (!\imem~18_combout ) # (\regs[12][21]~q ) ) ) ) # ( !\regs[13][21]~q  & ( !\imem~17_combout  & ( (\regs[12][21]~q  & \imem~18_combout ) ) ) )

	.dataa(!\regs[12][21]~q ),
	.datab(!\regs[15][21]~q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs[14][21]~q ),
	.datae(!\regs[13][21]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N4
dffeas \regs[1][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \regs[2][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \regs[0][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \imem~17_Duplicate_248 (
// Equation(s):
// \imem~17_Duplicate_249  = ( \imem~5_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_Duplicate_249 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17_Duplicate_248 .extended_lut = "off";
defparam \imem~17_Duplicate_248 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~17_Duplicate_248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \regs[3][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \imem~18_Duplicate_250 (
// Equation(s):
// \imem~18_Duplicate_251  = ( !\imem~10_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_Duplicate_251 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18_Duplicate_250 .extended_lut = "off";
defparam \imem~18_Duplicate_250 .lut_mask = 64'h0F0F0F0F00000000;
defparam \imem~18_Duplicate_250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[3][21]~q  & ( \imem~18_Duplicate_251  & ( (!\imem~17_Duplicate_249  & ((\regs[0][21]~q ))) # (\imem~17_Duplicate_249  & (\regs[2][21]~q )) ) ) ) # ( !\regs[3][21]~q  & ( \imem~18_Duplicate_251  & ( (!\imem~17_Duplicate_249  & 
// ((\regs[0][21]~q ))) # (\imem~17_Duplicate_249  & (\regs[2][21]~q )) ) ) ) # ( \regs[3][21]~q  & ( !\imem~18_Duplicate_251  & ( (\imem~17_Duplicate_249 ) # (\regs[1][21]~q ) ) ) ) # ( !\regs[3][21]~q  & ( !\imem~18_Duplicate_251  & ( (\regs[1][21]~q  & 
// !\imem~17_Duplicate_249 ) ) ) )

	.dataa(!\regs[1][21]~q ),
	.datab(!\regs[2][21]~q ),
	.datac(!\regs[0][21]~q ),
	.datad(!\imem~17_Duplicate_249 ),
	.datae(!\regs[3][21]~q ),
	.dataf(!\imem~18_Duplicate_251 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \regs[10][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N46
dffeas \regs[8][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \regs[9][21]~feeder (
// Equation(s):
// \regs[9][21]~feeder_combout  = ( \mem_fwd[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][21]~feeder .extended_lut = "off";
defparam \regs[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N44
dffeas \regs[9][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \regs[11][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[11][21]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[8][21]~q ))) # (\imem~17_combout  & (\regs[10][21]~q )) ) ) ) # ( !\regs[11][21]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[8][21]~q ))) # 
// (\imem~17_combout  & (\regs[10][21]~q )) ) ) ) # ( \regs[11][21]~q  & ( !\imem~18_combout  & ( (\regs[9][21]~q ) # (\imem~17_combout ) ) ) ) # ( !\regs[11][21]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & \regs[9][21]~q ) ) ) )

	.dataa(!\regs[10][21]~q ),
	.datab(!\regs[8][21]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[9][21]~q ),
	.datae(!\regs[11][21]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N40
dffeas \regs[4][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N21
cyclonev_lcell_comb \regs[6][21]~feeder (
// Equation(s):
// \regs[6][21]~feeder_combout  = ( \mem_fwd[21]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[21]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][21]~feeder .extended_lut = "off";
defparam \regs[6][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N22
dffeas \regs[6][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N2
dffeas \regs[7][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N26
dffeas \regs[5][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[5][21]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][21]~q )) # (\imem~17_combout  & ((\regs[6][21]~q ))) ) ) ) # ( !\regs[5][21]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][21]~q )) # 
// (\imem~17_combout  & ((\regs[6][21]~q ))) ) ) ) # ( \regs[5][21]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[7][21]~q ) ) ) ) # ( !\regs[5][21]~q  & ( !\imem~18_combout  & ( (\regs[7][21]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[4][21]~q ),
	.datab(!\regs[6][21]~q ),
	.datac(!\regs[7][21]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[5][21]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \Mux42~2_combout  & ( \Mux42~1_combout  & ( (!\imem~13_combout  & (((\imem~16_combout )) # (\Mux42~3_combout ))) # (\imem~13_combout  & (((!\imem~16_combout ) # (\Mux42~0_combout )))) ) ) ) # ( !\Mux42~2_combout  & ( \Mux42~1_combout 
//  & ( (!\imem~13_combout  & (((\imem~16_combout )) # (\Mux42~3_combout ))) # (\imem~13_combout  & (((\imem~16_combout  & \Mux42~0_combout )))) ) ) ) # ( \Mux42~2_combout  & ( !\Mux42~1_combout  & ( (!\imem~13_combout  & (\Mux42~3_combout  & 
// (!\imem~16_combout ))) # (\imem~13_combout  & (((!\imem~16_combout ) # (\Mux42~0_combout )))) ) ) ) # ( !\Mux42~2_combout  & ( !\Mux42~1_combout  & ( (!\imem~13_combout  & (\Mux42~3_combout  & (!\imem~16_combout ))) # (\imem~13_combout  & 
// (((\imem~16_combout  & \Mux42~0_combout )))) ) ) )

	.dataa(!\Mux42~3_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\Mux42~0_combout ),
	.datae(!\Mux42~2_combout ),
	.dataf(!\Mux42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \RTval_D[21]~14 (
// Equation(s):
// \RTval_D[21]~14_combout  = ( \Mux42~4_combout  & ( (!\rt_match_A~combout  & (((!\rt_match_M~combout )) # (\mem_fwd[21]~32_combout ))) # (\rt_match_A~combout  & (((\Selector31~7_combout )))) ) ) # ( !\Mux42~4_combout  & ( (!\rt_match_A~combout  & 
// (\mem_fwd[21]~32_combout  & ((\rt_match_M~combout )))) # (\rt_match_A~combout  & (((\Selector31~7_combout )))) ) )

	.dataa(!\mem_fwd[21]~32_combout ),
	.datab(!\Selector31~7_combout ),
	.datac(!\rt_match_A~combout ),
	.datad(!\rt_match_M~combout ),
	.datae(gnd),
	.dataf(!\Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[21]~14 .extended_lut = "off";
defparam \RTval_D[21]~14 .lut_mask = 64'h03530353F353F353;
defparam \RTval_D[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \RTreg_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[21]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[21] .is_wysiwyg = "true";
defparam \RTreg_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \aluin2_A~13 (
// Equation(s):
// \aluin2_A~13_combout  = ( RTreg_A[21] & ( (!\aluin2_A[4]_OTERM307 ) # ((\aluin2_A[22]_OTERM931  & \aluin2_A[4]_OTERM305~DUPLICATE_q )) ) ) # ( !RTreg_A[21] & ( (\aluin2_A[4]_OTERM307  & (\aluin2_A[22]_OTERM931  & \aluin2_A[4]_OTERM305~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\aluin2_A[22]_OTERM931 ),
	.datad(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!RTreg_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~13 .extended_lut = "off";
defparam \aluin2_A~13 .lut_mask = 64'h00030003CCCFCCCF;
defparam \aluin2_A~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N58
dffeas \regs[8][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N37
dffeas \regs[12][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N36
cyclonev_lcell_comb \regs[0][20]~feeder (
// Equation(s):
// \regs[0][20]~feeder_combout  = ( \mem_fwd[20]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][20]~feeder .extended_lut = "off";
defparam \regs[0][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N37
dffeas \regs[0][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N26
dffeas \regs[4][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[4][20]~q  & ( \imem~16_combout  & ( (!\imem~13_combout ) # (\regs[0][20]~q ) ) ) ) # ( !\regs[4][20]~q  & ( \imem~16_combout  & ( (\imem~13_combout  & \regs[0][20]~q ) ) ) ) # ( \regs[4][20]~q  & ( !\imem~16_combout  & ( 
// (!\imem~13_combout  & ((\regs[12][20]~q ))) # (\imem~13_combout  & (\regs[8][20]~q )) ) ) ) # ( !\regs[4][20]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout  & ((\regs[12][20]~q ))) # (\imem~13_combout  & (\regs[8][20]~q )) ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[0][20]~q ),
	.datae(!\regs[4][20]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N58
dffeas \regs[13][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N6
cyclonev_lcell_comb \regs[9][20]~feeder (
// Equation(s):
// \regs[9][20]~feeder_combout  = ( \mem_fwd[20]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][20]~feeder .extended_lut = "off";
defparam \regs[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \regs[9][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \regs[1][20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N32
dffeas \regs[5][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N45
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[5][20]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[9][20]~q )) # (\imem~16_combout  & ((\regs[1][20]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][20]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[9][20]~q )) # 
// (\imem~16_combout  & ((\regs[1][20]~DUPLICATE_q ))) ) ) ) # ( \regs[5][20]~q  & ( !\imem~13_combout  & ( (\imem~16_combout ) # (\regs[13][20]~q ) ) ) ) # ( !\regs[5][20]~q  & ( !\imem~13_combout  & ( (\regs[13][20]~q  & !\imem~16_combout ) ) ) )

	.dataa(!\regs[13][20]~q ),
	.datab(!\regs[9][20]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[1][20]~DUPLICATE_q ),
	.datae(!\regs[5][20]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N54
cyclonev_lcell_comb \regs[6][20]~feeder (
// Equation(s):
// \regs[6][20]~feeder_combout  = ( \mem_fwd[20]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][20]~feeder .extended_lut = "off";
defparam \regs[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N55
dffeas \regs[6][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N22
dffeas \regs[10][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N48
cyclonev_lcell_comb \regs[14][20]~feeder (
// Equation(s):
// \regs[14][20]~feeder_combout  = ( \mem_fwd[20]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][20]~feeder .extended_lut = "off";
defparam \regs[14][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N49
dffeas \regs[14][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N28
dffeas \regs[2][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N18
cyclonev_lcell_comb \Mux43~2_Duplicate (
// Equation(s):
// \Mux43~2_Duplicate_6  = ( \imem~16_combout  & ( \imem~13_Duplicate_253  & ( \regs[2][20]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_Duplicate_253  & ( \regs[10][20]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_Duplicate_253  & ( \regs[6][20]~q  ) ) ) # 
// ( !\imem~16_combout  & ( !\imem~13_Duplicate_253  & ( \regs[14][20]~q  ) ) )

	.dataa(!\regs[6][20]~q ),
	.datab(!\regs[10][20]~q ),
	.datac(!\regs[14][20]~q ),
	.datad(!\regs[2][20]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_Duplicate_253 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2_Duplicate .extended_lut = "off";
defparam \Mux43~2_Duplicate .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux43~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N26
dffeas \regs[11][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N16
dffeas \regs[15][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \regs[3][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N14
dffeas \regs[7][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \Mux43~3_Duplicate (
// Equation(s):
// \Mux43~3_Duplicate_7  = ( \regs[7][20]~q  & ( \imem~16_combout  & ( (!\imem~13_combout ) # (\regs[3][20]~q ) ) ) ) # ( !\regs[7][20]~q  & ( \imem~16_combout  & ( (\imem~13_combout  & \regs[3][20]~q ) ) ) ) # ( \regs[7][20]~q  & ( !\imem~16_combout  & ( 
// (!\imem~13_combout  & ((\regs[15][20]~q ))) # (\imem~13_combout  & (\regs[11][20]~q )) ) ) ) # ( !\regs[7][20]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout  & ((\regs[15][20]~q ))) # (\imem~13_combout  & (\regs[11][20]~q )) ) ) )

	.dataa(!\regs[11][20]~q ),
	.datab(!\regs[15][20]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[3][20]~q ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3_Duplicate .extended_lut = "off";
defparam \Mux43~3_Duplicate .lut_mask = 64'h35353535000FF0FF;
defparam \Mux43~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N0
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \Mux43~3_Duplicate_7  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\Mux43~0_combout )) # (\imem~17_combout  & ((\Mux43~2_Duplicate_6 ))) ) ) ) # ( !\Mux43~3_Duplicate_7  & ( \imem~18_combout  & ( (!\imem~17_combout  & 
// (\Mux43~0_combout )) # (\imem~17_combout  & ((\Mux43~2_Duplicate_6 ))) ) ) ) # ( \Mux43~3_Duplicate_7  & ( !\imem~18_combout  & ( (\Mux43~1_combout ) # (\imem~17_combout ) ) ) ) # ( !\Mux43~3_Duplicate_7  & ( !\imem~18_combout  & ( (!\imem~17_combout  & 
// \Mux43~1_combout ) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\Mux43~0_combout ),
	.datac(!\Mux43~1_combout ),
	.datad(!\Mux43~2_Duplicate_6 ),
	.datae(!\Mux43~3_Duplicate_7 ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N51
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \aluin2_A~14_combout  & ( (!alufunc_A[0] & (!alufunc_A[1] $ (!\alufunc_A[3]~DUPLICATE_q  $ (aluin1_A[20])))) # (alufunc_A[0] & (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q ))) ) ) # ( !\aluin2_A~14_combout  & ( (!alufunc_A[0] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[1]) # (!aluin1_A[20]))))) # (alufunc_A[0] & (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[20])))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!aluin1_A[20]),
	.datae(gnd),
	.dataf(!\aluin2_A~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h0E680E6868C268C2;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Selector36~0_combout  & ( ((\Selector34~0_combout  & \Selector32~2_combout )) # (pcpred_A[20]) ) ) # ( !\Selector36~0_combout  & ( (\Selector34~0_combout  & \Selector32~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector32~2_combout ),
	.datad(!pcpred_A[20]),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h0303030303FF03FF;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N24
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( \mem_fwd[28]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \regs[8][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N58
dffeas \regs[12][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \regs[4][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N14
dffeas \regs[0][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \regs[0][28]~q  & ( \imem~13_combout  & ( (\imem~16_combout ) # (\regs[8][28]~q ) ) ) ) # ( !\regs[0][28]~q  & ( \imem~13_combout  & ( (\regs[8][28]~q  & !\imem~16_combout ) ) ) ) # ( \regs[0][28]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[12][28]~q )) # (\imem~16_combout  & ((\regs[4][28]~q ))) ) ) ) # ( !\regs[0][28]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[12][28]~q )) # (\imem~16_combout  & ((\regs[4][28]~q ))) ) ) )

	.dataa(!\regs[8][28]~q ),
	.datab(!\regs[12][28]~q ),
	.datac(!\regs[4][28]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[0][28]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \regs[2][28]~feeder (
// Equation(s):
// \regs[2][28]~feeder_combout  = ( \mem_fwd[28]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][28]~feeder .extended_lut = "off";
defparam \regs[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N49
dffeas \regs[2][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N32
dffeas \regs[14][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N28
dffeas \regs[6][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N14
dffeas \regs[10][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N12
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \regs[10][28]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[2][28]~q ) ) ) ) # ( !\regs[10][28]~q  & ( \imem~13_combout  & ( (\regs[2][28]~q  & \imem~16_combout ) ) ) ) # ( \regs[10][28]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[14][28]~q )) # (\imem~16_combout  & ((\regs[6][28]~q ))) ) ) ) # ( !\regs[10][28]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[14][28]~q )) # (\imem~16_combout  & ((\regs[6][28]~q ))) ) ) )

	.dataa(!\regs[2][28]~q ),
	.datab(!\regs[14][28]~q ),
	.datac(!\regs[6][28]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[10][28]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N38
dffeas \regs[13][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N43
dffeas \regs[1][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N30
cyclonev_lcell_comb \regs[5][28]~feeder (
// Equation(s):
// \regs[5][28]~feeder_combout  = ( \mem_fwd[28]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][28]~feeder .extended_lut = "off";
defparam \regs[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \regs[5][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N20
dffeas \regs[9][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N18
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \regs[9][28]~q  & ( \imem~13_Duplicate_255  & ( (!\imem~16_combout ) # (\regs[1][28]~q ) ) ) ) # ( !\regs[9][28]~q  & ( \imem~13_Duplicate_255  & ( (\regs[1][28]~q  & \imem~16_combout ) ) ) ) # ( \regs[9][28]~q  & ( 
// !\imem~13_Duplicate_255  & ( (!\imem~16_combout  & (\regs[13][28]~q )) # (\imem~16_combout  & ((\regs[5][28]~q ))) ) ) ) # ( !\regs[9][28]~q  & ( !\imem~13_Duplicate_255  & ( (!\imem~16_combout  & (\regs[13][28]~q )) # (\imem~16_combout  & 
// ((\regs[5][28]~q ))) ) ) )

	.dataa(!\regs[13][28]~q ),
	.datab(!\regs[1][28]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[5][28]~q ),
	.datae(!\regs[9][28]~q ),
	.dataf(!\imem~13_Duplicate_255 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \regs[3][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N14
dffeas \regs[11][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N31
dffeas \regs[15][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N22
dffeas \regs[7][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \regs[7][28]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][28]~q ))) # (\imem~16_combout  & (\regs[3][28]~q )) ) ) ) # ( !\regs[7][28]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][28]~q ))) # 
// (\imem~16_combout  & (\regs[3][28]~q )) ) ) ) # ( \regs[7][28]~q  & ( !\imem~13_combout  & ( (\imem~16_combout ) # (\regs[15][28]~q ) ) ) ) # ( !\regs[7][28]~q  & ( !\imem~13_combout  & ( (\regs[15][28]~q  & !\imem~16_combout ) ) ) )

	.dataa(!\regs[3][28]~q ),
	.datab(!\regs[11][28]~q ),
	.datac(!\regs[15][28]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \Mux35~1_combout  & ( \Mux35~3_combout  & ( (!\imem~18_combout ) # ((!\imem~17_combout  & (\Mux35~0_combout )) # (\imem~17_combout  & ((\Mux35~2_combout )))) ) ) ) # ( !\Mux35~1_combout  & ( \Mux35~3_combout  & ( (!\imem~18_combout  
// & (((\imem~17_combout )))) # (\imem~18_combout  & ((!\imem~17_combout  & (\Mux35~0_combout )) # (\imem~17_combout  & ((\Mux35~2_combout ))))) ) ) ) # ( \Mux35~1_combout  & ( !\Mux35~3_combout  & ( (!\imem~18_combout  & (((!\imem~17_combout )))) # 
// (\imem~18_combout  & ((!\imem~17_combout  & (\Mux35~0_combout )) # (\imem~17_combout  & ((\Mux35~2_combout ))))) ) ) ) # ( !\Mux35~1_combout  & ( !\Mux35~3_combout  & ( (\imem~18_combout  & ((!\imem~17_combout  & (\Mux35~0_combout )) # (\imem~17_combout  
// & ((\Mux35~2_combout ))))) ) ) )

	.dataa(!\Mux35~0_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\Mux35~2_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\Mux35~1_combout ),
	.dataf(!\Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \RTval_D[28]~7 (
// Equation(s):
// \RTval_D[28]~7_combout  = ( \rt_match_M~combout  & ( \Mux35~4_combout  & ( (!\rt_match_A~combout  & (\mem_fwd[28]~18_combout )) # (\rt_match_A~combout  & ((\Selector24~1_combout ))) ) ) ) # ( !\rt_match_M~combout  & ( \Mux35~4_combout  & ( 
// (!\rt_match_A~combout ) # (\Selector24~1_combout ) ) ) ) # ( \rt_match_M~combout  & ( !\Mux35~4_combout  & ( (!\rt_match_A~combout  & (\mem_fwd[28]~18_combout )) # (\rt_match_A~combout  & ((\Selector24~1_combout ))) ) ) ) # ( !\rt_match_M~combout  & ( 
// !\Mux35~4_combout  & ( (\rt_match_A~combout  & \Selector24~1_combout ) ) ) )

	.dataa(!\mem_fwd[28]~18_combout ),
	.datab(!\rt_match_A~combout ),
	.datac(!\Selector24~1_combout ),
	.datad(gnd),
	.datae(!\rt_match_M~combout ),
	.dataf(!\Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[28]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[28]~7 .extended_lut = "off";
defparam \RTval_D[28]~7 .lut_mask = 64'h03034747CFCF4747;
defparam \RTval_D[28]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N28
dffeas \RTreg_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[28]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[28] .is_wysiwyg = "true";
defparam \RTreg_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N18
cyclonev_lcell_comb \aluin2_A~6 (
// Equation(s):
// \aluin2_A~6_combout  = ( \aluin2_A[22]_OTERM931  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (RTreg_A[28]) # (\aluin2_A[4]_OTERM307 ) ) ) ) # ( !\aluin2_A[22]_OTERM931  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[28]) ) ) 
// ) # ( \aluin2_A[22]_OTERM931  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[28]) ) ) ) # ( !\aluin2_A[22]_OTERM931  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[28]) ) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(gnd),
	.datac(!RTreg_A[28]),
	.datad(gnd),
	.datae(!\aluin2_A[22]_OTERM931 ),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~6 .extended_lut = "off";
defparam \aluin2_A~6 .lut_mask = 64'h0A0A0A0A0A0A5F5F;
defparam \aluin2_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N4
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N59
dffeas \regs[8][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N40
dffeas \regs[9][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N6
cyclonev_lcell_comb \regs[11][27]~feeder (
// Equation(s):
// \regs[11][27]~feeder_combout  = ( \mem_fwd[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][27]~feeder .extended_lut = "off";
defparam \regs[11][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \regs[11][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \Mux36~2_Duplicate (
// Equation(s):
// \Mux36~2_Duplicate_6  = ( \imem~17_combout  & ( \imem~18_combout  & ( \regs[10][27]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~18_combout  & ( \regs[8][27]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~18_combout  & ( \regs[11][27]~q  ) ) ) # ( 
// !\imem~17_combout  & ( !\imem~18_combout  & ( \regs[9][27]~q  ) ) )

	.dataa(!\regs[10][27]~q ),
	.datab(!\regs[8][27]~q ),
	.datac(!\regs[9][27]~q ),
	.datad(!\regs[11][27]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2_Duplicate .extended_lut = "off";
defparam \Mux36~2_Duplicate .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux36~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N59
dffeas \regs[3][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N55
dffeas \regs[2][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N2
dffeas \regs[1][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N40
dffeas \regs[0][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N39
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \regs[0][27]~q  & ( \imem~18_combout  & ( (!\imem~17_combout ) # (\regs[2][27]~q ) ) ) ) # ( !\regs[0][27]~q  & ( \imem~18_combout  & ( (\regs[2][27]~q  & \imem~17_combout ) ) ) ) # ( \regs[0][27]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & ((\regs[1][27]~q ))) # (\imem~17_combout  & (\regs[3][27]~q )) ) ) ) # ( !\regs[0][27]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & ((\regs[1][27]~q ))) # (\imem~17_combout  & (\regs[3][27]~q )) ) ) )

	.dataa(!\regs[3][27]~q ),
	.datab(!\regs[2][27]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[1][27]~q ),
	.datae(!\regs[0][27]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \regs[7][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \regs[5][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N50
dffeas \regs[6][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N22
dffeas \regs[4][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \imem~18_combout  & ( \imem~17_combout  & ( \regs[6][27]~q  ) ) ) # ( !\imem~18_combout  & ( \imem~17_combout  & ( \regs[7][27]~q  ) ) ) # ( \imem~18_combout  & ( !\imem~17_combout  & ( \regs[4][27]~q  ) ) ) # ( !\imem~18_combout  & 
// ( !\imem~17_combout  & ( \regs[5][27]~q  ) ) )

	.dataa(!\regs[7][27]~q ),
	.datab(!\regs[5][27]~q ),
	.datac(!\regs[6][27]~q ),
	.datad(!\regs[4][27]~q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \regs[15][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mem_fwd[27]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N16
dffeas \regs[12][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \regs[14][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N14
dffeas \regs[13][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \regs[13][27]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[12][27]~q )) # (\imem~17_combout  & ((\regs[14][27]~q ))) ) ) ) # ( !\regs[13][27]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[12][27]~q )) # 
// (\imem~17_combout  & ((\regs[14][27]~q ))) ) ) ) # ( \regs[13][27]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[15][27]~q ) ) ) ) # ( !\regs[13][27]~q  & ( !\imem~18_combout  & ( (\regs[15][27]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[15][27]~q ),
	.datab(!\regs[12][27]~q ),
	.datac(!\regs[14][27]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[13][27]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ( \Mux36~1_combout  & ( \Mux36~3_combout  & ( (!\imem~13_combout ) # ((!\imem~16_combout  & (\Mux36~2_Duplicate_6 )) # (\imem~16_combout  & ((\Mux36~0_combout )))) ) ) ) # ( !\Mux36~1_combout  & ( \Mux36~3_combout  & ( 
// (!\imem~16_combout  & ((!\imem~13_combout ) # ((\Mux36~2_Duplicate_6 )))) # (\imem~16_combout  & (\imem~13_combout  & ((\Mux36~0_combout )))) ) ) ) # ( \Mux36~1_combout  & ( !\Mux36~3_combout  & ( (!\imem~16_combout  & (\imem~13_combout  & 
// (\Mux36~2_Duplicate_6 ))) # (\imem~16_combout  & ((!\imem~13_combout ) # ((\Mux36~0_combout )))) ) ) ) # ( !\Mux36~1_combout  & ( !\Mux36~3_combout  & ( (\imem~13_combout  & ((!\imem~16_combout  & (\Mux36~2_Duplicate_6 )) # (\imem~16_combout  & 
// ((\Mux36~0_combout ))))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux36~2_Duplicate_6 ),
	.datad(!\Mux36~0_combout ),
	.datae(!\Mux36~1_combout ),
	.dataf(!\Mux36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~4 .extended_lut = "off";
defparam \Mux36~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N45
cyclonev_lcell_comb \RTval_D[27]~8 (
// Equation(s):
// \RTval_D[27]~8_combout  = ( \Mux36~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[27]~20_combout )))) # (\rt_match_A~combout  & (((\Selector25~3_combout )))) ) ) # ( !\Mux36~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & (\mem_fwd[27]~20_combout ))) # (\rt_match_A~combout  & (((\Selector25~3_combout )))) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\rt_match_A~combout ),
	.datac(!\mem_fwd[27]~20_combout ),
	.datad(!\Selector25~3_combout ),
	.datae(gnd),
	.dataf(!\Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[27]~8 .extended_lut = "off";
defparam \RTval_D[27]~8 .lut_mask = 64'h043704378CBF8CBF;
defparam \RTval_D[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N46
dffeas \RTreg_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[27]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[27] .is_wysiwyg = "true";
defparam \RTreg_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N30
cyclonev_lcell_comb \wmemval_M[27]~feeder (
// Equation(s):
// \wmemval_M[27]~feeder_combout  = ( RTreg_A[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTreg_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[27]~feeder .extended_lut = "off";
defparam \wmemval_M[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A2454962B842C9160000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N27
cyclonev_lcell_comb \mem_fwd[27]~19 (
// Equation(s):
// \mem_fwd[27]~19_combout  = ( dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!dmem_rtl_0_bypass[84]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem~6_combout ) # 
// (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (dmem_rtl_0_bypass[84] & (!\dmem~6_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!dmem_rtl_0_bypass[84]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (dmem_rtl_0_bypass[84] & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & !\dmem~6_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[84]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[27]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[27]~19 .extended_lut = "off";
defparam \mem_fwd[27]~19 .lut_mask = 64'h0100ABFF4500EFFF;
defparam \mem_fwd[27]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N15
cyclonev_lcell_comb \mem_fwd[27]~20 (
// Equation(s):
// \mem_fwd[27]~20_combout  = ( \mem_fwd[27]~19_combout  & ( (((memaddr_M[27] & !\ldmem_M~q )) # (\mem_fwd[29]~1_combout )) # (\mem_fwd[31]~6_combout ) ) ) # ( !\mem_fwd[27]~19_combout  & ( ((memaddr_M[27] & !\ldmem_M~q )) # (\mem_fwd[31]~6_combout ) ) )

	.dataa(!memaddr_M[27]),
	.datab(!\mem_fwd[31]~6_combout ),
	.datac(!\ldmem_M~q ),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[27]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[27]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[27]~20 .extended_lut = "off";
defparam \mem_fwd[27]~20 .lut_mask = 64'h7373737373FF73FF;
defparam \mem_fwd[27]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \regs[10][27]~feeder (
// Equation(s):
// \regs[10][27]~feeder_combout  = ( \mem_fwd[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][27]~feeder .extended_lut = "off";
defparam \regs[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \regs[10][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \imem~88_Duplicate_227 (
// Equation(s):
// \imem~88_Duplicate_228  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_228 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_227 .extended_lut = "off";
defparam \imem~88_Duplicate_227 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[9][27]~q  & ( \imem~135_combout  & ( (!\imem~88_Duplicate_228  & (\regs[10][27]~q )) # (\imem~88_Duplicate_228  & ((\regs[11][27]~q ))) ) ) ) # ( !\regs[9][27]~q  & ( \imem~135_combout  & ( (!\imem~88_Duplicate_228  & 
// (\regs[10][27]~q )) # (\imem~88_Duplicate_228  & ((\regs[11][27]~q ))) ) ) ) # ( \regs[9][27]~q  & ( !\imem~135_combout  & ( (\imem~88_Duplicate_228 ) # (\regs[8][27]~q ) ) ) ) # ( !\regs[9][27]~q  & ( !\imem~135_combout  & ( (\regs[8][27]~q  & 
// !\imem~88_Duplicate_228 ) ) ) )

	.dataa(!\regs[10][27]~q ),
	.datab(!\regs[8][27]~q ),
	.datac(!\imem~88_Duplicate_228 ),
	.datad(!\regs[11][27]~q ),
	.datae(!\regs[9][27]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[14][27]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & ((\regs[13][27]~q ))) # (\imem~135_combout  & (\regs[15][27]~q )) ) ) ) # ( !\regs[14][27]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & ((\regs[13][27]~q ))) # 
// (\imem~135_combout  & (\regs[15][27]~q )) ) ) ) # ( \regs[14][27]~q  & ( !\imem~88_combout  & ( (\imem~135_combout ) # (\regs[12][27]~q ) ) ) ) # ( !\regs[14][27]~q  & ( !\imem~88_combout  & ( (\regs[12][27]~q  & !\imem~135_combout ) ) ) )

	.dataa(!\regs[15][27]~q ),
	.datab(!\regs[12][27]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\regs[13][27]~q ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \imem~88_Duplicate_229 (
// Equation(s):
// \imem~88_Duplicate_230  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~74_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_230 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_229 .extended_lut = "off";
defparam \imem~88_Duplicate_229 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[1][27]~q  & ( \imem~88_Duplicate_230  & ( (!\imem~135_combout ) # (\regs[3][27]~q ) ) ) ) # ( !\regs[1][27]~q  & ( \imem~88_Duplicate_230  & ( (\regs[3][27]~q  & \imem~135_combout ) ) ) ) # ( \regs[1][27]~q  & ( 
// !\imem~88_Duplicate_230  & ( (!\imem~135_combout  & (\regs[0][27]~q )) # (\imem~135_combout  & ((\regs[2][27]~q ))) ) ) ) # ( !\regs[1][27]~q  & ( !\imem~88_Duplicate_230  & ( (!\imem~135_combout  & (\regs[0][27]~q )) # (\imem~135_combout  & 
// ((\regs[2][27]~q ))) ) ) )

	.dataa(!\regs[3][27]~q ),
	.datab(!\imem~135_combout ),
	.datac(!\regs[0][27]~q ),
	.datad(!\regs[2][27]~q ),
	.datae(!\regs[1][27]~q ),
	.dataf(!\imem~88_Duplicate_230 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N4
dffeas \regs[5][27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \regs[7][27]~q  & ( \imem~135_combout  & ( (\imem~88_Duplicate_148 ) # (\regs[6][27]~q ) ) ) ) # ( !\regs[7][27]~q  & ( \imem~135_combout  & ( (\regs[6][27]~q  & !\imem~88_Duplicate_148 ) ) ) ) # ( \regs[7][27]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_148  & ((\regs[4][27]~q ))) # (\imem~88_Duplicate_148  & (\regs[5][27]~DUPLICATE_q )) ) ) ) # ( !\regs[7][27]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_148  & ((\regs[4][27]~q ))) # 
// (\imem~88_Duplicate_148  & (\regs[5][27]~DUPLICATE_q )) ) ) )

	.dataa(!\regs[6][27]~q ),
	.datab(!\regs[5][27]~DUPLICATE_q ),
	.datac(!\imem~88_Duplicate_148 ),
	.datad(!\regs[4][27]~q ),
	.datae(!\regs[7][27]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Mux4~0_combout  & ( \Mux4~1_combout  & ( ((!\imem~89_combout  & (\Mux4~2_combout )) # (\imem~89_combout  & ((\Mux4~3_combout )))) # (\imem~87_combout ) ) ) ) # ( !\Mux4~0_combout  & ( \Mux4~1_combout  & ( (!\imem~87_combout  & 
// ((!\imem~89_combout  & (\Mux4~2_combout )) # (\imem~89_combout  & ((\Mux4~3_combout ))))) # (\imem~87_combout  & (((\imem~89_combout )))) ) ) ) # ( \Mux4~0_combout  & ( !\Mux4~1_combout  & ( (!\imem~87_combout  & ((!\imem~89_combout  & (\Mux4~2_combout )) 
// # (\imem~89_combout  & ((\Mux4~3_combout ))))) # (\imem~87_combout  & (((!\imem~89_combout )))) ) ) ) # ( !\Mux4~0_combout  & ( !\Mux4~1_combout  & ( (!\imem~87_combout  & ((!\imem~89_combout  & (\Mux4~2_combout )) # (\imem~89_combout  & ((\Mux4~3_combout 
// ))))) ) ) )

	.dataa(!\Mux4~2_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux4~3_combout ),
	.datad(!\imem~89_combout ),
	.datae(!\Mux4~0_combout ),
	.dataf(!\Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h440C770C443F773F;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \RSval_D[27]~11 (
// Equation(s):
// \RSval_D[27]~11_combout  = ( \Selector25~3_combout  & ( ((!\rs_match_M~_Duplicate_2  & (\Mux4~4_combout )) # (\rs_match_M~_Duplicate_2  & ((\mem_fwd[27]~20_combout )))) # (\rs_match_A~_Duplicate_3 ) ) ) # ( !\Selector25~3_combout  & ( 
// (!\rs_match_A~_Duplicate_3  & ((!\rs_match_M~_Duplicate_2  & (\Mux4~4_combout )) # (\rs_match_M~_Duplicate_2  & ((\mem_fwd[27]~20_combout ))))) ) )

	.dataa(!\Mux4~4_combout ),
	.datab(!\mem_fwd[27]~20_combout ),
	.datac(!\rs_match_M~_Duplicate_2 ),
	.datad(!\rs_match_A~_Duplicate_3 ),
	.datae(gnd),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[27]~11 .extended_lut = "off";
defparam \RSval_D[27]~11 .lut_mask = 64'h5300530053FF53FF;
defparam \RSval_D[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \aluin1_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27] .is_wysiwyg = "true";
defparam \aluin1_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N48
cyclonev_lcell_comb \aluin2_A~7 (
// Equation(s):
// \aluin2_A~7_combout  = ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & ((RTreg_A[27]))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[22]_OTERM931 )) ) ) # ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[27]) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(gnd),
	.datac(!\aluin2_A[22]_OTERM931 ),
	.datad(!RTreg_A[27]),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~7 .extended_lut = "off";
defparam \aluin2_A~7 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \aluin2_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \regs[13][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \regs[15][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N55
dffeas \regs[14][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N40
dffeas \regs[12][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \imem~17_Duplicate_218  & ( \imem~18_Duplicate_220  & ( \regs[14][19]~q  ) ) ) # ( !\imem~17_Duplicate_218  & ( \imem~18_Duplicate_220  & ( \regs[12][19]~q  ) ) ) # ( \imem~17_Duplicate_218  & ( !\imem~18_Duplicate_220  & ( 
// \regs[15][19]~q  ) ) ) # ( !\imem~17_Duplicate_218  & ( !\imem~18_Duplicate_220  & ( \regs[13][19]~q  ) ) )

	.dataa(!\regs[13][19]~q ),
	.datab(!\regs[15][19]~q ),
	.datac(!\regs[14][19]~q ),
	.datad(!\regs[12][19]~q ),
	.datae(!\imem~17_Duplicate_218 ),
	.dataf(!\imem~18_Duplicate_220 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N46
dffeas \regs[2][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N52
dffeas \regs[1][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N35
dffeas \regs[0][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \regs[3][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \imem~17_Duplicate_222  & ( \imem~18_combout  & ( \regs[2][19]~q  ) ) ) # ( !\imem~17_Duplicate_222  & ( \imem~18_combout  & ( \regs[0][19]~q  ) ) ) # ( \imem~17_Duplicate_222  & ( !\imem~18_combout  & ( \regs[3][19]~q  ) ) ) # ( 
// !\imem~17_Duplicate_222  & ( !\imem~18_combout  & ( \regs[1][19]~q  ) ) )

	.dataa(!\regs[2][19]~q ),
	.datab(!\regs[1][19]~q ),
	.datac(!\regs[0][19]~q ),
	.datad(!\regs[3][19]~q ),
	.datae(!\imem~17_Duplicate_222 ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N40
dffeas \regs[8][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N18
cyclonev_lcell_comb \regs[9][19]~feeder (
// Equation(s):
// \regs[9][19]~feeder_combout  = ( \mem_fwd[19]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[19]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][19]~feeder .extended_lut = "off";
defparam \regs[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \regs[9][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N20
dffeas \regs[10][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N55
dffeas \regs[11][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[11][19]~q  & ( \imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & (\regs[8][19]~q )) # (\imem~17_Duplicate_218  & ((\regs[10][19]~q ))) ) ) ) # ( !\regs[11][19]~q  & ( \imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  
// & (\regs[8][19]~q )) # (\imem~17_Duplicate_218  & ((\regs[10][19]~q ))) ) ) ) # ( \regs[11][19]~q  & ( !\imem~18_Duplicate_220  & ( (\imem~17_Duplicate_218 ) # (\regs[9][19]~q ) ) ) ) # ( !\regs[11][19]~q  & ( !\imem~18_Duplicate_220  & ( (\regs[9][19]~q  
// & !\imem~17_Duplicate_218 ) ) ) )

	.dataa(!\regs[8][19]~q ),
	.datab(!\regs[9][19]~q ),
	.datac(!\imem~17_Duplicate_218 ),
	.datad(!\regs[10][19]~q ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\imem~18_Duplicate_220 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \regs[5][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \regs[6][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \regs[4][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N44
dffeas \regs[7][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \imem~17_Duplicate_213 (
// Equation(s):
// \imem~17_Duplicate_214  = ( \imem~0_combout  & ( \imem~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_Duplicate_214 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17_Duplicate_213 .extended_lut = "off";
defparam \imem~17_Duplicate_213 .lut_mask = 64'h000000000000FFFF;
defparam \imem~17_Duplicate_213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \imem~18_Duplicate_215 (
// Equation(s):
// \imem~18_Duplicate_216  = ( \imem~0_combout  & ( !\imem~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_Duplicate_216 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18_Duplicate_215 .extended_lut = "off";
defparam \imem~18_Duplicate_215 .lut_mask = 64'h0000FFFF00000000;
defparam \imem~18_Duplicate_215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \imem~17_Duplicate_214  & ( \imem~18_Duplicate_216  & ( \regs[6][19]~q  ) ) ) # ( !\imem~17_Duplicate_214  & ( \imem~18_Duplicate_216  & ( \regs[4][19]~q  ) ) ) # ( \imem~17_Duplicate_214  & ( !\imem~18_Duplicate_216  & ( 
// \regs[7][19]~q  ) ) ) # ( !\imem~17_Duplicate_214  & ( !\imem~18_Duplicate_216  & ( \regs[5][19]~q  ) ) )

	.dataa(!\regs[5][19]~q ),
	.datab(!\regs[6][19]~q ),
	.datac(!\regs[4][19]~q ),
	.datad(!\regs[7][19]~q ),
	.datae(!\imem~17_Duplicate_214 ),
	.dataf(!\imem~18_Duplicate_216 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \Mux44~4_Duplicate (
// Equation(s):
// \Mux44~4_Duplicate_6  = ( \Mux44~2_combout  & ( \Mux44~1_combout  & ( (!\imem~16_combout  & (((\Mux44~3_combout )) # (\imem~13_combout ))) # (\imem~16_combout  & ((!\imem~13_combout ) # ((\Mux44~0_combout )))) ) ) ) # ( !\Mux44~2_combout  & ( 
// \Mux44~1_combout  & ( (!\imem~16_combout  & (!\imem~13_combout  & (\Mux44~3_combout ))) # (\imem~16_combout  & ((!\imem~13_combout ) # ((\Mux44~0_combout )))) ) ) ) # ( \Mux44~2_combout  & ( !\Mux44~1_combout  & ( (!\imem~16_combout  & (((\Mux44~3_combout 
// )) # (\imem~13_combout ))) # (\imem~16_combout  & (\imem~13_combout  & ((\Mux44~0_combout )))) ) ) ) # ( !\Mux44~2_combout  & ( !\Mux44~1_combout  & ( (!\imem~16_combout  & (!\imem~13_combout  & (\Mux44~3_combout ))) # (\imem~16_combout  & 
// (\imem~13_combout  & ((\Mux44~0_combout )))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux44~3_combout ),
	.datad(!\Mux44~0_combout ),
	.datae(!\Mux44~2_combout ),
	.dataf(!\Mux44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4_Duplicate .extended_lut = "off";
defparam \Mux44~4_Duplicate .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux44~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \RTval_D[19]~16 (
// Equation(s):
// \RTval_D[19]~16_combout  = ( \rt_match_M~combout  & ( \Mux44~4_Duplicate_6  & ( (!\Equal4~0_combout  & ((!\rt_match_A~1_combout  & (\mem_fwd[19]~33_combout )) # (\rt_match_A~1_combout  & ((\Selector33~1_combout ))))) # (\Equal4~0_combout  & 
// (\mem_fwd[19]~33_combout )) ) ) ) # ( !\rt_match_M~combout  & ( \Mux44~4_Duplicate_6  & ( ((!\rt_match_A~1_combout ) # (\Selector33~1_combout )) # (\Equal4~0_combout ) ) ) ) # ( \rt_match_M~combout  & ( !\Mux44~4_Duplicate_6  & ( (!\Equal4~0_combout  & 
// ((!\rt_match_A~1_combout  & (\mem_fwd[19]~33_combout )) # (\rt_match_A~1_combout  & ((\Selector33~1_combout ))))) # (\Equal4~0_combout  & (\mem_fwd[19]~33_combout )) ) ) ) # ( !\rt_match_M~combout  & ( !\Mux44~4_Duplicate_6  & ( (!\Equal4~0_combout  & 
// (\rt_match_A~1_combout  & \Selector33~1_combout )) ) ) )

	.dataa(!\Equal4~0_combout ),
	.datab(!\mem_fwd[19]~33_combout ),
	.datac(!\rt_match_A~1_combout ),
	.datad(!\Selector33~1_combout ),
	.datae(!\rt_match_M~combout ),
	.dataf(!\Mux44~4_Duplicate_6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[19]~16 .extended_lut = "off";
defparam \RTval_D[19]~16 .lut_mask = 64'h000A313BF5FF313B;
defparam \RTval_D[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N46
dffeas \RTreg_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[19]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \aluin2_A~15 (
// Equation(s):
// \aluin2_A~15_combout  = ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & (\RTreg_A[19]~DUPLICATE_q )) # (\aluin2_A[4]_OTERM307  & ((\aluin2_A[22]_OTERM931 ))) ) ) # ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (\RTreg_A[19]~DUPLICATE_q  & 
// !\aluin2_A[4]_OTERM307 ) ) )

	.dataa(gnd),
	.datab(!\RTreg_A[19]~DUPLICATE_q ),
	.datac(!\aluin2_A[22]_OTERM931 ),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~15 .extended_lut = "off";
defparam \aluin2_A~15 .lut_mask = 64'h33003300330F330F;
defparam \aluin2_A~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N38
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \regs[1][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N14
dffeas \regs[13][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N22
dffeas \regs[5][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N20
dffeas \regs[9][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \Mux45~1_Duplicate (
// Equation(s):
// \Mux45~1_Duplicate_6  = ( \regs[9][18]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[1][18]~q ) ) ) ) # ( !\regs[9][18]~q  & ( \imem~13_combout  & ( (\regs[1][18]~q  & \imem~16_combout ) ) ) ) # ( \regs[9][18]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[13][18]~q )) # (\imem~16_combout  & ((\regs[5][18]~q ))) ) ) ) # ( !\regs[9][18]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[13][18]~q )) # (\imem~16_combout  & ((\regs[5][18]~q ))) ) ) )

	.dataa(!\regs[1][18]~q ),
	.datab(!\regs[13][18]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[5][18]~q ),
	.datae(!\regs[9][18]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1_Duplicate .extended_lut = "off";
defparam \Mux45~1_Duplicate .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux45~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N38
dffeas \regs[4][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N42
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( \mem_fwd[18]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N43
dffeas \regs[8][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N48
cyclonev_lcell_comb \regs[12][18]~feeder (
// Equation(s):
// \regs[12][18]~feeder_combout  = ( \mem_fwd[18]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[18]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][18]~feeder .extended_lut = "off";
defparam \regs[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N49
dffeas \regs[12][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N46
dffeas \regs[0][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N54
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \imem~16_combout  & ( \imem~13_combout  & ( \regs[0][18]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_combout  & ( \regs[8][18]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_combout  & ( \regs[4][18]~q  ) ) ) # ( !\imem~16_combout  & 
// ( !\imem~13_combout  & ( \regs[12][18]~q  ) ) )

	.dataa(!\regs[4][18]~q ),
	.datab(!\regs[8][18]~q ),
	.datac(!\regs[12][18]~q ),
	.datad(!\regs[0][18]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N59
dffeas \regs[15][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N55
dffeas \regs[3][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N2
dffeas \regs[11][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N55
dffeas \regs[7][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N54
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \regs[7][18]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][18]~q ))) # (\imem~16_combout  & (\regs[3][18]~q )) ) ) ) # ( !\regs[7][18]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][18]~q ))) # 
// (\imem~16_combout  & (\regs[3][18]~q )) ) ) ) # ( \regs[7][18]~q  & ( !\imem~13_combout  & ( (\imem~16_combout ) # (\regs[15][18]~q ) ) ) ) # ( !\regs[7][18]~q  & ( !\imem~13_combout  & ( (\regs[15][18]~q  & !\imem~16_combout ) ) ) )

	.dataa(!\regs[15][18]~q ),
	.datab(!\regs[3][18]~q ),
	.datac(!\regs[11][18]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N43
dffeas \regs[14][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N22
dffeas \regs[2][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N40
dffeas \regs[6][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N37
dffeas \regs[10][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N36
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \regs[10][18]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & ((\regs[6][18]~q ))) # (\imem~13_combout  & (\regs[2][18]~q )) ) ) ) # ( !\regs[10][18]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & ((\regs[6][18]~q ))) # 
// (\imem~13_combout  & (\regs[2][18]~q )) ) ) ) # ( \regs[10][18]~q  & ( !\imem~16_combout  & ( (\imem~13_combout ) # (\regs[14][18]~q ) ) ) ) # ( !\regs[10][18]~q  & ( !\imem~16_combout  & ( (\regs[14][18]~q  & !\imem~13_combout ) ) ) )

	.dataa(!\regs[14][18]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[2][18]~q ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \Mux45~4_Duplicate (
// Equation(s):
// \Mux45~4_Duplicate_7  = ( \Mux45~3_combout  & ( \Mux45~2_combout  & ( ((!\imem~18_combout  & (\Mux45~1_Duplicate_6 )) # (\imem~18_combout  & ((\Mux45~0_combout )))) # (\imem~17_combout ) ) ) ) # ( !\Mux45~3_combout  & ( \Mux45~2_combout  & ( 
// (!\imem~17_combout  & ((!\imem~18_combout  & (\Mux45~1_Duplicate_6 )) # (\imem~18_combout  & ((\Mux45~0_combout ))))) # (\imem~17_combout  & (((\imem~18_combout )))) ) ) ) # ( \Mux45~3_combout  & ( !\Mux45~2_combout  & ( (!\imem~17_combout  & 
// ((!\imem~18_combout  & (\Mux45~1_Duplicate_6 )) # (\imem~18_combout  & ((\Mux45~0_combout ))))) # (\imem~17_combout  & (((!\imem~18_combout )))) ) ) ) # ( !\Mux45~3_combout  & ( !\Mux45~2_combout  & ( (!\imem~17_combout  & ((!\imem~18_combout  & 
// (\Mux45~1_Duplicate_6 )) # (\imem~18_combout  & ((\Mux45~0_combout ))))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\Mux45~1_Duplicate_6 ),
	.datac(!\imem~18_combout ),
	.datad(!\Mux45~0_combout ),
	.datae(!\Mux45~3_combout ),
	.dataf(!\Mux45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4_Duplicate .extended_lut = "off";
defparam \Mux45~4_Duplicate .lut_mask = 64'h202A707A252F757F;
defparam \Mux45~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N51
cyclonev_lcell_comb \RTval_D[18]~17 (
// Equation(s):
// \RTval_D[18]~17_combout  = ( \rt_match_A~combout  & ( \Mux45~4_Duplicate_7  & ( \Selector34~2_combout  ) ) ) # ( !\rt_match_A~combout  & ( \Mux45~4_Duplicate_7  & ( (!\rt_match_M~combout ) # (\mem_fwd[18]~34_combout ) ) ) ) # ( \rt_match_A~combout  & ( 
// !\Mux45~4_Duplicate_7  & ( \Selector34~2_combout  ) ) ) # ( !\rt_match_A~combout  & ( !\Mux45~4_Duplicate_7  & ( (\mem_fwd[18]~34_combout  & \rt_match_M~combout ) ) ) )

	.dataa(gnd),
	.datab(!\mem_fwd[18]~34_combout ),
	.datac(!\rt_match_M~combout ),
	.datad(!\Selector34~2_combout ),
	.datae(!\rt_match_A~combout ),
	.dataf(!\Mux45~4_Duplicate_7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[18]~17 .extended_lut = "off";
defparam \RTval_D[18]~17 .lut_mask = 64'h030300FFF3F300FF;
defparam \RTval_D[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N52
dffeas \RTreg_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[18]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[18] .is_wysiwyg = "true";
defparam \RTreg_A[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \wmemval_M[18]~feeder (
// Equation(s):
// \wmemval_M[18]~feeder_combout  = ( RTreg_A[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTreg_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[18]~feeder .extended_lut = "off";
defparam \wmemval_M[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N44
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N42
cyclonev_lcell_comb \mem_fwd[18]~61 (
// Equation(s):
// \mem_fwd[18]~61_combout  = ( dmem_rtl_0_bypass[65] & ( \mem_fwd[29]~1_combout  & ( (!dmem_rtl_0_bypass[66]) # (((\memaddr_M[18]~DUPLICATE_q  & !\ldmem_M~q )) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( \mem_fwd[29]~1_combout  & ( 
// (\memaddr_M[18]~DUPLICATE_q  & !\ldmem_M~q ) ) ) ) # ( dmem_rtl_0_bypass[65] & ( !\mem_fwd[29]~1_combout  & ( (\memaddr_M[18]~DUPLICATE_q  & !\ldmem_M~q ) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\mem_fwd[29]~1_combout  & ( (\memaddr_M[18]~DUPLICATE_q  & 
// !\ldmem_M~q ) ) ) )

	.dataa(!dmem_rtl_0_bypass[66]),
	.datab(!\memaddr_M[18]~DUPLICATE_q ),
	.datac(!\ldmem_M~q ),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[18]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[18]~61 .extended_lut = "off";
defparam \mem_fwd[18]~61 .lut_mask = 64'h303030303030BAFF;
defparam \mem_fwd[18]~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N39
cyclonev_lcell_comb \mem_fwd[18]~62 (
// Equation(s):
// \mem_fwd[18]~62_combout  = ( \mem_fwd[29]~1_combout  & ( (!\dmem~6_combout  & dmem_rtl_0_bypass[66]) ) )

	.dataa(!\dmem~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[66]),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[18]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[18]~62 .extended_lut = "off";
defparam \mem_fwd[18]~62 .lut_mask = 64'h0000000000AA00AA;
defparam \mem_fwd[18]~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \mem_fwd[18]~34 (
// Equation(s):
// \mem_fwd[18]~34_combout  = ( \mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  ) ) # ( !\mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((\mem_fwd[18]~62_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) # (\mem_fwd[18]~61_combout ) ) ) ) # ( \mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  ) ) # ( 
// !\mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & \mem_fwd[18]~62_combout ))) # (\mem_fwd[18]~61_combout ) ) 
// ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\mem_fwd[18]~61_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\mem_fwd[18]~62_combout ),
	.datae(!\mem_fwd[31]~6_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[18]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[18]~34 .extended_lut = "off";
defparam \mem_fwd[18]~34 .lut_mask = 64'h333BFFFF337FFFFF;
defparam \mem_fwd[18]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N3
cyclonev_lcell_comb \aluin2_A~16 (
// Equation(s):
// \aluin2_A~16_combout  = ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & (RTreg_A[18])) # (\aluin2_A[4]_OTERM307  & ((\aluin2_A[22]_OTERM931 ))) ) ) # ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (RTreg_A[18] & !\aluin2_A[4]_OTERM307 ) ) )

	.dataa(!RTreg_A[18]),
	.datab(!\aluin2_A[22]_OTERM931 ),
	.datac(gnd),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~16 .extended_lut = "off";
defparam \aluin2_A~16 .lut_mask = 64'h5500550055335533;
defparam \aluin2_A~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N51
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( !aluin1_A[17] $ (\aluin2_A~17_combout ) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~98  = CARRY(( !aluin1_A[17] $ (\aluin2_A~17_combout ) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~99  = SHARE((aluin1_A[17] & !\aluin2_A~17_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[17]),
	.datad(!\aluin2_A~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(\Add4~103 ),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout(\Add4~99 ));
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N54
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( !aluin1_A[18] $ (\aluin2_A~16_combout ) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~118  = CARRY(( !aluin1_A[18] $ (\aluin2_A~16_combout ) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~119  = SHARE((aluin1_A[18] & !\aluin2_A~16_combout ))

	.dataa(!aluin1_A[18]),
	.datab(gnd),
	.datac(!\aluin2_A~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(\Add4~99 ),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout(\Add4~119 ));
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \aluin1_A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[18]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N51
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( \aluin2_A~17_combout  ) + ( aluin1_A[17] ) + ( \Add3~102  ))
// \Add3~98  = CARRY(( \aluin2_A~17_combout  ) + ( aluin1_A[17] ) + ( \Add3~102  ))

	.dataa(!aluin1_A[17]),
	.datab(gnd),
	.datac(!\aluin2_A~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N54
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \aluin1_A[18]~DUPLICATE_q  ) + ( \aluin2_A~16_combout  ) + ( \Add3~98  ))
// \Add3~118  = CARRY(( \aluin1_A[18]~DUPLICATE_q  ) + ( \aluin2_A~16_combout  ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~16_combout ),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N50
dffeas \pcpred_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[18] .is_wysiwyg = "true";
defparam \pcpred_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N39
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( alufunc_A[1] & ( (!alufunc_A[0] & (!\aluin2_A~16_combout  $ (!\aluin1_A[18]~DUPLICATE_q  $ (\alufunc_A[3]~DUPLICATE_q )))) ) ) # ( !alufunc_A[1] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A~16_combout  & 
// ((!\aluin1_A[18]~DUPLICATE_q ) # (!alufunc_A[0]))) # (\aluin2_A~16_combout  & (!\aluin1_A[18]~DUPLICATE_q  & !alufunc_A[0])))) ) )

	.dataa(!\aluin2_A~16_combout ),
	.datab(!\aluin1_A[18]~DUPLICATE_q ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h1E781E7869006900;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N18
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[21] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[19] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[20] ) ) ) # ( 
// !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[18]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[18]~DUPLICATE_q ),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[19]),
	.datad(!aluin1_A[20]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[15] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[16] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[17] ) ) ) # ( 
// !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[18] ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[15]),
	.datac(!aluin1_A[18]),
	.datad(!aluin1_A[17]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h0F0F00FF55553333;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \aluin1_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[24]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24] .is_wysiwyg = "true";
defparam \aluin1_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( aluin1_A[25] & ( \aluin2_A~31_combout  & ( (!\aluin2_A~30_combout ) # (aluin1_A[23]) ) ) ) # ( !aluin1_A[25] & ( \aluin2_A~31_combout  & ( (\aluin2_A~30_combout  & aluin1_A[23]) ) ) ) # ( aluin1_A[25] & ( !\aluin2_A~31_combout  
// & ( (!\aluin2_A~30_combout  & ((\aluin1_A[26]~DUPLICATE_q ))) # (\aluin2_A~30_combout  & (aluin1_A[24])) ) ) ) # ( !aluin1_A[25] & ( !\aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & ((\aluin1_A[26]~DUPLICATE_q ))) # (\aluin2_A~30_combout  & 
// (aluin1_A[24])) ) ) )

	.dataa(!aluin1_A[24]),
	.datab(!\aluin2_A~30_combout ),
	.datac(!aluin1_A[23]),
	.datad(!\aluin1_A[26]~DUPLICATE_q ),
	.datae(!aluin1_A[25]),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N27
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[27] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[28] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[29] ) ) ) # ( 
// !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( \aluin1_A[30]~DUPLICATE_q  ) ) )

	.dataa(!aluin1_A[29]),
	.datab(!aluin1_A[28]),
	.datac(!\aluin1_A[30]~DUPLICATE_q ),
	.datad(!aluin1_A[27]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h0F0F5555333300FF;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~26_combout  & ( (!\aluin2_A~29_combout ) # ((!\aluin2_A~28_combout  & ((\ShiftLeft0~25_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~27_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout 
//  & ( \ShiftLeft0~26_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & ((\ShiftLeft0~25_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~27_combout )))) ) ) ) # ( 
// \ShiftLeft0~24_combout  & ( !\ShiftLeft0~26_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & ((\ShiftLeft0~25_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~27_combout )))) ) ) 
// ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~26_combout  & ( (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & ((\ShiftLeft0~25_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~27_combout )))) ) ) )

	.dataa(!\ShiftLeft0~27_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftLeft0~25_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N12
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \aluin2_A~29_combout  & ( \ShiftLeft0~10_combout  & ( (\ShiftLeft0~22_combout ) # (\aluin2_A~28_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftLeft0~10_combout  & ( (!\aluin2_A~28_combout  & (\ShiftLeft0~21_combout )) # 
// (\aluin2_A~28_combout  & ((\ShiftLeft0~9_combout ))) ) ) ) # ( \aluin2_A~29_combout  & ( !\ShiftLeft0~10_combout  & ( (!\aluin2_A~28_combout  & \ShiftLeft0~22_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( !\ShiftLeft0~10_combout  & ( 
// (!\aluin2_A~28_combout  & (\ShiftLeft0~21_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~9_combout ))) ) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\ShiftLeft0~21_combout ),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h272700AA272755FF;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N3
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \ShiftLeft0~12_combout  & ( (!\aluin2_A~27_combout  & (!\aluin2_A~31_combout  & !\aluin2_A~30_combout )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\aluin2_A~31_combout ),
	.datad(!\aluin2_A~30_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h00000000C000C000;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N54
cyclonev_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = ( \ShiftRight0~5_combout  & ( \Selector21~3_combout  ) ) # ( !\ShiftRight0~5_combout  & ( (!\Selector22~2_combout  & (((\Selector21~3_combout )))) # (\Selector22~2_combout  & (\Selector30~1_combout  & (\aluin1_A[30]~DUPLICATE_q 
// ))) ) )

	.dataa(!\Selector30~1_combout ),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!\Selector21~3_combout ),
	.datad(!\Selector22~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~4 .extended_lut = "off";
defparam \Selector22~4 .lut_mask = 64'h0F110F110F0F0F0F;
defparam \Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \Selector22~5 (
// Equation(s):
// \Selector22~5_combout  = ( \Selector21~1_combout  & ( (!\Selector22~4_combout  & ((!\aluin2_A~27_combout  & (!\ShiftLeft0~28_combout )) # (\aluin2_A~27_combout  & ((!\ShiftLeft0~23_combout ))))) ) ) # ( !\Selector21~1_combout  & ( !\Selector22~4_combout  
// ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftLeft0~23_combout ),
	.datad(!\Selector22~4_combout ),
	.datae(gnd),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~5 .extended_lut = "off";
defparam \Selector22~5 .lut_mask = 64'hFF00FF00B800B800;
defparam \Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N42
cyclonev_lcell_comb \Selector22~6 (
// Equation(s):
// \Selector22~6_combout  = ( alufunc_A[5] & ( (!alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[2] & !alufunc_A[4]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~6 .extended_lut = "off";
defparam \Selector22~6 .lut_mask = 64'h0000000080008000;
defparam \Selector22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N20
dffeas \pcpred_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[28] .is_wysiwyg = "true";
defparam \pcpred_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N36
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \PC~27_combout  ) ) ) # ( !\stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \Add2~37_sumout  ) ) ) # ( \stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~27_combout )) # (\mispred~0_combout  & ((pcpred_A[28]))) ) ) ) # ( !\stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (\Add2~37_sumout )) # (\mispred~0_combout  & ((pcpred_A[28]))) ) ) )

	.dataa(!\PC~27_combout ),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~37_sumout ),
	.datad(!pcpred_A[28]),
	.datae(!\stall~0_Duplicate_4 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h0C3F44770F0F5555;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N37
dffeas \PC[28]_NEW_REG26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[28]_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28]_NEW_REG26 .is_wysiwyg = "true";
defparam \PC[28]_NEW_REG26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N45
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \Add2~41_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( \Add2~41_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~78  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~41_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N48
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \Add2~37_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( \Add2~37_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~74  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N50
dffeas \PC[28]_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[28]_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28]_NEW_REG22 .is_wysiwyg = "true";
defparam \PC[28]_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N14
dffeas \PC[28]_OTERM25_NEW_REG840 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[28]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[28]_OTERM25_OTERM841 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28]_OTERM25_NEW_REG840 .is_wysiwyg = "true";
defparam \PC[28]_OTERM25_NEW_REG840 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N53
dffeas \PC[30]_OTERM13_NEW_REG790 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM13_OTERM791 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_OTERM13_NEW_REG790 .is_wysiwyg = "true";
defparam \PC[30]_OTERM13_NEW_REG790 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N32
dffeas \PC[26]_OTERM37_NEW_REG838 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[27]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]_OTERM37_OTERM839 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]_OTERM37_NEW_REG838 .is_wysiwyg = "true";
defparam \PC[26]_OTERM37_NEW_REG838 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N14
dffeas \PC[26]_OTERM37_NEW_REG784 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[26]~54_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]_OTERM37_OTERM785 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]_OTERM37_NEW_REG784 .is_wysiwyg = "true";
defparam \PC[26]_OTERM37_NEW_REG784 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N44
dffeas \PC[24]_OTERM49_NEW_REG836 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[25]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[24]_OTERM49_OTERM837 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24]_OTERM49_NEW_REG836 .is_wysiwyg = "true";
defparam \PC[24]_OTERM49_NEW_REG836 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N4
dffeas \PC[24]_OTERM49_NEW_REG834 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[24]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[24]_OTERM49_OTERM835 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24]_OTERM49_NEW_REG834 .is_wysiwyg = "true";
defparam \PC[24]_OTERM49_NEW_REG834 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N56
dffeas \PC[22]_OTERM61_NEW_REG832 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[23]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]_OTERM61_OTERM833 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]_OTERM61_NEW_REG832 .is_wysiwyg = "true";
defparam \PC[22]_OTERM61_NEW_REG832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N57
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \aluin2_A~15_combout  ) + ( aluin1_A[19] ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( \aluin2_A~15_combout  ) + ( aluin1_A[19] ) + ( \Add3~118  ))

	.dataa(!aluin1_A[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( \aluin2_A~14_combout  ) + ( aluin1_A[20] ) + ( \Add3~114  ))
// \Add3~78  = CARRY(( \aluin2_A~14_combout  ) + ( aluin1_A[20] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(!aluin1_A[20]),
	.datac(gnd),
	.datad(!\aluin2_A~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N3
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( \aluin2_A~13_combout  ) + ( aluin1_A[21] ) + ( \Add3~78  ))
// \Add3~74  = CARRY(( \aluin2_A~13_combout  ) + ( aluin1_A[21] ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[21]),
	.datad(!\aluin2_A~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( \aluin2_A~12_combout  ) + ( aluin1_A[22] ) + ( \Add3~74  ))
// \Add3~70  = CARRY(( \aluin2_A~12_combout  ) + ( aluin1_A[22] ) + ( \Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[22]),
	.datad(!\aluin2_A~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \regs[11][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N41
dffeas \regs[7][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N43
dffeas \regs[3][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \regs[15][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[15][22]~q  & ( \imem~87_combout  & ( (!\imem~89_combout  & ((\regs[3][22]~q ))) # (\imem~89_combout  & (\regs[7][22]~q )) ) ) ) # ( !\regs[15][22]~q  & ( \imem~87_combout  & ( (!\imem~89_combout  & ((\regs[3][22]~q ))) # 
// (\imem~89_combout  & (\regs[7][22]~q )) ) ) ) # ( \regs[15][22]~q  & ( !\imem~87_combout  & ( (\imem~89_combout ) # (\regs[11][22]~q ) ) ) ) # ( !\regs[15][22]~q  & ( !\imem~87_combout  & ( (\regs[11][22]~q  & !\imem~89_combout ) ) ) )

	.dataa(!\regs[11][22]~q ),
	.datab(!\regs[7][22]~q ),
	.datac(!\regs[3][22]~q ),
	.datad(!\imem~89_combout ),
	.datae(!\regs[15][22]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N56
dffeas \regs[12][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N22
dffeas \regs[0][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N59
dffeas \regs[8][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N8
dffeas \regs[4][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[4][22]~q  & ( \imem~89_Duplicate_174  & ( (\imem~87_combout ) # (\regs[12][22]~q ) ) ) ) # ( !\regs[4][22]~q  & ( \imem~89_Duplicate_174  & ( (\regs[12][22]~q  & !\imem~87_combout ) ) ) ) # ( \regs[4][22]~q  & ( 
// !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & ((\regs[8][22]~q ))) # (\imem~87_combout  & (\regs[0][22]~q )) ) ) ) # ( !\regs[4][22]~q  & ( !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & ((\regs[8][22]~q ))) # (\imem~87_combout  & (\regs[0][22]~q 
// )) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!\regs[0][22]~q ),
	.datac(!\regs[8][22]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[4][22]~q ),
	.dataf(!\imem~89_Duplicate_174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N4
dffeas \regs[2][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \regs[14][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \regs[6][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N4
dffeas \regs[10][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \Mux9~2_Duplicate (
// Equation(s):
// \Mux9~2_Duplicate_5  = ( \regs[10][22]~q  & ( \imem~87_combout  & ( (!\imem~89_combout  & (\regs[2][22]~q )) # (\imem~89_combout  & ((\regs[6][22]~q ))) ) ) ) # ( !\regs[10][22]~q  & ( \imem~87_combout  & ( (!\imem~89_combout  & (\regs[2][22]~q )) # 
// (\imem~89_combout  & ((\regs[6][22]~q ))) ) ) ) # ( \regs[10][22]~q  & ( !\imem~87_combout  & ( (!\imem~89_combout ) # (\regs[14][22]~q ) ) ) ) # ( !\regs[10][22]~q  & ( !\imem~87_combout  & ( (\regs[14][22]~q  & \imem~89_combout ) ) ) )

	.dataa(!\regs[2][22]~q ),
	.datab(!\regs[14][22]~q ),
	.datac(!\regs[6][22]~q ),
	.datad(!\imem~89_combout ),
	.datae(!\regs[10][22]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2_Duplicate .extended_lut = "off";
defparam \Mux9~2_Duplicate .lut_mask = 64'h0033FF33550F550F;
defparam \Mux9~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N58
dffeas \regs[9][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N16
dffeas \regs[5][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N28
dffeas \regs[13][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N46
dffeas \regs[1][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N6
cyclonev_lcell_comb \imem~89_Duplicate_225 (
// Equation(s):
// \imem~89_Duplicate_226  = ( \imem~0_combout  & ( \imem~70_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_226 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_225 .extended_lut = "off";
defparam \imem~89_Duplicate_225 .lut_mask = 64'h000000000000FFFF;
defparam \imem~89_Duplicate_225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N18
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \imem~89_Duplicate_226  & ( \imem~87_combout  & ( \regs[5][22]~q  ) ) ) # ( !\imem~89_Duplicate_226  & ( \imem~87_combout  & ( \regs[1][22]~q  ) ) ) # ( \imem~89_Duplicate_226  & ( !\imem~87_combout  & ( \regs[13][22]~q  ) ) ) # ( 
// !\imem~89_Duplicate_226  & ( !\imem~87_combout  & ( \regs[9][22]~q  ) ) )

	.dataa(!\regs[9][22]~q ),
	.datab(!\regs[5][22]~q ),
	.datac(!\regs[13][22]~q ),
	.datad(!\regs[1][22]~q ),
	.datae(!\imem~89_Duplicate_226 ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N30
cyclonev_lcell_comb \RSval_D[22]~33 (
// Equation(s):
// \RSval_D[22]~33_combout  = ( \Mux9~2_Duplicate_5  & ( \Mux9~1_combout  & ( (!\imem~88_combout  & (((\Mux9~0_combout ) # (\imem~135_combout )))) # (\imem~88_combout  & (((!\imem~135_combout )) # (\Mux9~3_combout ))) ) ) ) # ( !\Mux9~2_Duplicate_5  & ( 
// \Mux9~1_combout  & ( (!\imem~88_combout  & (((!\imem~135_combout  & \Mux9~0_combout )))) # (\imem~88_combout  & (((!\imem~135_combout )) # (\Mux9~3_combout ))) ) ) ) # ( \Mux9~2_Duplicate_5  & ( !\Mux9~1_combout  & ( (!\imem~88_combout  & 
// (((\Mux9~0_combout ) # (\imem~135_combout )))) # (\imem~88_combout  & (\Mux9~3_combout  & (\imem~135_combout ))) ) ) ) # ( !\Mux9~2_Duplicate_5  & ( !\Mux9~1_combout  & ( (!\imem~88_combout  & (((!\imem~135_combout  & \Mux9~0_combout )))) # 
// (\imem~88_combout  & (\Mux9~3_combout  & (\imem~135_combout ))) ) ) )

	.dataa(!\Mux9~3_combout ),
	.datab(!\imem~88_combout ),
	.datac(!\imem~135_combout ),
	.datad(!\Mux9~0_combout ),
	.datae(!\Mux9~2_Duplicate_5 ),
	.dataf(!\Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[22]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[22]~33 .extended_lut = "off";
defparam \RSval_D[22]~33 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \RSval_D[22]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \RSval_D[22]~34 (
// Equation(s):
// \RSval_D[22]~34_combout  = ( \RSval_D[22]~33_combout  & ( (\Selector30~6_combout  & (\rs_match_A~_Duplicate_3  & ((!\Add3~69_sumout ) # (!\Selector31~0_combout )))) ) ) # ( !\RSval_D[22]~33_combout  & ( (!\rs_match_A~_Duplicate_3 ) # 
// ((\Selector30~6_combout  & ((!\Add3~69_sumout ) # (!\Selector31~0_combout )))) ) )

	.dataa(!\Selector30~6_combout ),
	.datab(!\Add3~69_sumout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\Selector31~0_combout ),
	.datae(gnd),
	.dataf(!\RSval_D[22]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[22]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[22]~34 .extended_lut = "off";
defparam \RSval_D[22]~34 .lut_mask = 64'hF5F4F5F405040504;
defparam \RSval_D[22]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \RSval_D[22]~7_Duplicate (
// Equation(s):
// \RSval_D[22]~7_Duplicate_68  = ( \Selector31~1_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[22]~30_combout )) # (\rs_match_A~_Duplicate_3  & (((!\RSval_D[22]~34_combout ) # (\Add4~69_sumout )))) ) ) ) # ( 
// !\Selector31~1_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[22]~30_combout )) # (\rs_match_A~_Duplicate_3  & ((!\RSval_D[22]~34_combout ))) ) ) ) # ( \Selector31~1_combout  & ( !\rs_match_M~_Duplicate_2  & ( 
// (!\RSval_D[22]~34_combout ) # ((\rs_match_A~_Duplicate_3  & \Add4~69_sumout )) ) ) ) # ( !\Selector31~1_combout  & ( !\rs_match_M~_Duplicate_2  & ( !\RSval_D[22]~34_combout  ) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(!\mem_fwd[22]~30_combout ),
	.datac(!\Add4~69_sumout ),
	.datad(!\RSval_D[22]~34_combout ),
	.datae(!\Selector31~1_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[22]~7_Duplicate_68 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[22]~7_Duplicate .extended_lut = "off";
defparam \RSval_D[22]~7_Duplicate .lut_mask = 64'hFF00FF0577227727;
defparam \RSval_D[22]~7_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N26
dffeas \PC[22]_OTERM61_NEW_REG830 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[22]~7_Duplicate_68 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]_OTERM61_OTERM831 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]_OTERM61_NEW_REG830 .is_wysiwyg = "true";
defparam \PC[22]_OTERM61_NEW_REG830 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N3
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( !\aluin2_A~13_combout  $ (aluin1_A[21]) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~74  = CARRY(( !\aluin2_A~13_combout  $ (aluin1_A[21]) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~75  = SHARE((!\aluin2_A~13_combout  & aluin1_A[21]))

	.dataa(!\aluin2_A~13_combout ),
	.datab(gnd),
	.datac(!aluin1_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(\Add4~79 ),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout(\Add4~75 ));
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( \aluin2_A~30_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) # ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & ((aluin1_A[29]))) # (\aluin2_A~31_combout  & (\aluin1_A[30]~DUPLICATE_q )) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[29]),
	.datae(gnd),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h03F303F355555555;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[24] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[22] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[23] ) ) ) # ( 
// !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[21] ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[24]),
	.datad(!aluin1_A[22]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N14
dffeas \aluin1_A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N48
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout ) # (aluin1_A[28]) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (\aluin2_A~31_combout  & aluin1_A[28]) ) ) ) # ( 
// \aluin1_A[27]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & ((aluin1_A[25]))) # (\aluin2_A~31_combout  & (\aluin1_A[26]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & 
// ((aluin1_A[25]))) # (\aluin2_A~31_combout  & (\aluin1_A[26]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[26]~DUPLICATE_q ),
	.datab(!\aluin2_A~31_combout ),
	.datac(!aluin1_A[28]),
	.datad(!aluin1_A[25]),
	.datae(!\aluin1_A[27]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \aluin2_A~28_combout  & ( \ShiftRight0~7_combout  & ( (!\aluin2_A~29_combout  & ((\ShiftRight0~8_combout ))) # (\aluin2_A~29_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A~28_combout  & ( \ShiftRight0~7_combout  
// & ( (\aluin2_A~29_combout ) # (\ShiftRight0~6_combout ) ) ) ) # ( \aluin2_A~28_combout  & ( !\ShiftRight0~7_combout  & ( (!\aluin2_A~29_combout  & ((\ShiftRight0~8_combout ))) # (\aluin2_A~29_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( 
// !\aluin2_A~28_combout  & ( !\ShiftRight0~7_combout  & ( (\ShiftRight0~6_combout  & !\aluin2_A~29_combout ) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\aluin2_A~28_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h0F0033550FFF3355;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \aluin2_A~27_combout  & ( \ShiftRight0~5_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~27_combout  & ( \ShiftRight0~5_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( \aluin2_A~27_combout  & ( 
// !\ShiftRight0~5_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~27_combout  & ( !\ShiftRight0~5_combout  & ( \ShiftRight0~9_combout  ) ) )

	.dataa(!\ShiftRight0~9_combout ),
	.datab(!\aluin1_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluin2_A~27_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h5555333333333333;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( aluin1_A[21] & ( \aluin2_A~13_combout  & ( (!\alufunc_A[1]~DUPLICATE_q  & ((!\alufunc_A[3]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[0] & \alufunc_A[3]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[21] & ( 
// \aluin2_A~13_combout  & ( (!alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & !\alufunc_A[3]~DUPLICATE_q )) ) ) ) # ( aluin1_A[21] & ( !\aluin2_A~13_combout  & ( (!alufunc_A[0] & 
// (!\alufunc_A[1]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & !\alufunc_A[3]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[21] & ( !\aluin2_A~13_combout  & ( (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[0]) # 
// (!\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!aluin1_A[21]),
	.dataf(!\aluin2_A~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h00EE66886688CC22;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \Selector31~4_combout  & ( ((\Selector36~0_combout  & pcpred_A[21])) # (\Selector34~0_combout ) ) ) # ( !\Selector31~4_combout  & ( (\Selector36~0_combout  & pcpred_A[21]) ) )

	.dataa(!\Selector34~0_combout ),
	.datab(!\Selector36~0_combout ),
	.datac(!pcpred_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h0303030357575757;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N24
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[2] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[4]~DUPLICATE_q  ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[3] 
// ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[5] ) ) )

	.dataa(!aluin1_A[2]),
	.datab(!aluin1_A[5]),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!aluin1_A[3]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~1_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ) # (\ShiftLeft0~0_combout ))) ) ) # ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A~28_combout  & (\aluin2_A~29_combout  & \ShiftLeft0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~35_Duplicate (
// Equation(s):
// \ShiftLeft0~35_Duplicate_63  = ( \aluin2_A~30_combout  & ( aluin1_A[16] & ( (!\aluin2_A~31_combout  & (\aluin1_A[15]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A~30_combout  & ( aluin1_A[16] & ( 
// (aluin1_A[17]) # (\aluin2_A~31_combout ) ) ) ) # ( \aluin2_A~30_combout  & ( !aluin1_A[16] & ( (!\aluin2_A~31_combout  & (\aluin1_A[15]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A~30_combout  & ( 
// !aluin1_A[16] & ( (!\aluin2_A~31_combout  & aluin1_A[17]) ) ) )

	.dataa(!\aluin2_A~31_combout ),
	.datab(!\aluin1_A[15]~DUPLICATE_q ),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!aluin1_A[17]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_Duplicate_63 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35_Duplicate .extended_lut = "off";
defparam \ShiftLeft0~35_Duplicate .lut_mask = 64'h00AA272755FF2727;
defparam \ShiftLeft0~35_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~34_Duplicate (
// Equation(s):
// \ShiftLeft0~34_Duplicate_62  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[18]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[20] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// aluin1_A[19] ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[21] ) ) )

	.dataa(!aluin1_A[19]),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[20]),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_Duplicate_62 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34_Duplicate .extended_lut = "off";
defparam \ShiftLeft0~34_Duplicate .lut_mask = 64'h333355550F0F00FF;
defparam \ShiftLeft0~34_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N6
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[6]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[8]~DUPLICATE_q  ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & 
// ( aluin1_A[7] ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[9] ) ) )

	.dataa(!aluin1_A[7]),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[9]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h00FF555533330F0F;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[10] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[12] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[11] ) ) ) # ( 
// !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[13]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[13]~DUPLICATE_q ),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[12]),
	.datad(!aluin1_A[11]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \ShiftLeft0~30_combout  & ( \ShiftLeft0~29_combout  & ( ((!\aluin2_A~29_combout  & ((\ShiftLeft0~34_Duplicate_62 ))) # (\aluin2_A~29_combout  & (\ShiftLeft0~35_Duplicate_63 ))) # (\aluin2_A~28_combout ) ) ) ) # ( 
// !\ShiftLeft0~30_combout  & ( \ShiftLeft0~29_combout  & ( (!\aluin2_A~29_combout  & (((\ShiftLeft0~34_Duplicate_62 )) # (\aluin2_A~28_combout ))) # (\aluin2_A~29_combout  & (!\aluin2_A~28_combout  & (\ShiftLeft0~35_Duplicate_63 ))) ) ) ) # ( 
// \ShiftLeft0~30_combout  & ( !\ShiftLeft0~29_combout  & ( (!\aluin2_A~29_combout  & (!\aluin2_A~28_combout  & ((\ShiftLeft0~34_Duplicate_62 )))) # (\aluin2_A~29_combout  & (((\ShiftLeft0~35_Duplicate_63 )) # (\aluin2_A~28_combout ))) ) ) ) # ( 
// !\ShiftLeft0~30_combout  & ( !\ShiftLeft0~29_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftLeft0~34_Duplicate_62 ))) # (\aluin2_A~29_combout  & (\ShiftLeft0~35_Duplicate_63 )))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftLeft0~35_Duplicate_63 ),
	.datad(!\ShiftLeft0~34_Duplicate_62 ),
	.datae(!\ShiftLeft0~30_combout ),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \Selector21~1_combout  & ( (!\aluin2_A~27_combout  & ((\ShiftLeft0~55_combout ))) # (\aluin2_A~27_combout  & (\ShiftLeft0~2_combout )) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftLeft0~55_combout ),
	.datae(gnd),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h0000000005F505F5;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( !\Selector31~3_combout  & ( (!\Selector31~5_combout  & ((!\Selector31~2_combout ) # (!\Selector30~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\Selector31~2_combout ),
	.datac(!\Selector31~5_combout ),
	.datad(!\Selector30~1_combout ),
	.datae(gnd),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'hF0C0F0C000000000;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[14][21]~q  & ( \regs[15][21]~q  & ( ((!\imem~88_combout  & (\regs[12][21]~q )) # (\imem~88_combout  & ((\regs[13][21]~q )))) # (\imem~135_combout ) ) ) ) # ( !\regs[14][21]~q  & ( \regs[15][21]~q  & ( (!\imem~135_combout  & 
// ((!\imem~88_combout  & (\regs[12][21]~q )) # (\imem~88_combout  & ((\regs[13][21]~q ))))) # (\imem~135_combout  & (((\imem~88_combout )))) ) ) ) # ( \regs[14][21]~q  & ( !\regs[15][21]~q  & ( (!\imem~135_combout  & ((!\imem~88_combout  & (\regs[12][21]~q 
// )) # (\imem~88_combout  & ((\regs[13][21]~q ))))) # (\imem~135_combout  & (((!\imem~88_combout )))) ) ) ) # ( !\regs[14][21]~q  & ( !\regs[15][21]~q  & ( (!\imem~135_combout  & ((!\imem~88_combout  & (\regs[12][21]~q )) # (\imem~88_combout  & 
// ((\regs[13][21]~q ))))) ) ) )

	.dataa(!\regs[12][21]~q ),
	.datab(!\regs[13][21]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\imem~88_combout ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\regs[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h50305F30503F5F3F;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N6
cyclonev_lcell_comb \imem~88_Duplicate_169 (
// Equation(s):
// \imem~88_Duplicate_170  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_170 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_169 .extended_lut = "off";
defparam \imem~88_Duplicate_169 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~88_Duplicate_169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N18
cyclonev_lcell_comb \Mux10~0_Duplicate (
// Equation(s):
// \Mux10~0_Duplicate_5  = ( \regs[1][21]~q  & ( \imem~88_Duplicate_170  & ( (!\imem~135_combout ) # (\regs[3][21]~q ) ) ) ) # ( !\regs[1][21]~q  & ( \imem~88_Duplicate_170  & ( (\imem~135_combout  & \regs[3][21]~q ) ) ) ) # ( \regs[1][21]~q  & ( 
// !\imem~88_Duplicate_170  & ( (!\imem~135_combout  & ((\regs[0][21]~q ))) # (\imem~135_combout  & (\regs[2][21]~q )) ) ) ) # ( !\regs[1][21]~q  & ( !\imem~88_Duplicate_170  & ( (!\imem~135_combout  & ((\regs[0][21]~q ))) # (\imem~135_combout  & 
// (\regs[2][21]~q )) ) ) )

	.dataa(!\regs[2][21]~q ),
	.datab(!\regs[0][21]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\regs[3][21]~q ),
	.datae(!\regs[1][21]~q ),
	.dataf(!\imem~88_Duplicate_170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0_Duplicate .extended_lut = "off";
defparam \Mux10~0_Duplicate .lut_mask = 64'h35353535000FF0FF;
defparam \Mux10~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \imem~135_combout  & ( \imem~88_combout  & ( \regs[11][21]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_combout  & ( \regs[9][21]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_combout  & ( \regs[10][21]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_combout  & ( \regs[8][21]~q  ) ) )

	.dataa(!\regs[10][21]~q ),
	.datab(!\regs[8][21]~q ),
	.datac(!\regs[9][21]~q ),
	.datad(!\regs[11][21]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \imem~88_combout  & ( \imem~135_combout  & ( \regs[7][21]~q  ) ) ) # ( !\imem~88_combout  & ( \imem~135_combout  & ( \regs[6][21]~q  ) ) ) # ( \imem~88_combout  & ( !\imem~135_combout  & ( \regs[5][21]~q  ) ) ) # ( !\imem~88_combout  
// & ( !\imem~135_combout  & ( \regs[4][21]~q  ) ) )

	.dataa(!\regs[7][21]~q ),
	.datab(!\regs[4][21]~q ),
	.datac(!\regs[5][21]~q ),
	.datad(!\regs[6][21]~q ),
	.datae(!\imem~88_combout ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \RSval_D[21]~29 (
// Equation(s):
// \RSval_D[21]~29_combout  = ( \Mux10~2_combout  & ( \Mux10~1_combout  & ( (!\imem~87_combout  & (((!\imem~89_combout )) # (\Mux10~3_combout ))) # (\imem~87_combout  & (((\Mux10~0_Duplicate_5 ) # (\imem~89_combout )))) ) ) ) # ( !\Mux10~2_combout  & ( 
// \Mux10~1_combout  & ( (!\imem~87_combout  & (\Mux10~3_combout  & (\imem~89_combout ))) # (\imem~87_combout  & (((\Mux10~0_Duplicate_5 ) # (\imem~89_combout )))) ) ) ) # ( \Mux10~2_combout  & ( !\Mux10~1_combout  & ( (!\imem~87_combout  & 
// (((!\imem~89_combout )) # (\Mux10~3_combout ))) # (\imem~87_combout  & (((!\imem~89_combout  & \Mux10~0_Duplicate_5 )))) ) ) ) # ( !\Mux10~2_combout  & ( !\Mux10~1_combout  & ( (!\imem~87_combout  & (\Mux10~3_combout  & (\imem~89_combout ))) # 
// (\imem~87_combout  & (((!\imem~89_combout  & \Mux10~0_Duplicate_5 )))) ) ) )

	.dataa(!\imem~87_combout ),
	.datab(!\Mux10~3_combout ),
	.datac(!\imem~89_combout ),
	.datad(!\Mux10~0_Duplicate_5 ),
	.datae(!\Mux10~2_combout ),
	.dataf(!\Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[21]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[21]~29 .extended_lut = "off";
defparam \RSval_D[21]~29 .lut_mask = 64'h0252A2F20757A7F7;
defparam \RSval_D[21]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N57
cyclonev_lcell_comb \RSval_D[21]~30 (
// Equation(s):
// \RSval_D[21]~30_combout  = ( \RSval_D[21]~29_combout  & ( (\Selector31~6_combout  & (\rs_match_A~_Duplicate_3  & ((!\Add3~73_sumout ) # (!\Selector31~0_combout )))) ) ) # ( !\RSval_D[21]~29_combout  & ( (!\rs_match_A~_Duplicate_3 ) # 
// ((\Selector31~6_combout  & ((!\Add3~73_sumout ) # (!\Selector31~0_combout )))) ) )

	.dataa(!\Add3~73_sumout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~6_combout ),
	.datad(!\rs_match_A~_Duplicate_3 ),
	.datae(gnd),
	.dataf(!\RSval_D[21]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[21]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[21]~30 .extended_lut = "off";
defparam \RSval_D[21]~30 .lut_mask = 64'hFF0EFF0E000E000E;
defparam \RSval_D[21]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \RSval_D[21]~6_Duplicate (
// Equation(s):
// \RSval_D[21]~6_Duplicate_70  = ( \RSval_D[21]~30_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[21]~32_combout )) # (\rs_match_A~_Duplicate_3  & (((\Selector31~1_combout  & \Add4~73_sumout )))) ) ) ) # ( 
// !\RSval_D[21]~30_combout  & ( \rs_match_M~_Duplicate_2  & ( (\rs_match_A~_Duplicate_3 ) # (\mem_fwd[21]~32_combout ) ) ) ) # ( \RSval_D[21]~30_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\Selector31~1_combout  & (\rs_match_A~_Duplicate_3  & 
// \Add4~73_sumout )) ) ) ) # ( !\RSval_D[21]~30_combout  & ( !\rs_match_M~_Duplicate_2  ) )

	.dataa(!\mem_fwd[21]~32_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\Add4~73_sumout ),
	.datae(!\RSval_D[21]~30_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[21]~6_Duplicate_70 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[21]~6_Duplicate .extended_lut = "off";
defparam \RSval_D[21]~6_Duplicate .lut_mask = 64'hFFFF00035F5F5053;
defparam \RSval_D[21]~6_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N44
dffeas \PC[20]_OTERM73_NEW_REG828 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[21]~6_Duplicate_70 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]_OTERM73_OTERM829 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]_OTERM73_NEW_REG828 .is_wysiwyg = "true";
defparam \PC[20]_OTERM73_NEW_REG828 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N57
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( !aluin1_A[19] $ (\aluin2_A~15_combout ) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~114  = CARRY(( !aluin1_A[19] $ (\aluin2_A~15_combout ) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~115  = SHARE((aluin1_A[19] & !\aluin2_A~15_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[19]),
	.datad(!\aluin2_A~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(\Add4~119 ),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout(\Add4~115 ));
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( !aluin1_A[20] $ (\aluin2_A~14_combout ) ) + ( \Add4~115  ) + ( \Add4~114  ))
// \Add4~78  = CARRY(( !aluin1_A[20] $ (\aluin2_A~14_combout ) ) + ( \Add4~115  ) + ( \Add4~114  ))
// \Add4~79  = SHARE((aluin1_A[20] & !\aluin2_A~14_combout ))

	.dataa(gnd),
	.datab(!aluin1_A[20]),
	.datac(gnd),
	.datad(!\aluin2_A~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(\Add4~115 ),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout(\Add4~79 ));
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h000033000000CC33;
defparam \Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N9
cyclonev_lcell_comb \imem~89_Duplicate_181 (
// Equation(s):
// \imem~89_Duplicate_182  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_182 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_181 .extended_lut = "off";
defparam \imem~89_Duplicate_181 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~89_Duplicate_181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
cyclonev_lcell_comb \Mux11~2_Duplicate (
// Equation(s):
// \Mux11~2_Duplicate_5  = ( \imem~87_combout  & ( \imem~89_Duplicate_182  & ( \regs[6][20]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_Duplicate_182  & ( \regs[14][20]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_Duplicate_182  & ( \regs[2][20]~q  ) ) ) # 
// ( !\imem~87_combout  & ( !\imem~89_Duplicate_182  & ( \regs[10][20]~q  ) ) )

	.dataa(!\regs[10][20]~q ),
	.datab(!\regs[14][20]~q ),
	.datac(!\regs[2][20]~q ),
	.datad(!\regs[6][20]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_Duplicate_182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2_Duplicate .extended_lut = "off";
defparam \Mux11~2_Duplicate .lut_mask = 64'h55550F0F333300FF;
defparam \Mux11~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N54
cyclonev_lcell_comb \Mux11~0_Duplicate (
// Equation(s):
// \Mux11~0_Duplicate_7  = ( \regs[8][20]~q  & ( \imem~89_Duplicate_186  & ( (!\imem~87_combout  & ((\regs[12][20]~q ))) # (\imem~87_combout  & (\regs[4][20]~q )) ) ) ) # ( !\regs[8][20]~q  & ( \imem~89_Duplicate_186  & ( (!\imem~87_combout  & 
// ((\regs[12][20]~q ))) # (\imem~87_combout  & (\regs[4][20]~q )) ) ) ) # ( \regs[8][20]~q  & ( !\imem~89_Duplicate_186  & ( (!\imem~87_combout ) # (\regs[0][20]~q ) ) ) ) # ( !\regs[8][20]~q  & ( !\imem~89_Duplicate_186  & ( (\regs[0][20]~q  & 
// \imem~87_combout ) ) ) )

	.dataa(!\regs[4][20]~q ),
	.datab(!\regs[0][20]~q ),
	.datac(!\regs[12][20]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[8][20]~q ),
	.dataf(!\imem~89_Duplicate_186 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0_Duplicate .extended_lut = "off";
defparam \Mux11~0_Duplicate .lut_mask = 64'h0033FF330F550F55;
defparam \Mux11~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N2
dffeas \regs[1][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N59
dffeas \regs[13][20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \Mux11~1_Duplicate (
// Equation(s):
// \Mux11~1_Duplicate_6  = ( \regs[5][20]~q  & ( \imem~89_Duplicate_184  & ( (\regs[13][20]~DUPLICATE_q ) # (\imem~87_combout ) ) ) ) # ( !\regs[5][20]~q  & ( \imem~89_Duplicate_184  & ( (!\imem~87_combout  & \regs[13][20]~DUPLICATE_q ) ) ) ) # ( 
// \regs[5][20]~q  & ( !\imem~89_Duplicate_184  & ( (!\imem~87_combout  & ((\regs[9][20]~q ))) # (\imem~87_combout  & (\regs[1][20]~q )) ) ) ) # ( !\regs[5][20]~q  & ( !\imem~89_Duplicate_184  & ( (!\imem~87_combout  & ((\regs[9][20]~q ))) # 
// (\imem~87_combout  & (\regs[1][20]~q )) ) ) )

	.dataa(!\regs[1][20]~q ),
	.datab(!\regs[9][20]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[13][20]~DUPLICATE_q ),
	.datae(!\regs[5][20]~q ),
	.dataf(!\imem~89_Duplicate_184 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1_Duplicate .extended_lut = "off";
defparam \Mux11~1_Duplicate .lut_mask = 64'h3535353500F00FFF;
defparam \Mux11~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \regs[11][20]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & (\regs[15][20]~q )) # (\imem~87_combout  & ((\regs[7][20]~q ))) ) ) ) # ( !\regs[11][20]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & (\regs[15][20]~q )) # 
// (\imem~87_combout  & ((\regs[7][20]~q ))) ) ) ) # ( \regs[11][20]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout ) # (\regs[3][20]~q ) ) ) ) # ( !\regs[11][20]~q  & ( !\imem~89_combout  & ( (\imem~87_combout  & \regs[3][20]~q ) ) ) )

	.dataa(!\regs[15][20]~q ),
	.datab(!\regs[7][20]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[3][20]~q ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N27
cyclonev_lcell_comb \RSval_D[20]~31 (
// Equation(s):
// \RSval_D[20]~31_combout  = ( \Mux11~1_Duplicate_6  & ( \Mux11~3_combout  & ( ((!\imem~135_combout  & ((\Mux11~0_Duplicate_7 ))) # (\imem~135_combout  & (\Mux11~2_Duplicate_5 ))) # (\imem~88_combout ) ) ) ) # ( !\Mux11~1_Duplicate_6  & ( \Mux11~3_combout  
// & ( (!\imem~135_combout  & (!\imem~88_combout  & ((\Mux11~0_Duplicate_7 )))) # (\imem~135_combout  & (((\Mux11~2_Duplicate_5 )) # (\imem~88_combout ))) ) ) ) # ( \Mux11~1_Duplicate_6  & ( !\Mux11~3_combout  & ( (!\imem~135_combout  & 
// (((\Mux11~0_Duplicate_7 )) # (\imem~88_combout ))) # (\imem~135_combout  & (!\imem~88_combout  & (\Mux11~2_Duplicate_5 ))) ) ) ) # ( !\Mux11~1_Duplicate_6  & ( !\Mux11~3_combout  & ( (!\imem~88_combout  & ((!\imem~135_combout  & ((\Mux11~0_Duplicate_7 ))) 
// # (\imem~135_combout  & (\Mux11~2_Duplicate_5 )))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_combout ),
	.datac(!\Mux11~2_Duplicate_5 ),
	.datad(!\Mux11~0_Duplicate_7 ),
	.datae(!\Mux11~1_Duplicate_6 ),
	.dataf(!\Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[20]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[20]~31 .extended_lut = "off";
defparam \RSval_D[20]~31 .lut_mask = 64'h048C26AE159D37BF;
defparam \RSval_D[20]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \RSval_D[20]~32 (
// Equation(s):
// \RSval_D[20]~32_combout  = ( \rs_match_A~_Duplicate_3  & ( (\Selector32~4_combout  & ((!\Selector31~0_combout ) # (!\Add3~77_sumout ))) ) ) # ( !\rs_match_A~_Duplicate_3  & ( !\RSval_D[20]~31_combout  ) )

	.dataa(!\Selector32~4_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\RSval_D[20]~31_combout ),
	.datad(!\Add3~77_sumout ),
	.datae(gnd),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[20]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[20]~32 .extended_lut = "off";
defparam \RSval_D[20]~32 .lut_mask = 64'hF0F0F0F055445544;
defparam \RSval_D[20]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \RSval_D[20]~28_Duplicate (
// Equation(s):
// \RSval_D[20]~28_Duplicate_69  = ( \rs_match_M~_Duplicate_2  & ( \rs_match_A~_Duplicate_3  & ( (!\RSval_D[20]~32_combout ) # ((\Add4~77_sumout  & \Selector31~1_combout )) ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( \rs_match_A~_Duplicate_3  & ( 
// (!\RSval_D[20]~32_combout ) # ((\Add4~77_sumout  & \Selector31~1_combout )) ) ) ) # ( \rs_match_M~_Duplicate_2  & ( !\rs_match_A~_Duplicate_3  & ( \mem_fwd[20]~103_combout  ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( !\rs_match_A~_Duplicate_3  & ( 
// !\RSval_D[20]~32_combout  ) ) )

	.dataa(!\mem_fwd[20]~103_combout ),
	.datab(!\Add4~77_sumout ),
	.datac(!\RSval_D[20]~32_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(!\rs_match_M~_Duplicate_2 ),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[20]~28_Duplicate_69 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[20]~28_Duplicate .extended_lut = "off";
defparam \RSval_D[20]~28_Duplicate .lut_mask = 64'hF0F05555F0F3F0F3;
defparam \RSval_D[20]~28_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \PC[20]_OTERM73_NEW_REG872 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[20]~28_Duplicate_69 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]_OTERM73_OTERM873 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]_OTERM73_NEW_REG872 .is_wysiwyg = "true";
defparam \PC[20]_OTERM73_NEW_REG872 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N46
dffeas \PC[18]_OTERM85_NEW_REG870 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[19]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[18]_OTERM85_OTERM871 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18]_OTERM85_NEW_REG870 .is_wysiwyg = "true";
defparam \PC[18]_OTERM85_NEW_REG870 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N55
dffeas \PC[18]_OTERM85_NEW_REG868 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[18]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[18]_OTERM85_OTERM869 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18]_OTERM85_NEW_REG868 .is_wysiwyg = "true";
defparam \PC[18]_OTERM85_NEW_REG868 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \PC[16]_OTERM101_NEW_REG866 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[17]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]_OTERM101_OTERM867 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]_OTERM101_NEW_REG866 .is_wysiwyg = "true";
defparam \PC[16]_OTERM101_NEW_REG866 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N42
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \PC~57_combout  & ( (\imem~31_Duplicate_236  & \imem~34_combout ) ) ) # ( !\PC~57_combout  & ( (\imem~31_Duplicate_236  & ((\imem~42_combout ) # (\imem~34_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~31_Duplicate_236 ),
	.datac(!\imem~34_combout ),
	.datad(!\imem~42_combout ),
	.datae(gnd),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h0333033303030303;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N40
dffeas \PC~5_OTERM519_OTERM619_NEW_REG804 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~105_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~5_OTERM519_OTERM619_OTERM805 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~5_OTERM519_OTERM619_NEW_REG804 .is_wysiwyg = "true";
defparam \PC~5_OTERM519_OTERM619_NEW_REG804 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \aluin1_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[14]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14] .is_wysiwyg = "true";
defparam \aluin1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( aluin1_A[10] ) + ( \aluin2_A~24_combout  ) + ( \Add3~90  ))
// \Add3~86  = CARRY(( aluin1_A[10] ) + ( \aluin2_A~24_combout  ) + ( \Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~24_combout ),
	.datad(!aluin1_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N33
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( aluin1_A[11] ) + ( \aluin2_A~23_combout  ) + ( \Add3~86  ))
// \Add3~82  = CARRY(( aluin1_A[11] ) + ( \aluin2_A~23_combout  ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~23_combout ),
	.datad(!aluin1_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N36
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( aluin1_A[12] ) + ( \aluin2_A~22_combout  ) + ( \Add3~82  ))
// \Add3~126  = CARRY(( aluin1_A[12] ) + ( \aluin2_A~22_combout  ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(!\aluin2_A~22_combout ),
	.datac(gnd),
	.datad(!aluin1_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N39
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( \aluin2_A~21_combout  ) + ( aluin1_A[13] ) + ( \Add3~126  ))
// \Add3~122  = CARRY(( \aluin2_A~21_combout  ) + ( aluin1_A[13] ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[13]),
	.datad(!\aluin2_A~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( \aluin2_A~20_combout  ) + ( aluin1_A[14] ) + ( \Add3~122  ))
// \Add3~110  = CARRY(( \aluin2_A~20_combout  ) + ( aluin1_A[14] ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[14]),
	.datad(!\aluin2_A~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N45
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( aluin1_A[15] ) + ( \aluin2_A~19_combout  ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( aluin1_A[15] ) + ( \aluin2_A~19_combout  ) + ( \Add3~110  ))

	.dataa(!aluin1_A[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A~19_combout ),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( \aluin1_A[18]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[17] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( 
// aluin1_A[16] ) ) ) # ( !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( \aluin1_A[15]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[18]~DUPLICATE_q ),
	.datab(!aluin1_A[16]),
	.datac(!aluin1_A[17]),
	.datad(!\aluin1_A[15]~DUPLICATE_q ),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h00FF33330F0F5555;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( aluin1_A[28] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[29])) # (\aluin2_A~31_combout  & ((\aluin1_A[30]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[28] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & 
// (aluin1_A[29])) # (\aluin2_A~31_combout  & ((\aluin1_A[30]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[28] & ( !\aluin2_A~30_combout  & ( (aluin1_A[27]) # (\aluin2_A~31_combout ) ) ) ) # ( !aluin1_A[28] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & 
// aluin1_A[27]) ) ) )

	.dataa(!aluin1_A[29]),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[27]),
	.datae(!aluin1_A[28]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h00F00FFF53535353;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \aluin1_A[26]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (\aluin2_A~31_combout ) # (aluin1_A[25]) ) ) ) # ( !\aluin1_A[26]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (aluin1_A[25] & !\aluin2_A~31_combout ) ) ) ) # ( 
// \aluin1_A[26]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & ((\aluin1_A[23]~DUPLICATE_q ))) # (\aluin2_A~31_combout  & (\aluin1_A[24]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[26]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( 
// (!\aluin2_A~31_combout  & ((\aluin1_A[23]~DUPLICATE_q ))) # (\aluin2_A~31_combout  & (\aluin1_A[24]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[24]~DUPLICATE_q ),
	.datab(!aluin1_A[25]),
	.datac(!\aluin1_A[23]~DUPLICATE_q ),
	.datad(!\aluin2_A~31_combout ),
	.datae(!\aluin1_A[26]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h0F550F55330033FF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N0
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( \aluin2_A~30_combout  & ( aluin1_A[21] & ( (!\aluin2_A~31_combout ) # (aluin1_A[22]) ) ) ) # ( !\aluin2_A~30_combout  & ( aluin1_A[21] & ( (!\aluin2_A~31_combout  & ((aluin1_A[19]))) # (\aluin2_A~31_combout  & (aluin1_A[20])) 
// ) ) ) # ( \aluin2_A~30_combout  & ( !aluin1_A[21] & ( (\aluin2_A~31_combout  & aluin1_A[22]) ) ) ) # ( !\aluin2_A~30_combout  & ( !aluin1_A[21] & ( (!\aluin2_A~31_combout  & ((aluin1_A[19]))) # (\aluin2_A~31_combout  & (aluin1_A[20])) ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!\aluin2_A~31_combout ),
	.datac(!aluin1_A[19]),
	.datad(!aluin1_A[22]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~18_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )) # (\ShiftRight0~17_combout ))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\ShiftRight0~20_combout 
// )))) ) ) ) # ( !\ShiftRight0~21_combout  & ( \ShiftRight0~18_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~17_combout  & ((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\ShiftRight0~20_combout )))) ) ) ) # ( 
// \ShiftRight0~21_combout  & ( !\ShiftRight0~18_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )) # (\ShiftRight0~17_combout ))) # (\aluin2_A~29_combout  & (((\ShiftRight0~20_combout  & \aluin2_A~28_combout )))) ) ) ) # ( 
// !\ShiftRight0~21_combout  & ( !\ShiftRight0~18_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~17_combout  & ((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((\ShiftRight0~20_combout  & \aluin2_A~28_combout )))) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h500350F35F035FF3;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \ShiftRight0~56_combout  & ( \ShiftRight0~5_combout  & ( (\Selector30~1_combout  & \aluin1_A[31]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~56_combout  & ( \ShiftRight0~5_combout  & ( (\Selector30~1_combout  & 
// \aluin1_A[31]~DUPLICATE_q ) ) ) ) # ( \ShiftRight0~56_combout  & ( !\ShiftRight0~5_combout  & ( (\Selector30~1_combout  & ((!\aluin2_A~27_combout ) # (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~56_combout  & ( !\ShiftRight0~5_combout  & ( 
// (\aluin2_A~27_combout  & (\Selector30~1_combout  & \aluin1_A[31]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!\Selector30~1_combout ),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftRight0~56_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0101232303030303;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \RSval_D[15]~46 (
// Equation(s):
// \RSval_D[15]~46_combout  = ( !\Selector37~0_combout  & ( (\Selector37~3_combout  & ((!\Selector31~0_combout ) # (!\Add3~105_sumout ))) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Add3~105_sumout ),
	.datac(!\Selector37~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[15]~46 .extended_lut = "off";
defparam \RSval_D[15]~46 .lut_mask = 64'h0E0E0E0E00000000;
defparam \RSval_D[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N28
dffeas \regs[1][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N28
dffeas \regs[0][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \regs[3][15]~feeder (
// Equation(s):
// \regs[3][15]~feeder_combout  = ( \mem_fwd[15]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[15]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][15]~feeder .extended_lut = "off";
defparam \regs[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \regs[3][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N20
dffeas \regs[2][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N33
cyclonev_lcell_comb \imem~88_Duplicate_209 (
// Equation(s):
// \imem~88_Duplicate_210  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_210 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_209 .extended_lut = "off";
defparam \imem~88_Duplicate_209 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~88_Duplicate_209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \Mux16~0_Duplicate (
// Equation(s):
// \Mux16~0_Duplicate_6  = ( \imem~135_combout  & ( \imem~88_Duplicate_210  & ( \regs[3][15]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_210  & ( \regs[1][15]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_210  & ( \regs[2][15]~q  ) ) ) 
// # ( !\imem~135_combout  & ( !\imem~88_Duplicate_210  & ( \regs[0][15]~q  ) ) )

	.dataa(!\regs[1][15]~q ),
	.datab(!\regs[0][15]~q ),
	.datac(!\regs[3][15]~q ),
	.datad(!\regs[2][15]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_210 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0_Duplicate .extended_lut = "off";
defparam \Mux16~0_Duplicate .lut_mask = 64'h333300FF55550F0F;
defparam \Mux16~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N53
dffeas \regs[13][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N40
dffeas \regs[12][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \regs[15][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \regs[14][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \regs[14][15]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & (\regs[13][15]~q )) # (\imem~135_combout  & ((\regs[15][15]~q ))) ) ) ) # ( !\regs[14][15]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & (\regs[13][15]~q )) # 
// (\imem~135_combout  & ((\regs[15][15]~q ))) ) ) ) # ( \regs[14][15]~q  & ( !\imem~88_combout  & ( (\regs[12][15]~q ) # (\imem~135_combout ) ) ) ) # ( !\regs[14][15]~q  & ( !\imem~88_combout  & ( (!\imem~135_combout  & \regs[12][15]~q ) ) ) )

	.dataa(!\regs[13][15]~q ),
	.datab(!\imem~135_combout ),
	.datac(!\regs[12][15]~q ),
	.datad(!\regs[15][15]~q ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N59
dffeas \regs[4][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \regs[7][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N49
dffeas \regs[6][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N52
dffeas \regs[5][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \Mux16~1_Duplicate (
// Equation(s):
// \Mux16~1_Duplicate_5  = ( \imem~135_combout  & ( \imem~88_Duplicate_155  & ( \regs[7][15]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_155  & ( \regs[5][15]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_155  & ( \regs[6][15]~q  ) ) ) 
// # ( !\imem~135_combout  & ( !\imem~88_Duplicate_155  & ( \regs[4][15]~q  ) ) )

	.dataa(!\regs[4][15]~q ),
	.datab(!\regs[7][15]~q ),
	.datac(!\regs[6][15]~q ),
	.datad(!\regs[5][15]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_155 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1_Duplicate .extended_lut = "off";
defparam \Mux16~1_Duplicate .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux16~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N10
dffeas \regs[8][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N28
dffeas \regs[9][15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N4
dffeas \regs[11][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N38
dffeas \regs[10][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \imem~135_combout  & ( \imem~88_combout  & ( \regs[11][15]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_combout  & ( \regs[9][15]~DUPLICATE_q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_combout  & ( \regs[10][15]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_combout  & ( \regs[8][15]~q  ) ) )

	.dataa(!\regs[8][15]~q ),
	.datab(!\regs[9][15]~DUPLICATE_q ),
	.datac(!\regs[11][15]~q ),
	.datad(!\regs[10][15]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \RSval_D[15]~45 (
// Equation(s):
// \RSval_D[15]~45_combout  = ( \imem~89_combout  & ( \Mux16~2_combout  & ( (!\imem~87_combout  & (\Mux16~3_combout )) # (\imem~87_combout  & ((\Mux16~1_Duplicate_5 ))) ) ) ) # ( !\imem~89_combout  & ( \Mux16~2_combout  & ( (!\imem~87_combout ) # 
// (\Mux16~0_Duplicate_6 ) ) ) ) # ( \imem~89_combout  & ( !\Mux16~2_combout  & ( (!\imem~87_combout  & (\Mux16~3_combout )) # (\imem~87_combout  & ((\Mux16~1_Duplicate_5 ))) ) ) ) # ( !\imem~89_combout  & ( !\Mux16~2_combout  & ( (\Mux16~0_Duplicate_6  & 
// \imem~87_combout ) ) ) )

	.dataa(!\Mux16~0_Duplicate_6 ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux16~3_combout ),
	.datad(!\Mux16~1_Duplicate_5 ),
	.datae(!\imem~89_combout ),
	.dataf(!\Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[15]~45 .extended_lut = "off";
defparam \RSval_D[15]~45 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \RSval_D[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \rs_match_M~_Duplicate_Duplicate_7 (
// Equation(s):
// \rs_match_M~_Duplicate_2_Duplicate_8  = ( \rs_match_M~0_combout  & ( !\Equal0~0_combout  & ( (!destreg_M[0] & (!\imem~88_Duplicate_150  & (!destreg_M[2] $ (\imem~89_Duplicate_153 )))) # (destreg_M[0] & (\imem~88_Duplicate_150  & (!destreg_M[2] $ 
// (\imem~89_Duplicate_153 )))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\imem~88_Duplicate_150 ),
	.datac(!destreg_M[2]),
	.datad(!\imem~89_Duplicate_153 ),
	.datae(!\rs_match_M~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~_Duplicate_2_Duplicate_8 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~_Duplicate_Duplicate_7 .extended_lut = "off";
defparam \rs_match_M~_Duplicate_Duplicate_7 .lut_mask = 64'h0000900900000000;
defparam \rs_match_M~_Duplicate_Duplicate_7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \RSval_D[15]~47 (
// Equation(s):
// \RSval_D[15]~47_combout  = ( \RSval_D[15]~45_combout  & ( \rs_match_M~_Duplicate_2_Duplicate_8  & ( \mem_fwd[15]~36_combout  ) ) ) # ( !\RSval_D[15]~45_combout  & ( \rs_match_M~_Duplicate_2_Duplicate_8  & ( \mem_fwd[15]~36_combout  ) ) ) # ( 
// \RSval_D[15]~45_combout  & ( !\rs_match_M~_Duplicate_2_Duplicate_8  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[15]~36_combout ),
	.datad(gnd),
	.datae(!\RSval_D[15]~45_combout ),
	.dataf(!\rs_match_M~_Duplicate_2_Duplicate_8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[15]~47 .extended_lut = "off";
defparam \RSval_D[15]~47 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \RSval_D[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N9
cyclonev_lcell_comb \RSval_D[15]~23_Duplicate (
// Equation(s):
// \RSval_D[15]~23_Duplicate_65  = ( \RSval_D[15]~47_combout  & ( (!\rs_match_A~_Duplicate_3 ) # ((!\RSval_D[15]~46_combout ) # ((\Selector31~1_combout  & \Add4~105_sumout ))) ) ) # ( !\RSval_D[15]~47_combout  & ( (\rs_match_A~_Duplicate_3  & 
// ((!\RSval_D[15]~46_combout ) # ((\Selector31~1_combout  & \Add4~105_sumout )))) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\rs_match_A~_Duplicate_3 ),
	.datac(!\Add4~105_sumout ),
	.datad(!\RSval_D[15]~46_combout ),
	.datae(gnd),
	.dataf(!\RSval_D[15]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[15]~23_Duplicate_65 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[15]~23_Duplicate .extended_lut = "off";
defparam \RSval_D[15]~23_Duplicate .lut_mask = 64'h33013301FFCDFFCD;
defparam \RSval_D[15]~23_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N10
dffeas \PC~5_OTERM519_OTERM619_NEW_REG862 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[15]~23_Duplicate_65 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~5_OTERM519_OTERM619_OTERM863 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~5_OTERM519_OTERM619_NEW_REG862 .is_wysiwyg = "true";
defparam \PC~5_OTERM519_OTERM619_NEW_REG862 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \PC~5_OTERM519_OTERM619_NEW_REG792 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~5_OTERM519_OTERM619_OTERM793 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~5_OTERM519_OTERM619_NEW_REG792 .is_wysiwyg = "true";
defparam \PC~5_OTERM519_OTERM619_NEW_REG792 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N55
dffeas \regs[14][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N22
dffeas \regs[13][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N38
dffeas \regs[15][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mem_fwd[13]~95_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N28
dffeas \regs[12][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \regs[12][13]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & (\regs[13][13]~q )) # (\imem~135_combout  & ((\regs[15][13]~q ))) ) ) ) # ( !\regs[12][13]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & (\regs[13][13]~q )) # 
// (\imem~135_combout  & ((\regs[15][13]~q ))) ) ) ) # ( \regs[12][13]~q  & ( !\imem~88_combout  & ( (!\imem~135_combout ) # (\regs[14][13]~q ) ) ) ) # ( !\regs[12][13]~q  & ( !\imem~88_combout  & ( (\regs[14][13]~q  & \imem~135_combout ) ) ) )

	.dataa(!\regs[14][13]~q ),
	.datab(!\imem~135_combout ),
	.datac(!\regs[13][13]~q ),
	.datad(!\regs[15][13]~q ),
	.datae(!\regs[12][13]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N58
dffeas \regs[9][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \regs[8][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N38
dffeas \regs[11][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N50
dffeas \regs[10][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \regs[11][13]~q  & ( \regs[10][13]~q  & ( ((!\imem~88_Duplicate_150  & ((\regs[8][13]~q ))) # (\imem~88_Duplicate_150  & (\regs[9][13]~q ))) # (\imem~135_combout ) ) ) ) # ( !\regs[11][13]~q  & ( \regs[10][13]~q  & ( 
// (!\imem~135_combout  & ((!\imem~88_Duplicate_150  & ((\regs[8][13]~q ))) # (\imem~88_Duplicate_150  & (\regs[9][13]~q )))) # (\imem~135_combout  & (((!\imem~88_Duplicate_150 )))) ) ) ) # ( \regs[11][13]~q  & ( !\regs[10][13]~q  & ( (!\imem~135_combout  & 
// ((!\imem~88_Duplicate_150  & ((\regs[8][13]~q ))) # (\imem~88_Duplicate_150  & (\regs[9][13]~q )))) # (\imem~135_combout  & (((\imem~88_Duplicate_150 )))) ) ) ) # ( !\regs[11][13]~q  & ( !\regs[10][13]~q  & ( (!\imem~135_combout  & 
// ((!\imem~88_Duplicate_150  & ((\regs[8][13]~q ))) # (\imem~88_Duplicate_150  & (\regs[9][13]~q )))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\regs[9][13]~q ),
	.datac(!\regs[8][13]~q ),
	.datad(!\imem~88_Duplicate_150 ),
	.datae(!\regs[11][13]~q ),
	.dataf(!\regs[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N28
dffeas \regs[4][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N44
dffeas \regs[6][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N16
dffeas \regs[5][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N26
dffeas \regs[7][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \regs[7][13]~q  & ( \imem~135_combout  & ( (\imem~88_Duplicate_148 ) # (\regs[6][13]~q ) ) ) ) # ( !\regs[7][13]~q  & ( \imem~135_combout  & ( (\regs[6][13]~q  & !\imem~88_Duplicate_148 ) ) ) ) # ( \regs[7][13]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_148  & (\regs[4][13]~q )) # (\imem~88_Duplicate_148  & ((\regs[5][13]~q ))) ) ) ) # ( !\regs[7][13]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_148  & (\regs[4][13]~q )) # (\imem~88_Duplicate_148  & 
// ((\regs[5][13]~q ))) ) ) )

	.dataa(!\regs[4][13]~q ),
	.datab(!\regs[6][13]~q ),
	.datac(!\imem~88_Duplicate_148 ),
	.datad(!\regs[5][13]~q ),
	.datae(!\regs[7][13]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N22
dffeas \regs[0][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N52
dffeas \regs[1][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N36
cyclonev_lcell_comb \regs[3][13]~feeder (
// Equation(s):
// \regs[3][13]~feeder_combout  = ( \mem_fwd[13]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][13]~feeder .extended_lut = "off";
defparam \regs[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N37
dffeas \regs[3][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N54
cyclonev_lcell_comb \regs[2][13]~feeder (
// Equation(s):
// \regs[2][13]~feeder_combout  = ( \mem_fwd[13]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][13]~feeder .extended_lut = "off";
defparam \regs[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N56
dffeas \regs[2][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \Mux18~0_Duplicate (
// Equation(s):
// \Mux18~0_Duplicate_5  = ( \regs[2][13]~q  & ( \imem~88_Duplicate_210  & ( (!\imem~135_combout  & (\regs[1][13]~q )) # (\imem~135_combout  & ((\regs[3][13]~q ))) ) ) ) # ( !\regs[2][13]~q  & ( \imem~88_Duplicate_210  & ( (!\imem~135_combout  & 
// (\regs[1][13]~q )) # (\imem~135_combout  & ((\regs[3][13]~q ))) ) ) ) # ( \regs[2][13]~q  & ( !\imem~88_Duplicate_210  & ( (\imem~135_combout ) # (\regs[0][13]~q ) ) ) ) # ( !\regs[2][13]~q  & ( !\imem~88_Duplicate_210  & ( (\regs[0][13]~q  & 
// !\imem~135_combout ) ) ) )

	.dataa(!\regs[0][13]~q ),
	.datab(!\imem~135_combout ),
	.datac(!\regs[1][13]~q ),
	.datad(!\regs[3][13]~q ),
	.datae(!\regs[2][13]~q ),
	.dataf(!\imem~88_Duplicate_210 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0_Duplicate .extended_lut = "off";
defparam \Mux18~0_Duplicate .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux18~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \RSval_D[13]~39 (
// Equation(s):
// \RSval_D[13]~39_combout  = ( \Mux18~1_combout  & ( \Mux18~0_Duplicate_5  & ( ((!\imem~89_Duplicate_153  & ((\Mux18~2_combout ))) # (\imem~89_Duplicate_153  & (\Mux18~3_combout ))) # (\imem~87_combout ) ) ) ) # ( !\Mux18~1_combout  & ( \Mux18~0_Duplicate_5 
//  & ( (!\imem~87_combout  & ((!\imem~89_Duplicate_153  & ((\Mux18~2_combout ))) # (\imem~89_Duplicate_153  & (\Mux18~3_combout )))) # (\imem~87_combout  & (((!\imem~89_Duplicate_153 )))) ) ) ) # ( \Mux18~1_combout  & ( !\Mux18~0_Duplicate_5  & ( 
// (!\imem~87_combout  & ((!\imem~89_Duplicate_153  & ((\Mux18~2_combout ))) # (\imem~89_Duplicate_153  & (\Mux18~3_combout )))) # (\imem~87_combout  & (((\imem~89_Duplicate_153 )))) ) ) ) # ( !\Mux18~1_combout  & ( !\Mux18~0_Duplicate_5  & ( 
// (!\imem~87_combout  & ((!\imem~89_Duplicate_153  & ((\Mux18~2_combout ))) # (\imem~89_Duplicate_153  & (\Mux18~3_combout )))) ) ) )

	.dataa(!\imem~87_combout ),
	.datab(!\Mux18~3_combout ),
	.datac(!\Mux18~2_combout ),
	.datad(!\imem~89_Duplicate_153 ),
	.datae(!\Mux18~1_combout ),
	.dataf(!\Mux18~0_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[13]~39 .extended_lut = "off";
defparam \RSval_D[13]~39 .lut_mask = 64'h0A220A775F225F77;
defparam \RSval_D[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \RSval_D[13]~41 (
// Equation(s):
// \RSval_D[13]~41_combout  = ( \RSval_D[13]~39_combout  & ( (!\rs_match_M~_Duplicate_2 ) # (\mem_fwd[13]~95_combout ) ) ) # ( !\RSval_D[13]~39_combout  & ( (\rs_match_M~_Duplicate_2  & \mem_fwd[13]~95_combout ) ) )

	.dataa(gnd),
	.datab(!\rs_match_M~_Duplicate_2 ),
	.datac(gnd),
	.datad(!\mem_fwd[13]~95_combout ),
	.datae(gnd),
	.dataf(!\RSval_D[13]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[13]~41 .extended_lut = "off";
defparam \RSval_D[13]~41 .lut_mask = 64'h00330033CCFFCCFF;
defparam \RSval_D[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \RSval_D[13]~21_Duplicate (
// Equation(s):
// \RSval_D[13]~21_Duplicate_67  = ( \RSval_D[13]~41_combout  & ( (!\RSval_D[13]~40_combout ) # ((!\rs_match_A~_Duplicate_3 ) # ((\Selector31~1_combout  & \Add4~121_sumout ))) ) ) # ( !\RSval_D[13]~41_combout  & ( (\rs_match_A~_Duplicate_3  & 
// ((!\RSval_D[13]~40_combout ) # ((\Selector31~1_combout  & \Add4~121_sumout )))) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Add4~121_sumout ),
	.datac(!\RSval_D[13]~40_combout ),
	.datad(!\rs_match_A~_Duplicate_3 ),
	.datae(gnd),
	.dataf(!\RSval_D[13]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[13]~21_Duplicate_67 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[13]~21_Duplicate .extended_lut = "off";
defparam \RSval_D[13]~21_Duplicate .lut_mask = 64'h00F100F1FFF1FFF1;
defparam \RSval_D[13]~21_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \PC~2_OTERM525_OTERM639_NEW_REG858 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[13]~21_Duplicate_67 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~2_OTERM525_OTERM639_OTERM859 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~2_OTERM525_OTERM639_NEW_REG858 .is_wysiwyg = "true";
defparam \PC~2_OTERM525_OTERM639_NEW_REG858 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N32
dffeas \PC~2_OTERM525_OTERM639_NEW_REG794 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~2_OTERM525_OTERM639_OTERM795 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~2_OTERM525_OTERM639_NEW_REG794 .is_wysiwyg = "true";
defparam \PC~2_OTERM525_OTERM639_NEW_REG794 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N26
dffeas \PC~2_OTERM525_OTERM639_NEW_REG856 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[12]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~2_OTERM525_OTERM639_OTERM857 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~2_OTERM525_OTERM639_NEW_REG856 .is_wysiwyg = "true";
defparam \PC~2_OTERM525_OTERM639_NEW_REG856 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \PC~2_OTERM525_OTERM639_NEW_REG796 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~2_OTERM525_OTERM639_OTERM797 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~2_OTERM525_OTERM639_NEW_REG796 .is_wysiwyg = "true";
defparam \PC~2_OTERM525_OTERM639_NEW_REG796 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N58
dffeas \PC~64_OTERM535_OTERM661_NEW_REG854 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[11]~19_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~64_OTERM535_OTERM661_OTERM855 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~64_OTERM535_OTERM661_NEW_REG854 .is_wysiwyg = "true";
defparam \PC~64_OTERM535_OTERM661_NEW_REG854 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N16
dffeas \PC~64_OTERM535_OTERM661_NEW_REG806 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~107_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~64_OTERM535_OTERM661_OTERM807 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~64_OTERM535_OTERM661_NEW_REG806 .is_wysiwyg = "true";
defparam \PC~64_OTERM535_OTERM661_NEW_REG806 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N35
dffeas \PC~64_OTERM535_OTERM661_NEW_REG852 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[10]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~64_OTERM535_OTERM661_OTERM853 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~64_OTERM535_OTERM661_NEW_REG852 .is_wysiwyg = "true";
defparam \PC~64_OTERM535_OTERM661_NEW_REG852 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N59
dffeas \PC~64_OTERM535_OTERM661_NEW_REG808 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~64_OTERM535_OTERM661_OTERM809 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~64_OTERM535_OTERM661_NEW_REG808 .is_wysiwyg = "true";
defparam \PC~64_OTERM535_OTERM661_NEW_REG808 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N59
dffeas \PC~56_OTERM517_OTERM613_NEW_REG798 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~56_OTERM517_OTERM613_OTERM799 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~56_OTERM517_OTERM613_NEW_REG798 .is_wysiwyg = "true";
defparam \PC~56_OTERM517_OTERM613_NEW_REG798 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N59
dffeas \regs[2][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mem_fwd[9]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N14
dffeas \regs[1][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N58
dffeas \regs[0][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \regs[3][9]~feeder (
// Equation(s):
// \regs[3][9]~feeder_combout  = ( \mem_fwd[9]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][9]~feeder .extended_lut = "off";
defparam \regs[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \regs[3][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \imem~88_Duplicate_201 (
// Equation(s):
// \imem~88_Duplicate_202  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_202 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_201 .extended_lut = "off";
defparam \imem~88_Duplicate_201 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \imem~88_Duplicate_202  & ( \imem~135_combout  & ( \regs[3][9]~q  ) ) ) # ( !\imem~88_Duplicate_202  & ( \imem~135_combout  & ( \regs[2][9]~q  ) ) ) # ( \imem~88_Duplicate_202  & ( !\imem~135_combout  & ( \regs[1][9]~q  ) ) ) # ( 
// !\imem~88_Duplicate_202  & ( !\imem~135_combout  & ( \regs[0][9]~q  ) ) )

	.dataa(!\regs[2][9]~q ),
	.datab(!\regs[1][9]~q ),
	.datac(!\regs[0][9]~q ),
	.datad(!\regs[3][9]~q ),
	.datae(!\imem~88_Duplicate_202 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \regs[4][9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \regs[5][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N10
dffeas \regs[6][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \regs[7][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \imem~88_Duplicate_199 (
// Equation(s):
// \imem~88_Duplicate_200  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_200 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_199 .extended_lut = "off";
defparam \imem~88_Duplicate_199 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \Mux22~1_Duplicate (
// Equation(s):
// \Mux22~1_Duplicate_6  = ( \imem~88_Duplicate_200  & ( \imem~135_combout  & ( \regs[7][9]~q  ) ) ) # ( !\imem~88_Duplicate_200  & ( \imem~135_combout  & ( \regs[6][9]~q  ) ) ) # ( \imem~88_Duplicate_200  & ( !\imem~135_combout  & ( \regs[5][9]~q  ) ) ) # ( 
// !\imem~88_Duplicate_200  & ( !\imem~135_combout  & ( \regs[4][9]~DUPLICATE_q  ) ) )

	.dataa(!\regs[4][9]~DUPLICATE_q ),
	.datab(!\regs[5][9]~q ),
	.datac(!\regs[6][9]~q ),
	.datad(!\regs[7][9]~q ),
	.datae(!\imem~88_Duplicate_200 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1_Duplicate .extended_lut = "off";
defparam \Mux22~1_Duplicate .lut_mask = 64'h555533330F0F00FF;
defparam \Mux22~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N28
dffeas \regs[12][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \regs[14][9]~feeder (
// Equation(s):
// \regs[14][9]~feeder_combout  = ( \mem_fwd[9]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][9]~feeder .extended_lut = "off";
defparam \regs[14][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \regs[14][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \regs[13][9]~feeder (
// Equation(s):
// \regs[13][9]~feeder_combout  = ( \mem_fwd[9]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][9]~feeder .extended_lut = "off";
defparam \regs[13][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N49
dffeas \regs[13][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \regs[15][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \imem~88_Duplicate_179 (
// Equation(s):
// \imem~88_Duplicate_180  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~74_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_180 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_179 .extended_lut = "off";
defparam \imem~88_Duplicate_179 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \imem~88_Duplicate_180  & ( \imem~135_combout  & ( \regs[15][9]~q  ) ) ) # ( !\imem~88_Duplicate_180  & ( \imem~135_combout  & ( \regs[14][9]~q  ) ) ) # ( \imem~88_Duplicate_180  & ( !\imem~135_combout  & ( \regs[13][9]~q  ) ) ) # ( 
// !\imem~88_Duplicate_180  & ( !\imem~135_combout  & ( \regs[12][9]~q  ) ) )

	.dataa(!\regs[12][9]~q ),
	.datab(!\regs[14][9]~q ),
	.datac(!\regs[13][9]~q ),
	.datad(!\regs[15][9]~q ),
	.datae(!\imem~88_Duplicate_180 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N16
dffeas \regs[8][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \regs[10][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N12
cyclonev_lcell_comb \regs[9][9]~feeder (
// Equation(s):
// \regs[9][9]~feeder_combout  = ( \mem_fwd[9]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][9]~feeder .extended_lut = "off";
defparam \regs[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N14
dffeas \regs[9][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N32
dffeas \regs[11][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \regs[11][9]~q  & ( \imem~135_combout  & ( (\imem~88_Duplicate_180 ) # (\regs[10][9]~q ) ) ) ) # ( !\regs[11][9]~q  & ( \imem~135_combout  & ( (\regs[10][9]~q  & !\imem~88_Duplicate_180 ) ) ) ) # ( \regs[11][9]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_180  & (\regs[8][9]~q )) # (\imem~88_Duplicate_180  & ((\regs[9][9]~q ))) ) ) ) # ( !\regs[11][9]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_180  & (\regs[8][9]~q )) # (\imem~88_Duplicate_180  & 
// ((\regs[9][9]~q ))) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[10][9]~q ),
	.datac(!\regs[9][9]~q ),
	.datad(!\imem~88_Duplicate_180 ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h550F550F330033FF;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \Mux22~3_combout  & ( \Mux22~2_combout  & ( (!\imem~87_combout ) # ((!\imem~89_combout  & (\Mux22~0_combout )) # (\imem~89_combout  & ((\Mux22~1_Duplicate_6 )))) ) ) ) # ( !\Mux22~3_combout  & ( \Mux22~2_combout  & ( 
// (!\imem~89_combout  & (((!\imem~87_combout )) # (\Mux22~0_combout ))) # (\imem~89_combout  & (((\imem~87_combout  & \Mux22~1_Duplicate_6 )))) ) ) ) # ( \Mux22~3_combout  & ( !\Mux22~2_combout  & ( (!\imem~89_combout  & (\Mux22~0_combout  & 
// (\imem~87_combout ))) # (\imem~89_combout  & (((!\imem~87_combout ) # (\Mux22~1_Duplicate_6 )))) ) ) ) # ( !\Mux22~3_combout  & ( !\Mux22~2_combout  & ( (\imem~87_combout  & ((!\imem~89_combout  & (\Mux22~0_combout )) # (\imem~89_combout  & 
// ((\Mux22~1_Duplicate_6 ))))) ) ) )

	.dataa(!\Mux22~0_combout ),
	.datab(!\imem~89_combout ),
	.datac(!\imem~87_combout ),
	.datad(!\Mux22~1_Duplicate_6 ),
	.datae(!\Mux22~3_combout ),
	.dataf(!\Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N6
cyclonev_lcell_comb \RSval_D[9]~17_Duplicate (
// Equation(s):
// \RSval_D[9]~17_Duplicate_72  = ( \Selector43~3_combout  & ( \rs_match_M~_Duplicate_2  & ( ((\mem_fwd[9]~91_combout ) # (\rs_match_A~_Duplicate_3 )) # (\mem_fwd[9]~41_combout ) ) ) ) # ( !\Selector43~3_combout  & ( \rs_match_M~_Duplicate_2  & ( 
// (!\rs_match_A~_Duplicate_3  & ((\mem_fwd[9]~91_combout ) # (\mem_fwd[9]~41_combout ))) ) ) ) # ( \Selector43~3_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\Mux22~4_combout ) # (\rs_match_A~_Duplicate_3 ) ) ) ) # ( !\Selector43~3_combout  & ( 
// !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & \Mux22~4_combout ) ) ) )

	.dataa(!\mem_fwd[9]~41_combout ),
	.datab(!\rs_match_A~_Duplicate_3 ),
	.datac(!\Mux22~4_combout ),
	.datad(!\mem_fwd[9]~91_combout ),
	.datae(!\Selector43~3_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[9]~17_Duplicate_72 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[9]~17_Duplicate .extended_lut = "off";
defparam \RSval_D[9]~17_Duplicate .lut_mask = 64'h0C0C3F3F44CC77FF;
defparam \RSval_D[9]~17_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \PC~56_OTERM517_OTERM613_NEW_REG850 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[9]~17_Duplicate_72 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~56_OTERM517_OTERM613_OTERM851 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~56_OTERM517_OTERM613_NEW_REG850 .is_wysiwyg = "true";
defparam \PC~56_OTERM517_OTERM613_NEW_REG850 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N41
dffeas \PC~56_OTERM517_OTERM613_NEW_REG800 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~101_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~56_OTERM517_OTERM613_OTERM801 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~56_OTERM517_OTERM613_NEW_REG800 .is_wysiwyg = "true";
defparam \PC~56_OTERM517_OTERM613_NEW_REG800 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N15
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \PC~62_OTERM541_OTERM679_OTERM847  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC~62_OTERM541_OTERM679_OTERM803 ))) ) + ( \Add1~30  ))
// \Add1~54  = CARRY(( \PC~62_OTERM541_OTERM679_OTERM847  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC~62_OTERM541_OTERM679_OTERM803 ))) ) + ( \Add1~30  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~62_OTERM541_OTERM679_OTERM847 ),
	.datae(gnd),
	.dataf(!\PC~62_OTERM541_OTERM679_OTERM803 ),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N18
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \PC~56_OTERM517_OTERM613_OTERM849  ) + ( (((\PC~56_OTERM517_OTERM613_OTERM801 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM879 )) # (\PC[30]_OTERM13_OTERM877~DUPLICATE_q ) ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( \PC~56_OTERM517_OTERM613_OTERM849  ) + ( (((\PC~56_OTERM517_OTERM613_OTERM801 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM879 )) # (\PC[30]_OTERM13_OTERM877~DUPLICATE_q ) ) + ( \Add1~54  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~56_OTERM517_OTERM613_OTERM849 ),
	.datae(gnd),
	.dataf(!\PC~56_OTERM517_OTERM613_OTERM801 ),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h00008000000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N21
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (((\PC~56_OTERM517_OTERM613_OTERM799 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM879 )) # (\PC[30]_OTERM13_OTERM877~DUPLICATE_q ) ) + ( \PC~56_OTERM517_OTERM613_OTERM851  ) + ( \Add1~50  ))
// \Add1~26  = CARRY(( (((\PC~56_OTERM517_OTERM613_OTERM799 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM879 )) # (\PC[30]_OTERM13_OTERM877~DUPLICATE_q ) ) + ( \PC~56_OTERM517_OTERM613_OTERM851  ) + ( \Add1~50  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~56_OTERM517_OTERM613_OTERM799 ),
	.datae(gnd),
	.dataf(!\PC~56_OTERM517_OTERM613_OTERM851 ),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N24
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \PC~64_OTERM535_OTERM661_OTERM853  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~64_OTERM535_OTERM661_OTERM809 ))) ) + ( \Add1~26  ))
// \Add1~10  = CARRY(( \PC~64_OTERM535_OTERM661_OTERM853  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~64_OTERM535_OTERM661_OTERM809 ))) ) + ( \Add1~26  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~64_OTERM535_OTERM661_OTERM853 ),
	.datae(gnd),
	.dataf(!\PC~64_OTERM535_OTERM661_OTERM809 ),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N27
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \PC~64_OTERM535_OTERM661_OTERM855  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~64_OTERM535_OTERM661_OTERM807 ))) ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( \PC~64_OTERM535_OTERM661_OTERM855  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~64_OTERM535_OTERM661_OTERM807 ))) ) + ( \Add1~10  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~64_OTERM535_OTERM661_OTERM855 ),
	.datae(gnd),
	.dataf(!\PC~64_OTERM535_OTERM661_OTERM807 ),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \PC~2_OTERM525_OTERM639_OTERM857  ) + ( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & \PC~2_OTERM525_OTERM639_OTERM797 ))) ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( \PC~2_OTERM525_OTERM639_OTERM857  ) + ( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & \PC~2_OTERM525_OTERM639_OTERM797 ))) ) + ( \Add1~6  ))

	.dataa(!\PC[30]_OTERM13_OTERM875 ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datad(!\PC~2_OTERM525_OTERM639_OTERM857 ),
	.datae(gnd),
	.dataf(!\PC~2_OTERM525_OTERM639_OTERM797 ),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N33
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \PC~2_OTERM525_OTERM639_OTERM859  ) + ( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & \PC~2_OTERM525_OTERM639_OTERM795 ))) ) + ( \Add1~2  ))
// \Add1~22  = CARRY(( \PC~2_OTERM525_OTERM639_OTERM859  ) + ( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & \PC~2_OTERM525_OTERM639_OTERM795 ))) ) + ( \Add1~2  ))

	.dataa(!\PC[30]_OTERM13_OTERM875 ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM877 ),
	.datad(!\PC~2_OTERM525_OTERM639_OTERM859 ),
	.datae(gnd),
	.dataf(!\PC~2_OTERM525_OTERM639_OTERM795 ),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N36
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \PC~5_OTERM519_OTERM619_OTERM861  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~5_OTERM519_OTERM619_OTERM793 ))) ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( \PC~5_OTERM519_OTERM619_OTERM861  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~5_OTERM519_OTERM619_OTERM793 ))) ) + ( \Add1~22  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~5_OTERM519_OTERM619_OTERM861 ),
	.datae(gnd),
	.dataf(!\PC~5_OTERM519_OTERM619_OTERM793 ),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~5_OTERM519_OTERM619_OTERM805 ))) ) + ( \PC~5_OTERM519_OTERM619_OTERM863  ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC~5_OTERM519_OTERM619_OTERM805 ))) ) + ( \PC~5_OTERM519_OTERM619_OTERM863  ) + ( \Add1~18  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~5_OTERM519_OTERM619_OTERM805 ),
	.datae(gnd),
	.dataf(!\PC~5_OTERM519_OTERM619_OTERM863 ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N42
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & \PC[16]_OTERM101_OTERM789 ))) ) + ( \PC[16]_OTERM101_OTERM865  ) + ( \Add1~14  ))
// \Add1~110  = CARRY(( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & \PC[16]_OTERM101_OTERM789 ))) ) + ( \PC[16]_OTERM101_OTERM865  ) + ( \Add1~14  ))

	.dataa(!\PC[30]_OTERM13_OTERM875 ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datad(!\PC[16]_OTERM101_OTERM789 ),
	.datae(gnd),
	.dataf(!\PC[16]_OTERM101_OTERM865 ),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N45
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \PC[16]_OTERM101_OTERM867  ) + ( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( \PC[16]_OTERM101_OTERM867  ) + ( (!\PC[30]_OTERM13_OTERM875  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~110  ))

	.dataa(!\PC[30]_OTERM13_OTERM875 ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM877 ),
	.datad(!\PC[16]_OTERM101_OTERM867 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N48
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \PC[18]_OTERM85_OTERM869  ) + ( \Add1~106  ))
// \Add1~118  = CARRY(( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \PC[18]_OTERM85_OTERM869  ) + ( \Add1~106  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[30]_OTERM13_OTERM791 ),
	.datae(gnd),
	.dataf(!\PC[18]_OTERM85_OTERM869 ),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N51
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \PC[18]_OTERM85_OTERM871  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( \PC[18]_OTERM85_OTERM871  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~118  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[18]_OTERM85_OTERM871 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N54
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \PC[20]_OTERM73_OTERM873  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~114  ))
// \Add1~102  = CARRY(( \PC[20]_OTERM73_OTERM873  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~114  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[20]_OTERM73_OTERM873 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N57
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \PC[20]_OTERM73_OTERM829  ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \PC[20]_OTERM73_OTERM829  ) + ( \Add1~102  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[30]_OTERM13_OTERM791 ),
	.datae(gnd),
	.dataf(!\PC[20]_OTERM73_OTERM829 ),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \PC[22]_OTERM61_OTERM831  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( \PC[22]_OTERM61_OTERM831  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~98  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[22]_OTERM61_OTERM831 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N3
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \PC[22]_OTERM61_OTERM833  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( \PC[22]_OTERM61_OTERM833  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~94  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[22]_OTERM61_OTERM833 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N6
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \PC[24]_OTERM49_OTERM835  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~90  ))
// \Add1~86  = CARRY(( \PC[24]_OTERM49_OTERM835  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~90  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[24]_OTERM49_OTERM835 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N9
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \PC[24]_OTERM49_OTERM837  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( \PC[24]_OTERM49_OTERM837  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~86  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[24]_OTERM49_OTERM837 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N12
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \PC[26]_OTERM37_OTERM785  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( \PC[26]_OTERM37_OTERM785  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~82  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[26]_OTERM37_OTERM785 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N15
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \PC[26]_OTERM37_OTERM839  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( \PC[26]_OTERM37_OTERM839  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~78  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[26]_OTERM37_OTERM839 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N18
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \PC[28]_OTERM25_OTERM841  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( \PC[28]_OTERM25_OTERM841  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~74  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[28]_OTERM25_OTERM841 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N36
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \PC[28]_OTERM23  & ( \Add1~69_sumout  & ( ((\isnop_A~q  & ((\PC[31]_OTERM7~DUPLICATE_q ) # (\PC[31]_OTERM5 )))) # (\PC[28]_OTERM27 ) ) ) ) # ( !\PC[28]_OTERM23  & ( \Add1~69_sumout  & ( (!\isnop_A~q  & (((\PC[28]_OTERM27 )))) # 
// (\isnop_A~q  & (!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[28]_OTERM27 ) # (\PC[31]_OTERM5 )))) ) ) ) # ( \PC[28]_OTERM23  & ( !\Add1~69_sumout  & ( (!\isnop_A~q  & (((\PC[28]_OTERM27 )))) # (\isnop_A~q  & (((!\PC[31]_OTERM5  & \PC[28]_OTERM27 )) # 
// (\PC[31]_OTERM7~DUPLICATE_q ))) ) ) ) # ( !\PC[28]_OTERM23  & ( !\Add1~69_sumout  & ( (\PC[28]_OTERM27  & ((!\isnop_A~q ) # ((!\PC[31]_OTERM5  & !\PC[31]_OTERM7~DUPLICATE_q )))) ) ) )

	.dataa(!\isnop_A~q ),
	.datab(!\PC[31]_OTERM5 ),
	.datac(!\PC[28]_OTERM27 ),
	.datad(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datae(!\PC[28]_OTERM23 ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h0E0A0E5F1F0A1F5F;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N42
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( \PC~54_combout  ) + ( GND ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( \PC~54_combout  ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N45
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \PC~45_combout  ) + ( GND ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( \PC~45_combout  ) + ( GND ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N48
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \PC~50_combout  ) + ( GND ) + ( \Add2~90  ))
// \Add2~110  = CARRY(( \PC~50_combout  ) + ( GND ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N51
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \PC~48_combout  ) + ( GND ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( \PC~48_combout  ) + ( GND ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N54
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \PC~43_combout  ) + ( GND ) + ( \Add2~106  ))
// \Add2~70  = CARRY(( \PC~43_combout  ) + ( GND ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N57
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \PC~41_combout  ) + ( GND ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( \PC~41_combout  ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N0
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \PC~39_combout  ) + ( GND ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( \PC~39_combout  ) + ( GND ) + ( \Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N3
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \PC~37_combout  ) + ( GND ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( \PC~37_combout  ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N6
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \PC~35_combout  ) + ( GND ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( \PC~35_combout  ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N9
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \PC~33_combout  ) + ( GND ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( \PC~33_combout  ) + ( GND ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N12
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \PC~31_combout  ) + ( GND ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( \PC~31_combout  ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N15
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \PC~29_combout  ) + ( GND ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( \PC~29_combout  ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N18
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \PC~27_combout  ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( \PC~27_combout  ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N51
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \Add2~33_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( \Add2~33_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~70  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N53
dffeas \PC[29]_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]_NEW_REG16 .is_wysiwyg = "true";
defparam \PC[29]_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N38
dffeas \PC[28]_OTERM25_NEW_REG782 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[29]~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[28]_OTERM25_OTERM783 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28]_OTERM25_NEW_REG782 .is_wysiwyg = "true";
defparam \PC[28]_OTERM25_NEW_REG782 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N21
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \PC[28]_OTERM25_OTERM783  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( \PC[28]_OTERM25_OTERM783  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~70  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[28]_OTERM25_OTERM783 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \pcpred_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[29] .is_wysiwyg = "true";
defparam \pcpred_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N42
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \PC~25_combout  ) ) ) # ( !\stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \Add2~33_sumout  ) ) ) # ( \stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~25_combout )) # (\mispred~0_combout  & ((pcpred_A[29]))) ) ) ) # ( !\stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~33_sumout ))) # (\mispred~0_combout  & (pcpred_A[29])) ) ) )

	.dataa(!\PC~25_combout ),
	.datab(!pcpred_A[29]),
	.datac(!\mispred~0_combout ),
	.datad(!\Add2~33_sumout ),
	.datae(!\stall~0_Duplicate_16 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h03F3535300FF5555;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N43
dffeas \PC[29]_NEW_REG20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]_NEW_REG20 .is_wysiwyg = "true";
defparam \PC[29]_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N27
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \Add1~65_sumout  & ( \PC[29]_OTERM21  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC[29]_OTERM17 )) ) ) ) # ( !\Add1~65_sumout  & ( \PC[29]_OTERM21  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5 )) 
// # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[29]_OTERM17 )))) ) ) ) # ( \Add1~65_sumout  & ( !\PC[29]_OTERM21  & ( (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[31]_OTERM5 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[29]_OTERM17 ))))) ) ) ) # ( 
// !\Add1~65_sumout  & ( !\PC[29]_OTERM21  & ( (\isnop_A~q  & (\PC[31]_OTERM7~DUPLICATE_q  & \PC[29]_OTERM17 )) ) ) )

	.dataa(!\isnop_A~q ),
	.datab(!\PC[31]_OTERM5 ),
	.datac(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datad(!\PC[29]_OTERM17 ),
	.datae(!\Add1~65_sumout ),
	.dataf(!\PC[29]_OTERM21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h00051015EAEFFAFF;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N21
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \PC~25_combout  ) + ( GND ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( \PC~25_combout  ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N54
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \Add2~29_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( \Add2~29_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~66  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N55
dffeas \PC[30]_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_NEW_REG10 .is_wysiwyg = "true";
defparam \PC[30]_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \Add2~29_sumout  & ( \stall~0_Duplicate_18  & ( (!\mispred~0_combout  & (((\PC~23_combout )))) # (\mispred~0_combout  & ((!\Selector52~21_Duplicate_27  & (pcpred_A[30])) # (\Selector52~21_Duplicate_27  & ((\PC~23_combout ))))) ) ) ) # 
// ( !\Add2~29_sumout  & ( \stall~0_Duplicate_18  & ( (!\mispred~0_combout  & (((\PC~23_combout )))) # (\mispred~0_combout  & ((!\Selector52~21_Duplicate_27  & (pcpred_A[30])) # (\Selector52~21_Duplicate_27  & ((\PC~23_combout ))))) ) ) ) # ( \Add2~29_sumout 
//  & ( !\stall~0_Duplicate_18  & ( (!\mispred~0_combout ) # ((\Selector52~21_Duplicate_27 ) # (pcpred_A[30])) ) ) ) # ( !\Add2~29_sumout  & ( !\stall~0_Duplicate_18  & ( (\mispred~0_combout  & (pcpred_A[30] & !\Selector52~21_Duplicate_27 )) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!pcpred_A[30]),
	.datac(!\Selector52~21_Duplicate_27 ),
	.datad(!\PC~23_combout ),
	.datae(!\Add2~29_sumout ),
	.dataf(!\stall~0_Duplicate_18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h1010BFBF10BF10BF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \PC[30]_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_NEW_REG14 .is_wysiwyg = "true";
defparam \PC[30]_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N2
dffeas \PC[30]_OTERM13_NEW_REG842 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[30]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM13_OTERM843 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_OTERM13_NEW_REG842 .is_wysiwyg = "true";
defparam \PC[30]_OTERM13_NEW_REG842 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N24
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \PC[30]_OTERM13_OTERM843  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( \PC[30]_OTERM13_OTERM843  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~66  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[30]_OTERM13_OTERM843 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N30
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \isnop_A~q  & ( \Add1~61_sumout  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (((\PC[30]_OTERM15 )) # (\PC[31]_OTERM5 ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC[30]_OTERM11 )))) ) ) ) # ( !\isnop_A~q  & ( \Add1~61_sumout  & ( \PC[30]_OTERM15  
// ) ) ) # ( \isnop_A~q  & ( !\Add1~61_sumout  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5  & ((\PC[30]_OTERM15 )))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC[30]_OTERM11 )))) ) ) ) # ( !\isnop_A~q  & ( !\Add1~61_sumout  & ( \PC[30]_OTERM15  ) ) )

	.dataa(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datab(!\PC[31]_OTERM5 ),
	.datac(!\PC[30]_OTERM11 ),
	.datad(!\PC[30]_OTERM15 ),
	.datae(!\isnop_A~q ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h00FF058D00FF27AF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N24
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \PC~23_combout  ) + ( GND ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( \PC~23_combout  ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N26
dffeas \pcpred_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[30] .is_wysiwyg = "true";
defparam \pcpred_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N56
dffeas \memaddr_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector22~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30] .is_wysiwyg = "true";
defparam \memaddr_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N38
dffeas \RTreg_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[30]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[30] .is_wysiwyg = "true";
defparam \RTreg_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N14
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549629842C1160000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N26
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \mem_fwd[30]~13 (
// Equation(s):
// \mem_fwd[30]~13_combout  = ( dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (((!dmem_rtl_0_bypass[90]) # (\dmem~6_combout )) # (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (dmem_rtl_0_bypass[90] & (!\dmem~6_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!dmem_rtl_0_bypass[90]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & (dmem_rtl_0_bypass[90] & !\dmem~6_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!dmem_rtl_0_bypass[90]),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[30]~13 .extended_lut = "off";
defparam \mem_fwd[30]~13 .lut_mask = 64'h0200F2FF0700F7FF;
defparam \mem_fwd[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \mem_fwd[30]~14 (
// Equation(s):
// \mem_fwd[30]~14_combout  = ( \mem_fwd[30]~13_combout  & ( (((memaddr_M[30] & !\ldmem_M~q )) # (\mem_fwd[29]~1_combout )) # (\mem_fwd[31]~6_combout ) ) ) # ( !\mem_fwd[30]~13_combout  & ( ((memaddr_M[30] & !\ldmem_M~q )) # (\mem_fwd[31]~6_combout ) ) )

	.dataa(!\mem_fwd[31]~6_combout ),
	.datab(!memaddr_M[30]),
	.datac(!\mem_fwd[29]~1_combout ),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[30]~14 .extended_lut = "off";
defparam \mem_fwd[30]~14 .lut_mask = 64'h775577557F5F7F5F;
defparam \mem_fwd[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N4
dffeas \regs[9][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N28
dffeas \regs[5][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \regs[13][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N26
dffeas \regs[1][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N33
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \regs[1][30]~q  & ( \imem~13_combout  & ( (\imem~16_combout ) # (\regs[9][30]~q ) ) ) ) # ( !\regs[1][30]~q  & ( \imem~13_combout  & ( (\regs[9][30]~q  & !\imem~16_combout ) ) ) ) # ( \regs[1][30]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[13][30]~q ))) # (\imem~16_combout  & (\regs[5][30]~q )) ) ) ) # ( !\regs[1][30]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[13][30]~q ))) # (\imem~16_combout  & (\regs[5][30]~q )) ) ) )

	.dataa(!\regs[9][30]~q ),
	.datab(!\regs[5][30]~q ),
	.datac(!\regs[13][30]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[1][30]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N32
dffeas \regs[7][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N44
dffeas \regs[15][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \regs[3][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N38
dffeas \regs[11][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N36
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \regs[11][30]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[3][30]~q ) ) ) ) # ( !\regs[11][30]~q  & ( \imem~13_combout  & ( (\imem~16_combout  & \regs[3][30]~q ) ) ) ) # ( \regs[11][30]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[15][30]~q ))) # (\imem~16_combout  & (\regs[7][30]~q )) ) ) ) # ( !\regs[11][30]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[15][30]~q ))) # (\imem~16_combout  & (\regs[7][30]~q )) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[7][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\regs[3][30]~q ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N28
dffeas \regs[8][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \regs[4][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \regs[12][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N38
dffeas \regs[0][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N36
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \regs[0][30]~q  & ( \imem~13_combout  & ( (\imem~16_combout ) # (\regs[8][30]~q ) ) ) ) # ( !\regs[0][30]~q  & ( \imem~13_combout  & ( (\regs[8][30]~q  & !\imem~16_combout ) ) ) ) # ( \regs[0][30]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[12][30]~q ))) # (\imem~16_combout  & (\regs[4][30]~q )) ) ) ) # ( !\regs[0][30]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[12][30]~q ))) # (\imem~16_combout  & (\regs[4][30]~q )) ) ) )

	.dataa(!\regs[8][30]~q ),
	.datab(!\regs[4][30]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[12][30]~q ),
	.datae(!\regs[0][30]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N38
dffeas \regs[10][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \regs[6][30]~feeder (
// Equation(s):
// \regs[6][30]~feeder_combout  = ( \mem_fwd[30]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][30]~feeder .extended_lut = "off";
defparam \regs[6][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \regs[6][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N46
dffeas \regs[2][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N20
dffeas \regs[14][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N48
cyclonev_lcell_comb \Mux33~2_Duplicate (
// Equation(s):
// \Mux33~2_Duplicate_6  = ( \regs[14][30]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[10][30]~q )) # (\imem~16_combout  & ((\regs[2][30]~q ))) ) ) ) # ( !\regs[14][30]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[10][30]~q )) # 
// (\imem~16_combout  & ((\regs[2][30]~q ))) ) ) ) # ( \regs[14][30]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout ) # (\regs[6][30]~q ) ) ) ) # ( !\regs[14][30]~q  & ( !\imem~13_combout  & ( (\imem~16_combout  & \regs[6][30]~q ) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[10][30]~q ),
	.datac(!\regs[6][30]~q ),
	.datad(!\regs[2][30]~q ),
	.datae(!\regs[14][30]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2_Duplicate .extended_lut = "off";
defparam \Mux33~2_Duplicate .lut_mask = 64'h0505AFAF22772277;
defparam \Mux33~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N48
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Mux33~2_Duplicate_6  & ( \imem~18_combout  & ( (\Mux33~0_combout ) # (\imem~17_combout ) ) ) ) # ( !\Mux33~2_Duplicate_6  & ( \imem~18_combout  & ( (!\imem~17_combout  & \Mux33~0_combout ) ) ) ) # ( \Mux33~2_Duplicate_6  & ( 
// !\imem~18_combout  & ( (!\imem~17_combout  & (\Mux33~1_combout )) # (\imem~17_combout  & ((\Mux33~3_combout ))) ) ) ) # ( !\Mux33~2_Duplicate_6  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\Mux33~1_combout )) # (\imem~17_combout  & 
// ((\Mux33~3_combout ))) ) ) )

	.dataa(!\Mux33~1_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux33~3_combout ),
	.datad(!\Mux33~0_combout ),
	.datae(!\Mux33~2_Duplicate_6 ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h4747474700CC33FF;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \RTval_D[30]~5 (
// Equation(s):
// \RTval_D[30]~5_combout  = ( \rt_match_M~combout  & ( \Mux33~4_combout  & ( (!\rt_match_A~combout  & (\mem_fwd[30]~14_combout )) # (\rt_match_A~combout  & ((\Selector22~3_combout ))) ) ) ) # ( !\rt_match_M~combout  & ( \Mux33~4_combout  & ( 
// (!\rt_match_A~combout ) # (\Selector22~3_combout ) ) ) ) # ( \rt_match_M~combout  & ( !\Mux33~4_combout  & ( (!\rt_match_A~combout  & (\mem_fwd[30]~14_combout )) # (\rt_match_A~combout  & ((\Selector22~3_combout ))) ) ) ) # ( !\rt_match_M~combout  & ( 
// !\Mux33~4_combout  & ( (\rt_match_A~combout  & \Selector22~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\rt_match_A~combout ),
	.datac(!\mem_fwd[30]~14_combout ),
	.datad(!\Selector22~3_combout ),
	.datae(!\rt_match_M~combout ),
	.dataf(!\Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[30]~5 .extended_lut = "off";
defparam \RTval_D[30]~5 .lut_mask = 64'h00330C3FCCFF0C3F;
defparam \RTval_D[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N37
dffeas \RTreg_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[30]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N42
cyclonev_lcell_comb \aluin2_A~4 (
// Equation(s):
// \aluin2_A~4_combout  = ( \aluin2_A[22]_OTERM931  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (\RTreg_A[30]~DUPLICATE_q ) # (\aluin2_A[4]_OTERM307 ) ) ) ) # ( !\aluin2_A[22]_OTERM931  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & 
// \RTreg_A[30]~DUPLICATE_q ) ) ) ) # ( \aluin2_A[22]_OTERM931  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & \RTreg_A[30]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[22]_OTERM931  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( 
// (!\aluin2_A[4]_OTERM307  & \RTreg_A[30]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[4]_OTERM307 ),
	.datad(!\RTreg_A[30]~DUPLICATE_q ),
	.datae(!\aluin2_A[22]_OTERM931 ),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~4 .extended_lut = "off";
defparam \aluin2_A~4 .lut_mask = 64'h00F000F000F00FFF;
defparam \aluin2_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N24
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \aluin2_A~4_combout  & ( alufunc_A[0] & ( (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A~4_combout  & ( alufunc_A[0] & ( (!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ 
// (!\aluin1_A[30]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A~4_combout  & ( !alufunc_A[0] & ( !\alufunc_A[3]~DUPLICATE_q  $ (!\aluin1_A[30]~DUPLICATE_q  $ (\alufunc_A[1]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A~4_combout  & ( !alufunc_A[0] & ( 
// !\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin1_A[30]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!\aluin2_A~4_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h556666996600AA00;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Selector22~0_combout  & ( ((\Selector36~0_combout  & pcpred_A[30])) # (\Selector34~0_combout ) ) ) # ( !\Selector22~0_combout  & ( (\Selector36~0_combout  & pcpred_A[30]) ) )

	.dataa(!\Selector34~0_combout ),
	.datab(!\Selector36~0_combout ),
	.datac(!pcpred_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h0303030357575757;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( !\aluin1_A[23]~DUPLICATE_q  $ (\aluin2_A~11_combout ) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~66  = CARRY(( !\aluin1_A[23]~DUPLICATE_q  $ (\aluin2_A~11_combout ) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~67  = SHARE((\aluin1_A[23]~DUPLICATE_q  & !\aluin2_A~11_combout ))

	.dataa(gnd),
	.datab(!\aluin1_A[23]~DUPLICATE_q ),
	.datac(!\aluin2_A~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(\Add4~71 ),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout(\Add4~67 ));
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( !\aluin1_A[24]~DUPLICATE_q  $ (\aluin2_A~10_combout ) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~62  = CARRY(( !\aluin1_A[24]~DUPLICATE_q  $ (\aluin2_A~10_combout ) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~63  = SHARE((\aluin1_A[24]~DUPLICATE_q  & !\aluin2_A~10_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[24]~DUPLICATE_q ),
	.datad(!\aluin2_A~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(\Add4~67 ),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout(\Add4~63 ));
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N15
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( !aluin1_A[25] $ (\aluin2_A~9_combout ) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~58  = CARRY(( !aluin1_A[25] $ (\aluin2_A~9_combout ) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~59  = SHARE((aluin1_A[25] & !\aluin2_A~9_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[25]),
	.datad(!\aluin2_A~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(\Add4~63 ),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( !\aluin1_A[26]~DUPLICATE_q  $ (\aluin2_A~8_combout ) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~54  = CARRY(( !\aluin1_A[26]~DUPLICATE_q  $ (\aluin2_A~8_combout ) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~55  = SHARE((\aluin1_A[26]~DUPLICATE_q  & !\aluin2_A~8_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[26]~DUPLICATE_q ),
	.datad(!\aluin2_A~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(\Add4~59 ),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N21
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( !aluin1_A[27] $ (\aluin2_A~7_combout ) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~50  = CARRY(( !aluin1_A[27] $ (\aluin2_A~7_combout ) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~51  = SHARE((aluin1_A[27] & !\aluin2_A~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[27]),
	.datad(!\aluin2_A~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(\Add4~55 ),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( !aluin1_A[28] $ (\aluin2_A~6_combout ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~46  = CARRY(( !aluin1_A[28] $ (\aluin2_A~6_combout ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~47  = SHARE((aluin1_A[28] & !\aluin2_A~6_combout ))

	.dataa(gnd),
	.datab(!aluin1_A[28]),
	.datac(gnd),
	.datad(!\aluin2_A~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(\Add4~51 ),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h000033000000CC33;
defparam \Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N27
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( !\aluin2_A~5_combout  $ (aluin1_A[29]) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~42  = CARRY(( !\aluin2_A~5_combout  $ (aluin1_A[29]) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~43  = SHARE((!\aluin2_A~5_combout  & aluin1_A[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~5_combout ),
	.datad(!aluin1_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(\Add4~47 ),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( !\aluin1_A[30]~DUPLICATE_q  $ (\aluin2_A~4_combout ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~38  = CARRY(( !\aluin1_A[30]~DUPLICATE_q  $ (\aluin2_A~4_combout ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~39  = SHARE((\aluin1_A[30]~DUPLICATE_q  & !\aluin2_A~4_combout ))

	.dataa(gnd),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!\aluin2_A~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(\Add4~43 ),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \aluin2_A~8_combout  ) + ( \aluin1_A[26]~DUPLICATE_q  ) + ( \Add3~58  ))
// \Add3~54  = CARRY(( \aluin2_A~8_combout  ) + ( \aluin1_A[26]~DUPLICATE_q  ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[26]~DUPLICATE_q ),
	.datad(!\aluin2_A~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N21
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \aluin2_A~7_combout  ) + ( aluin1_A[27] ) + ( \Add3~54  ))
// \Add3~50  = CARRY(( \aluin2_A~7_combout  ) + ( aluin1_A[27] ) + ( \Add3~54  ))

	.dataa(!aluin1_A[27]),
	.datab(gnd),
	.datac(!\aluin2_A~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \aluin2_A~6_combout  ) + ( aluin1_A[28] ) + ( \Add3~50  ))
// \Add3~46  = CARRY(( \aluin2_A~6_combout  ) + ( aluin1_A[28] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(!\aluin2_A~6_combout ),
	.datac(!aluin1_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N27
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \aluin2_A~5_combout  ) + ( aluin1_A[29] ) + ( \Add3~46  ))
// \Add3~42  = CARRY(( \aluin2_A~5_combout  ) + ( aluin1_A[29] ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[29]),
	.datad(!\aluin2_A~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \aluin2_A~4_combout  ) + ( \aluin1_A[30]~DUPLICATE_q  ) + ( \Add3~42  ))
// \Add3~38  = CARRY(( \aluin2_A~4_combout  ) + ( \aluin1_A[30]~DUPLICATE_q  ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin1_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N57
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \Add4~37_sumout  & ( \Add3~37_sumout  & ( (!\Selector22~5_combout ) # ((\Selector22~1_combout ) # (\Selector22~6_combout )) ) ) ) # ( !\Add4~37_sumout  & ( \Add3~37_sumout  & ( (!\Selector22~5_combout ) # 
// (((\Selector22~6_combout  & !alufunc_A[3])) # (\Selector22~1_combout )) ) ) ) # ( \Add4~37_sumout  & ( !\Add3~37_sumout  & ( (!\Selector22~5_combout ) # (((\Selector22~6_combout  & alufunc_A[3])) # (\Selector22~1_combout )) ) ) ) # ( !\Add4~37_sumout  & ( 
// !\Add3~37_sumout  & ( (!\Selector22~5_combout ) # (\Selector22~1_combout ) ) ) )

	.dataa(!\Selector22~5_combout ),
	.datab(!\Selector22~6_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector22~1_combout ),
	.datae(!\Add4~37_sumout ),
	.dataf(!\Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'hAAFFABFFBAFFBBFF;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N18
cyclonev_lcell_comb \imem~88_Duplicate_246 (
// Equation(s):
// \imem~88_Duplicate_247  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(!\imem~74_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_247 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_246 .extended_lut = "off";
defparam \imem~88_Duplicate_246 .lut_mask = 64'h000000FF000000FF;
defparam \imem~88_Duplicate_246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N48
cyclonev_lcell_comb \imem~89_Duplicate_244 (
// Equation(s):
// \imem~89_Duplicate_245  = ( \imem~0_combout  & ( \imem~70_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_245 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_244 .extended_lut = "off";
defparam \imem~89_Duplicate_244 .lut_mask = 64'h000000000000FFFF;
defparam \imem~89_Duplicate_244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N18
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[13][30]~q  & ( \imem~89_Duplicate_245  & ( (!\imem~87_combout ) # (\regs[5][30]~q ) ) ) ) # ( !\regs[13][30]~q  & ( \imem~89_Duplicate_245  & ( (\regs[5][30]~q  & \imem~87_combout ) ) ) ) # ( \regs[13][30]~q  & ( 
// !\imem~89_Duplicate_245  & ( (!\imem~87_combout  & ((\regs[9][30]~q ))) # (\imem~87_combout  & (\regs[1][30]~q )) ) ) ) # ( !\regs[13][30]~q  & ( !\imem~89_Duplicate_245  & ( (!\imem~87_combout  & ((\regs[9][30]~q ))) # (\imem~87_combout  & 
// (\regs[1][30]~q )) ) ) )

	.dataa(!\regs[1][30]~q ),
	.datab(!\regs[9][30]~q ),
	.datac(!\regs[5][30]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[13][30]~q ),
	.dataf(!\imem~89_Duplicate_245 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N6
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[4][30]~q  & ( \imem~89_Duplicate_245  & ( (\imem~87_combout ) # (\regs[12][30]~q ) ) ) ) # ( !\regs[4][30]~q  & ( \imem~89_Duplicate_245  & ( (\regs[12][30]~q  & !\imem~87_combout ) ) ) ) # ( \regs[4][30]~q  & ( 
// !\imem~89_Duplicate_245  & ( (!\imem~87_combout  & (\regs[8][30]~q )) # (\imem~87_combout  & ((\regs[0][30]~q ))) ) ) ) # ( !\regs[4][30]~q  & ( !\imem~89_Duplicate_245  & ( (!\imem~87_combout  & (\regs[8][30]~q )) # (\imem~87_combout  & ((\regs[0][30]~q 
// ))) ) ) )

	.dataa(!\regs[8][30]~q ),
	.datab(!\regs[0][30]~q ),
	.datac(!\regs[12][30]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[4][30]~q ),
	.dataf(!\imem~89_Duplicate_245 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N36
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \imem~87_combout  & ( \imem~89_Duplicate_245  & ( \regs[7][30]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_Duplicate_245  & ( \regs[15][30]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_Duplicate_245  & ( \regs[3][30]~q  ) ) ) # ( 
// !\imem~87_combout  & ( !\imem~89_Duplicate_245  & ( \regs[11][30]~q  ) ) )

	.dataa(!\regs[3][30]~q ),
	.datab(!\regs[11][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\regs[7][30]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_Duplicate_245 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N18
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \regs[10][30]~q  & ( \imem~87_combout  & ( (!\imem~89_Duplicate_165  & ((\regs[2][30]~q ))) # (\imem~89_Duplicate_165  & (\regs[6][30]~q )) ) ) ) # ( !\regs[10][30]~q  & ( \imem~87_combout  & ( (!\imem~89_Duplicate_165  & 
// ((\regs[2][30]~q ))) # (\imem~89_Duplicate_165  & (\regs[6][30]~q )) ) ) ) # ( \regs[10][30]~q  & ( !\imem~87_combout  & ( (!\imem~89_Duplicate_165 ) # (\regs[14][30]~q ) ) ) ) # ( !\regs[10][30]~q  & ( !\imem~87_combout  & ( (\regs[14][30]~q  & 
// \imem~89_Duplicate_165 ) ) ) )

	.dataa(!\regs[6][30]~q ),
	.datab(!\regs[14][30]~q ),
	.datac(!\imem~89_Duplicate_165 ),
	.datad(!\regs[2][30]~q ),
	.datae(!\regs[10][30]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N30
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~3_combout  & ( \Mux1~2_combout  & ( ((!\imem~88_Duplicate_247  & ((\Mux1~0_combout ))) # (\imem~88_Duplicate_247  & (\Mux1~1_combout ))) # (\imem~135_combout ) ) ) ) # ( !\Mux1~3_combout  & ( \Mux1~2_combout  & ( 
// (!\imem~135_combout  & ((!\imem~88_Duplicate_247  & ((\Mux1~0_combout ))) # (\imem~88_Duplicate_247  & (\Mux1~1_combout )))) # (\imem~135_combout  & (!\imem~88_Duplicate_247 )) ) ) ) # ( \Mux1~3_combout  & ( !\Mux1~2_combout  & ( (!\imem~135_combout  & 
// ((!\imem~88_Duplicate_247  & ((\Mux1~0_combout ))) # (\imem~88_Duplicate_247  & (\Mux1~1_combout )))) # (\imem~135_combout  & (\imem~88_Duplicate_247 )) ) ) ) # ( !\Mux1~3_combout  & ( !\Mux1~2_combout  & ( (!\imem~135_combout  & ((!\imem~88_Duplicate_247 
//  & ((\Mux1~0_combout ))) # (\imem~88_Duplicate_247  & (\Mux1~1_combout )))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_Duplicate_247 ),
	.datac(!\Mux1~1_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux1~3_combout ),
	.dataf(!\Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \RSval_D[30]~13 (
// Equation(s):
// \RSval_D[30]~13_combout  = ( \Mux1~4_combout  & ( (!\rs_match_A~_Duplicate_3  & ((!\rs_match_M~_Duplicate_2_Duplicate ) # ((\mem_fwd[30]~14_combout )))) # (\rs_match_A~_Duplicate_3  & (((\Selector22~3_combout )))) ) ) # ( !\Mux1~4_combout  & ( 
// (!\rs_match_A~_Duplicate_3  & (\rs_match_M~_Duplicate_2_Duplicate  & ((\mem_fwd[30]~14_combout )))) # (\rs_match_A~_Duplicate_3  & (((\Selector22~3_combout )))) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(!\rs_match_M~_Duplicate_2_Duplicate ),
	.datac(!\Selector22~3_combout ),
	.datad(!\mem_fwd[30]~14_combout ),
	.datae(gnd),
	.dataf(!\Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[30]~13 .extended_lut = "off";
defparam \RSval_D[30]~13 .lut_mask = 64'h052705278DAF8DAF;
defparam \RSval_D[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \aluin1_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[30]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N21
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \aluin2_A~31_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) # ( !\aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & ((\aluin1_A[30]~DUPLICATE_q ))) # (\aluin2_A~30_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin1_A[30]~DUPLICATE_q ),
	.datad(!\aluin2_A~30_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h0F550F5555555555;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[25] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[23]~DUPLICATE_q  ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// \aluin1_A[24]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[22] ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!\aluin1_A[23]~DUPLICATE_q ),
	.datac(!aluin1_A[25]),
	.datad(!\aluin1_A[24]~DUPLICATE_q ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( aluin1_A[29] & ( \aluin2_A~30_combout  & ( (aluin1_A[28]) # (\aluin2_A~31_combout ) ) ) ) # ( !aluin1_A[29] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & aluin1_A[28]) ) ) ) # ( aluin1_A[29] & ( !\aluin2_A~30_combout 
//  & ( (!\aluin2_A~31_combout  & (aluin1_A[26])) # (\aluin2_A~31_combout  & ((\aluin1_A[27]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[29] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[26])) # (\aluin2_A~31_combout  & 
// ((\aluin1_A[27]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!\aluin1_A[27]~DUPLICATE_q ),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[28]),
	.datae(!aluin1_A[29]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h5353535300F00FFF;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \aluin2_A~28_combout  & ( \ShiftRight0~32_combout  & ( (!\aluin2_A~29_combout ) # (\ShiftRight0~33_combout ) ) ) ) # ( !\aluin2_A~28_combout  & ( \ShiftRight0~32_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~38_combout 
// )) # (\aluin2_A~29_combout  & ((\ShiftRight0~31_combout ))) ) ) ) # ( \aluin2_A~28_combout  & ( !\ShiftRight0~32_combout  & ( (\aluin2_A~29_combout  & \ShiftRight0~33_combout ) ) ) ) # ( !\aluin2_A~28_combout  & ( !\ShiftRight0~32_combout  & ( 
// (!\aluin2_A~29_combout  & (\ShiftRight0~38_combout )) # (\aluin2_A~29_combout  & ((\ShiftRight0~31_combout ))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\ShiftRight0~38_combout ),
	.datac(!\ShiftRight0~33_combout ),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!\aluin2_A~28_combout ),
	.dataf(!\ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h227705052277AFAF;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~43_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & \Selector30~1_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~43_combout  & ( (\Selector30~1_combout  & ((!\aluin2_A~27_combout 
// ) # (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~43_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & \Selector30~1_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftRight0~43_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & 
// (\Selector30~1_combout  & \aluin2_A~27_combout )) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\Selector30~1_combout ),
	.datac(!\aluin2_A~27_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h0101111131311111;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \Selector34~5 (
// Equation(s):
// \Selector34~5_combout  = ( !\Selector34~3_combout  & ( (!\Selector36~0_combout  & ((!\Selector34~0_combout ) # ((!\Selector34~1_combout )))) # (\Selector36~0_combout  & (!pcpred_A[18] & ((!\Selector34~0_combout ) # (!\Selector34~1_combout )))) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(!pcpred_A[18]),
	.datad(!\Selector34~1_combout ),
	.datae(gnd),
	.dataf(!\Selector34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~5 .extended_lut = "off";
defparam \Selector34~5 .lut_mask = 64'hFAC8FAC800000000;
defparam \Selector34~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \Selector34~2_Duplicate (
// Equation(s):
// \Selector34~2_Duplicate_7  = ( \Add3~117_sumout  & ( \Selector34~5_combout  & ( (((\Selector31~1_combout  & \Add4~117_sumout )) # (\Selector34~4_combout )) # (\Selector31~0_combout ) ) ) ) # ( !\Add3~117_sumout  & ( \Selector34~5_combout  & ( 
// ((\Selector31~1_combout  & \Add4~117_sumout )) # (\Selector34~4_combout ) ) ) ) # ( \Add3~117_sumout  & ( !\Selector34~5_combout  ) ) # ( !\Add3~117_sumout  & ( !\Selector34~5_combout  ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Add4~117_sumout ),
	.datad(!\Selector34~4_combout ),
	.datae(!\Add3~117_sumout ),
	.dataf(!\Selector34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2_Duplicate .extended_lut = "off";
defparam \Selector34~2_Duplicate .lut_mask = 64'hFFFFFFFF05FF37FF;
defparam \Selector34~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N27
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[4][18]~q  & ( \imem~89_combout  & ( (\imem~87_combout ) # (\regs[12][18]~q ) ) ) ) # ( !\regs[4][18]~q  & ( \imem~89_combout  & ( (\regs[12][18]~q  & !\imem~87_combout ) ) ) ) # ( \regs[4][18]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & (\regs[8][18]~q )) # (\imem~87_combout  & ((\regs[0][18]~q ))) ) ) ) # ( !\regs[4][18]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & (\regs[8][18]~q )) # (\imem~87_combout  & ((\regs[0][18]~q ))) ) ) )

	.dataa(!\regs[12][18]~q ),
	.datab(!\regs[8][18]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[0][18]~q ),
	.datae(!\regs[4][18]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N9
cyclonev_lcell_comb \imem~89_Duplicate_211 (
// Equation(s):
// \imem~89_Duplicate_212  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_212 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_211 .extended_lut = "off";
defparam \imem~89_Duplicate_211 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~89_Duplicate_211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N0
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \regs[11][18]~q  & ( \imem~89_Duplicate_212  & ( (!\imem~87_combout  & (\regs[15][18]~q )) # (\imem~87_combout  & ((\regs[7][18]~q ))) ) ) ) # ( !\regs[11][18]~q  & ( \imem~89_Duplicate_212  & ( (!\imem~87_combout  & (\regs[15][18]~q 
// )) # (\imem~87_combout  & ((\regs[7][18]~q ))) ) ) ) # ( \regs[11][18]~q  & ( !\imem~89_Duplicate_212  & ( (!\imem~87_combout ) # (\regs[3][18]~q ) ) ) ) # ( !\regs[11][18]~q  & ( !\imem~89_Duplicate_212  & ( (\regs[3][18]~q  & \imem~87_combout ) ) ) )

	.dataa(!\regs[15][18]~q ),
	.datab(!\regs[3][18]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[7][18]~q ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\imem~89_Duplicate_212 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \regs[13][18]~q  & ( \imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & ((\regs[1][18]~q ))) # (\imem~89_Duplicate_168  & (\regs[5][18]~q )) ) ) ) # ( !\regs[13][18]~q  & ( \imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & 
// ((\regs[1][18]~q ))) # (\imem~89_Duplicate_168  & (\regs[5][18]~q )) ) ) ) # ( \regs[13][18]~q  & ( !\imem~87_Duplicate_166  & ( (\imem~89_Duplicate_168 ) # (\regs[9][18]~q ) ) ) ) # ( !\regs[13][18]~q  & ( !\imem~87_Duplicate_166  & ( (\regs[9][18]~q  & 
// !\imem~89_Duplicate_168 ) ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!\regs[5][18]~q ),
	.datac(!\regs[1][18]~q ),
	.datad(!\imem~89_Duplicate_168 ),
	.datae(!\regs[13][18]~q ),
	.dataf(!\imem~87_Duplicate_166 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N42
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \regs[14][18]~q  & ( \imem~89_combout  & ( (!\imem~87_combout ) # (\regs[6][18]~q ) ) ) ) # ( !\regs[14][18]~q  & ( \imem~89_combout  & ( (\regs[6][18]~q  & \imem~87_combout ) ) ) ) # ( \regs[14][18]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & (\regs[10][18]~q )) # (\imem~87_combout  & ((\regs[2][18]~q ))) ) ) ) # ( !\regs[14][18]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & (\regs[10][18]~q )) # (\imem~87_combout  & ((\regs[2][18]~q ))) ) ) )

	.dataa(!\regs[6][18]~q ),
	.datab(!\regs[10][18]~q ),
	.datac(!\regs[2][18]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N18
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~1_combout  & ( \Mux13~2_combout  & ( (!\imem~135_combout  & (((\Mux13~0_combout )) # (\imem~88_Duplicate_200 ))) # (\imem~135_combout  & ((!\imem~88_Duplicate_200 ) # ((\Mux13~3_combout )))) ) ) ) # ( !\Mux13~1_combout  & ( 
// \Mux13~2_combout  & ( (!\imem~135_combout  & (!\imem~88_Duplicate_200  & (\Mux13~0_combout ))) # (\imem~135_combout  & ((!\imem~88_Duplicate_200 ) # ((\Mux13~3_combout )))) ) ) ) # ( \Mux13~1_combout  & ( !\Mux13~2_combout  & ( (!\imem~135_combout  & 
// (((\Mux13~0_combout )) # (\imem~88_Duplicate_200 ))) # (\imem~135_combout  & (\imem~88_Duplicate_200  & ((\Mux13~3_combout )))) ) ) ) # ( !\Mux13~1_combout  & ( !\Mux13~2_combout  & ( (!\imem~135_combout  & (!\imem~88_Duplicate_200  & (\Mux13~0_combout 
// ))) # (\imem~135_combout  & (\imem~88_Duplicate_200  & ((\Mux13~3_combout )))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_Duplicate_200 ),
	.datac(!\Mux13~0_combout ),
	.datad(!\Mux13~3_combout ),
	.datae(!\Mux13~1_combout ),
	.dataf(!\Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N9
cyclonev_lcell_comb \RSval_D[18]~26 (
// Equation(s):
// \RSval_D[18]~26_combout  = ( \rs_match_M~_Duplicate_2  & ( \Mux13~4_combout  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[18]~34_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector34~2_Duplicate_7 ))) ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( 
// \Mux13~4_combout  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector34~2_Duplicate_7 ) ) ) ) # ( \rs_match_M~_Duplicate_2  & ( !\Mux13~4_combout  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[18]~34_combout )) # (\rs_match_A~_Duplicate_3  & 
// ((\Selector34~2_Duplicate_7 ))) ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( !\Mux13~4_combout  & ( (\Selector34~2_Duplicate_7  & \rs_match_A~_Duplicate_3 ) ) ) )

	.dataa(gnd),
	.datab(!\mem_fwd[18]~34_combout ),
	.datac(!\Selector34~2_Duplicate_7 ),
	.datad(!\rs_match_A~_Duplicate_3 ),
	.datae(!\rs_match_M~_Duplicate_2 ),
	.dataf(!\Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[18]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[18]~26 .extended_lut = "off";
defparam \RSval_D[18]~26 .lut_mask = 64'h000F330FFF0F330F;
defparam \RSval_D[18]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N26
dffeas \aluin1_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[18]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18] .is_wysiwyg = "true";
defparam \aluin1_A[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( !\aluin2_A~12_combout  $ (aluin1_A[22]) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~70  = CARRY(( !\aluin2_A~12_combout  $ (aluin1_A[22]) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~71  = SHARE((!\aluin2_A~12_combout  & aluin1_A[22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~12_combout ),
	.datad(!aluin1_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(\Add4~75 ),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout(\Add4~71 ));
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N33
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( !\ShiftRight0~5_combout  & ( (!alufunc_A[0] & (!\aluin2_A~27_combout  & \ShiftLeft0~12_combout )) ) )

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h00A000A000000000;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N15
cyclonev_lcell_comb \aluin2_A~30_Duplicate (
// Equation(s):
// \aluin2_A~30_Duplicate_36  = ( \RTval_D[1]~31_combout  & ( (!\aluin2_A[4]_OTERM307 ) # ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~30_OTERM515_OTERM691DUPLICATE_q )) ) ) # ( !\RTval_D[1]~31_combout  & ( (\aluin2_A[4]_OTERM307  & 
// ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~30_OTERM515_OTERM691DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datad(!\aluin2_A~30_OTERM515_OTERM691DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RTval_D[1]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~30_Duplicate_36 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~30_Duplicate .extended_lut = "off";
defparam \aluin2_A~30_Duplicate .lut_mask = 64'h30333033FCFFFCFF;
defparam \aluin2_A~30_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( aluin1_A[25] & ( \aluin2_A~30_Duplicate_36  & ( (\aluin2_A~31_combout ) # (aluin1_A[26]) ) ) ) # ( !aluin1_A[25] & ( \aluin2_A~30_Duplicate_36  & ( (aluin1_A[26] & !\aluin2_A~31_combout ) ) ) ) # ( aluin1_A[25] & ( 
// !\aluin2_A~30_Duplicate_36  & ( (!\aluin2_A~31_combout  & (aluin1_A[28])) # (\aluin2_A~31_combout  & ((\aluin1_A[27]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[25] & ( !\aluin2_A~30_Duplicate_36  & ( (!\aluin2_A~31_combout  & (aluin1_A[28])) # 
// (\aluin2_A~31_combout  & ((\aluin1_A[27]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!aluin1_A[28]),
	.datac(!\aluin2_A~31_combout ),
	.datad(!\aluin1_A[27]~DUPLICATE_q ),
	.datae(!aluin1_A[25]),
	.dataf(!\aluin2_A~30_Duplicate_36 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h303F303F50505F5F;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \aluin1_A[18]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout ) # (aluin1_A[17]) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (\aluin2_A~31_combout  & aluin1_A[17]) ) ) ) # ( 
// \aluin1_A[18]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[20])) # (\aluin2_A~31_combout  & ((aluin1_A[19]))) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[20])) 
// # (\aluin2_A~31_combout  & ((aluin1_A[19]))) ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!aluin1_A[19]),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[17]),
	.datae(!\aluin1_A[18]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h53535353000FF0FF;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( \aluin2_A~28_combout  & ( \ShiftLeft0~42_combout  & ( (!\aluin2_A~29_combout ) # (\ShiftLeft0~43_combout ) ) ) ) # ( !\aluin2_A~28_combout  & ( \ShiftLeft0~42_combout  & ( (!\aluin2_A~29_combout  & ((\ShiftLeft0~40_combout ))) 
// # (\aluin2_A~29_combout  & (\ShiftLeft0~41_combout )) ) ) ) # ( \aluin2_A~28_combout  & ( !\ShiftLeft0~42_combout  & ( (\aluin2_A~29_combout  & \ShiftLeft0~43_combout ) ) ) ) # ( !\aluin2_A~28_combout  & ( !\ShiftLeft0~42_combout  & ( 
// (!\aluin2_A~29_combout  & ((\ShiftLeft0~40_combout ))) # (\aluin2_A~29_combout  & (\ShiftLeft0~41_combout )) ) ) )

	.dataa(!\ShiftLeft0~41_combout ),
	.datab(!\ShiftLeft0~40_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftLeft0~43_combout ),
	.datae(!\aluin2_A~28_combout ),
	.dataf(!\ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h3535000F3535F0FF;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N15
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( \ShiftLeft0~37_combout  & ( \ShiftLeft0~7_combout  & ( (!\aluin2_A~29_combout ) # ((!\aluin2_A~28_combout  & ((\ShiftLeft0~38_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~6_combout ))) ) ) ) # ( !\ShiftLeft0~37_combout  
// & ( \ShiftLeft0~7_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & ((\ShiftLeft0~38_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~6_combout )))) ) ) ) # ( 
// \ShiftLeft0~37_combout  & ( !\ShiftLeft0~7_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & ((\ShiftLeft0~38_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~6_combout )))) ) ) ) 
// # ( !\ShiftLeft0~37_combout  & ( !\ShiftLeft0~7_combout  & ( (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & ((\ShiftLeft0~38_combout ))) # (\aluin2_A~28_combout  & (\ShiftLeft0~6_combout )))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftLeft0~38_combout ),
	.datae(!\ShiftLeft0~37_combout ),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N15
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \ShiftLeft0~39_combout  & ( \Selector21~1_combout  & ( (((\ShiftRight0~24_combout  & \Selector51~0_combout )) # (\ShiftLeft0~44_combout )) # (\aluin2_A~27_combout ) ) ) ) # ( !\ShiftLeft0~39_combout  & ( \Selector21~1_combout  & 
// ( (!\ShiftRight0~24_combout  & (((!\aluin2_A~27_combout  & \ShiftLeft0~44_combout )))) # (\ShiftRight0~24_combout  & (((!\aluin2_A~27_combout  & \ShiftLeft0~44_combout )) # (\Selector51~0_combout ))) ) ) ) # ( \ShiftLeft0~39_combout  & ( 
// !\Selector21~1_combout  & ( (\ShiftRight0~24_combout  & \Selector51~0_combout ) ) ) ) # ( !\ShiftLeft0~39_combout  & ( !\Selector21~1_combout  & ( (\ShiftRight0~24_combout  & \Selector51~0_combout ) ) ) )

	.dataa(!\ShiftRight0~24_combout ),
	.datab(!\Selector51~0_combout ),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftLeft0~44_combout ),
	.datae(!\ShiftLeft0~39_combout ),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h1111111111F11FFF;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \aluin2_A~6_combout  & ( alufunc_A[0] & ( (!\alufunc_A[3]~DUPLICATE_q  & !alufunc_A[1]) ) ) ) # ( !\aluin2_A~6_combout  & ( alufunc_A[0] & ( (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[28]))) ) ) ) # ( 
// \aluin2_A~6_combout  & ( !alufunc_A[0] & ( !\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[28] $ (alufunc_A[1])) ) ) ) # ( !\aluin2_A~6_combout  & ( !alufunc_A[0] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!aluin1_A[28]) # (!alufunc_A[1]))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!aluin1_A[28]),
	.datac(!alufunc_A[1]),
	.datad(gnd),
	.datae(!\aluin2_A~6_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h565669696060A0A0;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N42
cyclonev_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = ( pcpred_A[28] & ( \Selector25~0_combout  & ( (!\Selector36~0_combout  & ((!\Selector34~0_combout ) # (!\Selector24~0_combout ))) ) ) ) # ( !pcpred_A[28] & ( \Selector25~0_combout  & ( (!\Selector34~0_combout ) # 
// (!\Selector24~0_combout ) ) ) ) # ( pcpred_A[28] & ( !\Selector25~0_combout  & ( (!\Selector21~3_combout  & (!\Selector36~0_combout  & ((!\Selector34~0_combout ) # (!\Selector24~0_combout )))) ) ) ) # ( !pcpred_A[28] & ( !\Selector25~0_combout  & ( 
// (!\Selector21~3_combout  & ((!\Selector34~0_combout ) # (!\Selector24~0_combout ))) ) ) )

	.dataa(!\Selector34~0_combout ),
	.datab(!\Selector21~3_combout ),
	.datac(!\Selector24~0_combout ),
	.datad(!\Selector36~0_combout ),
	.datae(!pcpred_A[28]),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~4 .extended_lut = "off";
defparam \Selector24~4 .lut_mask = 64'hC8C8C800FAFAFA00;
defparam \Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( \ShiftLeft0~39_combout  & ( \Add3~45_sumout  & ( ((\Selector21~1_combout  & ((\aluin2_A~27_combout ) # (\ShiftLeft0~44_combout )))) # (\Selector31~0_combout ) ) ) ) # ( !\ShiftLeft0~39_combout  & ( \Add3~45_sumout  & ( 
// ((\ShiftLeft0~44_combout  & (!\aluin2_A~27_combout  & \Selector21~1_combout ))) # (\Selector31~0_combout ) ) ) ) # ( \ShiftLeft0~39_combout  & ( !\Add3~45_sumout  & ( (\Selector21~1_combout  & ((\aluin2_A~27_combout ) # (\ShiftLeft0~44_combout ))) ) ) ) # 
// ( !\ShiftLeft0~39_combout  & ( !\Add3~45_sumout  & ( (\ShiftLeft0~44_combout  & (!\aluin2_A~27_combout  & \Selector21~1_combout )) ) ) )

	.dataa(!\ShiftLeft0~44_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\Selector31~0_combout ),
	.datad(!\Selector21~1_combout ),
	.datae(!\ShiftLeft0~39_combout ),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h004400770F4F0F7F;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Selector24~4_combout  & ( \Selector24~3_combout  ) ) # ( !\Selector24~4_combout  & ( \Selector24~3_combout  ) ) # ( \Selector24~4_combout  & ( !\Selector24~3_combout  & ( (!\Selector31~1_combout  & (((\Selector25~0_combout  & 
// \Selector24~2_combout )))) # (\Selector31~1_combout  & (((\Selector25~0_combout  & \Selector24~2_combout )) # (\Add4~45_sumout ))) ) ) ) # ( !\Selector24~4_combout  & ( !\Selector24~3_combout  ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Add4~45_sumout ),
	.datac(!\Selector25~0_combout ),
	.datad(!\Selector24~2_combout ),
	.datae(!\Selector24~4_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'hFFFF111FFFFFFFFF;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N8
dffeas \memaddr_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28] .is_wysiwyg = "true";
defparam \memaddr_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N59
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N28
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N56
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C802400880200031810000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N54
cyclonev_lcell_comb \mem_fwd[28]~17 (
// Equation(s):
// \mem_fwd[28]~17_combout  = ( dmem_rtl_0_bypass[85] & ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (((!dmem_rtl_0_bypass[86]) # (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )) # 
// (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~6_combout  & (dmem_rtl_0_bypass[86] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( ((!dmem_rtl_0_bypass[86]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ))) # (\dmem~6_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~6_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & dmem_rtl_0_bypass[86]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~6_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datad(!dmem_rtl_0_bypass[86]),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[28]~17 .extended_lut = "off";
defparam \mem_fwd[28]~17 .lut_mask = 64'h0004FF37008CFFBF;
defparam \mem_fwd[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N39
cyclonev_lcell_comb \mem_fwd[28]~18 (
// Equation(s):
// \mem_fwd[28]~18_combout  = ( \mem_fwd[28]~17_combout  & ( (((memaddr_M[28] & !\ldmem_M~q )) # (\mem_fwd[31]~6_combout )) # (\mem_fwd[29]~1_combout ) ) ) # ( !\mem_fwd[28]~17_combout  & ( ((memaddr_M[28] & !\ldmem_M~q )) # (\mem_fwd[31]~6_combout ) ) )

	.dataa(!\mem_fwd[29]~1_combout ),
	.datab(!memaddr_M[28]),
	.datac(!\mem_fwd[31]~6_combout ),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[28]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[28]~18 .extended_lut = "off";
defparam \mem_fwd[28]~18 .lut_mask = 64'h3F0F3F0F7F5F7F5F;
defparam \mem_fwd[28]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N3
cyclonev_lcell_comb \rs_match_M~_Duplicate_Duplicate_5 (
// Equation(s):
// \rs_match_M~_Duplicate_2_Duplicate_6  = ( destreg_M[2] & ( \imem~89_Duplicate_153  & ( (!\Equal0~0_combout  & (\rs_match_M~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) ) # ( !destreg_M[2] & ( !\imem~89_Duplicate_153  & ( 
// (!\Equal0~0_combout  & (\rs_match_M~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\Equal0~0_combout ),
	.datac(!\imem~88_Duplicate_150 ),
	.datad(!\rs_match_M~0_combout ),
	.datae(!destreg_M[2]),
	.dataf(!\imem~89_Duplicate_153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~_Duplicate_2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~_Duplicate_Duplicate_5 .extended_lut = "off";
defparam \rs_match_M~_Duplicate_Duplicate_5 .lut_mask = 64'h0084000000000084;
defparam \rs_match_M~_Duplicate_Duplicate_5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N15
cyclonev_lcell_comb \imem~88_Duplicate_207 (
// Equation(s):
// \imem~88_Duplicate_208  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_208 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_207 .extended_lut = "off";
defparam \imem~88_Duplicate_207 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~88_Duplicate_207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N33
cyclonev_lcell_comb \imem~89_Duplicate_203 (
// Equation(s):
// \imem~89_Duplicate_204  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_204 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_203 .extended_lut = "off";
defparam \imem~89_Duplicate_203 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~89_Duplicate_203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
cyclonev_lcell_comb \Mux3~2_Duplicate (
// Equation(s):
// \Mux3~2_Duplicate_6  = ( \imem~89_Duplicate_204  & ( \imem~87_combout  & ( \regs[6][28]~q  ) ) ) # ( !\imem~89_Duplicate_204  & ( \imem~87_combout  & ( \regs[2][28]~q  ) ) ) # ( \imem~89_Duplicate_204  & ( !\imem~87_combout  & ( \regs[14][28]~q  ) ) ) # ( 
// !\imem~89_Duplicate_204  & ( !\imem~87_combout  & ( \regs[10][28]~q  ) ) )

	.dataa(!\regs[2][28]~q ),
	.datab(!\regs[10][28]~q ),
	.datac(!\regs[14][28]~q ),
	.datad(!\regs[6][28]~q ),
	.datae(!\imem~89_Duplicate_204 ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2_Duplicate .extended_lut = "off";
defparam \Mux3~2_Duplicate .lut_mask = 64'h33330F0F555500FF;
defparam \Mux3~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[4][28]~q  & ( \imem~89_Duplicate_186  & ( (\imem~87_combout ) # (\regs[12][28]~q ) ) ) ) # ( !\regs[4][28]~q  & ( \imem~89_Duplicate_186  & ( (\regs[12][28]~q  & !\imem~87_combout ) ) ) ) # ( \regs[4][28]~q  & ( 
// !\imem~89_Duplicate_186  & ( (!\imem~87_combout  & (\regs[8][28]~q )) # (\imem~87_combout  & ((\regs[0][28]~q ))) ) ) ) # ( !\regs[4][28]~q  & ( !\imem~89_Duplicate_186  & ( (!\imem~87_combout  & (\regs[8][28]~q )) # (\imem~87_combout  & ((\regs[0][28]~q 
// ))) ) ) )

	.dataa(!\regs[12][28]~q ),
	.datab(!\regs[8][28]~q ),
	.datac(!\regs[0][28]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[4][28]~q ),
	.dataf(!\imem~89_Duplicate_186 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[11][28]~q  & ( \imem~89_Duplicate_165  & ( (!\imem~87_combout  & (\regs[15][28]~q )) # (\imem~87_combout  & ((\regs[7][28]~q ))) ) ) ) # ( !\regs[11][28]~q  & ( \imem~89_Duplicate_165  & ( (!\imem~87_combout  & (\regs[15][28]~q 
// )) # (\imem~87_combout  & ((\regs[7][28]~q ))) ) ) ) # ( \regs[11][28]~q  & ( !\imem~89_Duplicate_165  & ( (!\imem~87_combout ) # (\regs[3][28]~q ) ) ) ) # ( !\regs[11][28]~q  & ( !\imem~89_Duplicate_165  & ( (\regs[3][28]~q  & \imem~87_combout ) ) ) )

	.dataa(!\regs[15][28]~q ),
	.datab(!\regs[7][28]~q ),
	.datac(!\regs[3][28]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\imem~89_Duplicate_165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N30
cyclonev_lcell_comb \imem~89_Duplicate_205 (
// Equation(s):
// \imem~89_Duplicate_206  = ( \imem~0_combout  & ( \imem~70_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_206 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_205 .extended_lut = "off";
defparam \imem~89_Duplicate_205 .lut_mask = 64'h000000000000FFFF;
defparam \imem~89_Duplicate_205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N36
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[13][28]~q  & ( \imem~87_combout  & ( (!\imem~89_Duplicate_206  & (\regs[1][28]~q )) # (\imem~89_Duplicate_206  & ((\regs[5][28]~q ))) ) ) ) # ( !\regs[13][28]~q  & ( \imem~87_combout  & ( (!\imem~89_Duplicate_206  & 
// (\regs[1][28]~q )) # (\imem~89_Duplicate_206  & ((\regs[5][28]~q ))) ) ) ) # ( \regs[13][28]~q  & ( !\imem~87_combout  & ( (\imem~89_Duplicate_206 ) # (\regs[9][28]~q ) ) ) ) # ( !\regs[13][28]~q  & ( !\imem~87_combout  & ( (\regs[9][28]~q  & 
// !\imem~89_Duplicate_206 ) ) ) )

	.dataa(!\regs[9][28]~q ),
	.datab(!\imem~89_Duplicate_206 ),
	.datac(!\regs[1][28]~q ),
	.datad(!\regs[5][28]~q ),
	.datae(!\regs[13][28]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \Mux3~3_combout  & ( \Mux3~1_combout  & ( ((!\imem~135_combout  & ((\Mux3~0_combout ))) # (\imem~135_combout  & (\Mux3~2_Duplicate_6 ))) # (\imem~88_Duplicate_208 ) ) ) ) # ( !\Mux3~3_combout  & ( \Mux3~1_combout  & ( 
// (!\imem~135_combout  & (((\Mux3~0_combout )) # (\imem~88_Duplicate_208 ))) # (\imem~135_combout  & (!\imem~88_Duplicate_208  & (\Mux3~2_Duplicate_6 ))) ) ) ) # ( \Mux3~3_combout  & ( !\Mux3~1_combout  & ( (!\imem~135_combout  & (!\imem~88_Duplicate_208  & 
// ((\Mux3~0_combout )))) # (\imem~135_combout  & (((\Mux3~2_Duplicate_6 )) # (\imem~88_Duplicate_208 ))) ) ) ) # ( !\Mux3~3_combout  & ( !\Mux3~1_combout  & ( (!\imem~88_Duplicate_208  & ((!\imem~135_combout  & ((\Mux3~0_combout ))) # (\imem~135_combout  & 
// (\Mux3~2_Duplicate_6 )))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_Duplicate_208 ),
	.datac(!\Mux3~2_Duplicate_6 ),
	.datad(!\Mux3~0_combout ),
	.datae(!\Mux3~3_combout ),
	.dataf(!\Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \RSval_D[28]~12 (
// Equation(s):
// \RSval_D[28]~12_combout  = ( \Mux3~4_combout  & ( (!\rs_match_A~_Duplicate_3  & (((!\rs_match_M~_Duplicate_2_Duplicate_6 )) # (\mem_fwd[28]~18_combout ))) # (\rs_match_A~_Duplicate_3  & (((\Selector24~1_combout )))) ) ) # ( !\Mux3~4_combout  & ( 
// (!\rs_match_A~_Duplicate_3  & (\mem_fwd[28]~18_combout  & ((\rs_match_M~_Duplicate_2_Duplicate_6 )))) # (\rs_match_A~_Duplicate_3  & (((\Selector24~1_combout )))) ) )

	.dataa(!\mem_fwd[28]~18_combout ),
	.datab(!\rs_match_A~_Duplicate_3 ),
	.datac(!\Selector24~1_combout ),
	.datad(!\rs_match_M~_Duplicate_2_Duplicate_6 ),
	.datae(gnd),
	.dataf(!\Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[28]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[28]~12 .extended_lut = "off";
defparam \RSval_D[28]~12 .lut_mask = 64'h03470347CF47CF47;
defparam \RSval_D[28]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N47
dffeas \aluin1_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[28]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[28] .is_wysiwyg = "true";
defparam \aluin1_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N10
dffeas \aluin1_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[30]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30] .is_wysiwyg = "true";
defparam \aluin1_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( aluin1_A[29] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & ((aluin1_A[30]))) # (\aluin2_A~31_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[29] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & 
// ((aluin1_A[30]))) # (\aluin2_A~31_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( aluin1_A[29] & ( !\aluin2_A~30_combout  & ( (aluin1_A[28]) # (\aluin2_A~31_combout ) ) ) ) # ( !aluin1_A[29] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & 
// aluin1_A[28]) ) ) )

	.dataa(!\aluin2_A~31_combout ),
	.datab(!\aluin1_A[31]~DUPLICATE_q ),
	.datac(!aluin1_A[28]),
	.datad(!aluin1_A[30]),
	.datae(!aluin1_A[29]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[27] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[25] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// \aluin1_A[26]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[24]~DUPLICATE_q  ) ) )

	.dataa(!aluin1_A[27]),
	.datab(!\aluin1_A[24]~DUPLICATE_q ),
	.datac(!\aluin1_A[26]~DUPLICATE_q ),
	.datad(!aluin1_A[25]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \aluin1_A[31]~DUPLICATE_q  & ( \ShiftRight0~23_combout  & ( ((!\aluin2_A~28_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~24_combout )))) # (\aluin2_A~29_combout ) ) ) ) # ( 
// !\aluin1_A[31]~DUPLICATE_q  & ( \ShiftRight0~23_combout  & ( (!\aluin2_A~28_combout  & (((\aluin2_A~29_combout )) # (\ShiftRight0~22_combout ))) # (\aluin2_A~28_combout  & (((\ShiftRight0~24_combout  & !\aluin2_A~29_combout )))) ) ) ) # ( 
// \aluin1_A[31]~DUPLICATE_q  & ( !\ShiftRight0~23_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~22_combout  & ((!\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & (((\aluin2_A~29_combout ) # (\ShiftRight0~24_combout )))) ) ) ) # ( 
// !\aluin1_A[31]~DUPLICATE_q  & ( !\ShiftRight0~23_combout  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftRight0~22_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~24_combout ))))) ) ) )

	.dataa(!\ShiftRight0~22_combout ),
	.datab(!\ShiftRight0~24_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\aluin1_A[31]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h5300530F53F053FF;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N54
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \ShiftRight0~25_combout  & ( ((!\aluin2_A~27_combout  & !\ShiftRight0~5_combout )) # (\aluin1_A[31]~DUPLICATE_q ) ) ) # ( !\ShiftRight0~25_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & ((\ShiftRight0~5_combout ) # 
// (\aluin2_A~27_combout ))) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h15151515D5D5D5D5;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \aluin2_A~29_combout  & ( \ShiftLeft0~7_combout  & ( (\ShiftLeft0~6_combout  & !\aluin2_A~28_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftLeft0~7_combout  & ( !\aluin2_A~28_combout  ) ) ) # ( \aluin2_A~29_combout  & ( 
// !\ShiftLeft0~7_combout  & ( (\ShiftLeft0~6_combout  & !\aluin2_A~28_combout ) ) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h00004444CCCC4444;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & (\ShiftLeft0~37_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~38_combout )))) ) ) ) # ( !\ShiftLeft0~42_combout 
//  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A~29_combout  & (\ShiftLeft0~37_combout  & ((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\ShiftLeft0~38_combout )))) ) ) ) # ( \ShiftLeft0~42_combout  & ( 
// !\ShiftLeft0~43_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftLeft0~37_combout ))) # (\aluin2_A~29_combout  & (((\ShiftLeft0~38_combout  & \aluin2_A~28_combout )))) ) ) ) # ( !\ShiftLeft0~42_combout  & ( 
// !\ShiftLeft0~43_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~37_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~38_combout ))))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftLeft0~42_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N51
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \ShiftLeft0~56_combout  & ( (\Selector21~1_combout  & ((!\aluin2_A~27_combout ) # (\ShiftLeft0~8_combout ))) ) ) # ( !\ShiftLeft0~56_combout  & ( (\aluin2_A~27_combout  & (\ShiftLeft0~8_combout  & \Selector21~1_combout )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!\Selector21~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N39
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( !\Selector32~1_combout  & ( (!\Selector32~3_combout  & ((!\Selector30~1_combout ) # (!\Selector32~0_combout ))) ) )

	.dataa(!\Selector32~3_combout ),
	.datab(gnd),
	.datac(!\Selector30~1_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Selector32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'hAAA0AAA000000000;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N3
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \Add4~77_sumout  & ( (!\Selector32~4_combout ) # (((\Selector31~0_combout  & \Add3~77_sumout )) # (\Selector31~1_combout )) ) ) # ( !\Add4~77_sumout  & ( (!\Selector32~4_combout ) # ((\Selector31~0_combout  & \Add3~77_sumout )) 
// ) )

	.dataa(!\Selector32~4_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Add3~77_sumout ),
	.datae(gnd),
	.dataf(!\Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'hAABBAABBAFBFAFBF;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \RTval_D[20]~15 (
// Equation(s):
// \RTval_D[20]~15_combout  = ( \rt_match_A~combout  & ( \Selector32~5_combout  ) ) # ( !\rt_match_A~combout  & ( (!\rt_match_M~combout  & (\Mux43~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[20]~103_combout ))) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Mux43~4_combout ),
	.datac(!\Selector32~5_combout ),
	.datad(!\mem_fwd[20]~103_combout ),
	.datae(gnd),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[20]~15 .extended_lut = "off";
defparam \RTval_D[20]~15 .lut_mask = 64'h227722770F0F0F0F;
defparam \RTval_D[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N8
dffeas \RTreg_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[20]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[20] .is_wysiwyg = "true";
defparam \RTreg_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \aluin2_A~14 (
// Equation(s):
// \aluin2_A~14_combout  = ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & ((RTreg_A[20]))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[22]_OTERM931 )) ) ) # ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[20]) ) )

	.dataa(!\aluin2_A[22]_OTERM931 ),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!RTreg_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~14 .extended_lut = "off";
defparam \aluin2_A~14 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \aluin2_A~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( alufunc_A[0] & ( \aluin1_A[23]~DUPLICATE_q  & ( (!alufunc_A[1] & !\alufunc_A[3]~DUPLICATE_q ) ) ) ) # ( !alufunc_A[0] & ( \aluin1_A[23]~DUPLICATE_q  & ( !alufunc_A[1] $ (!\aluin2_A~11_combout  $ (\alufunc_A[3]~DUPLICATE_q )) ) ) 
// ) # ( alufunc_A[0] & ( !\aluin1_A[23]~DUPLICATE_q  & ( (!alufunc_A[1] & (!\aluin2_A~11_combout  $ (!\alufunc_A[3]~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[0] & ( !\aluin1_A[23]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[1]) # 
// (!\aluin2_A~11_combout ))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(gnd),
	.datac(!\aluin2_A~11_combout ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!alufunc_A[0]),
	.dataf(!\aluin1_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h05FA0AA05AA5AA00;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \pcpred_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[23] .is_wysiwyg = "true";
defparam \pcpred_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N57
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector36~0_combout  & ( ((\Selector34~0_combout  & \Selector29~0_combout )) # (pcpred_A[23]) ) ) # ( !\Selector36~0_combout  & ( (\Selector34~0_combout  & \Selector29~0_combout ) ) )

	.dataa(!\Selector34~0_combout ),
	.datab(gnd),
	.datac(!\Selector29~0_combout ),
	.datad(!pcpred_A[23]),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0505050505FF05FF;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N9
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( \aluin1_A[23]~DUPLICATE_q  ) + ( \aluin2_A~11_combout  ) + ( \Add3~70  ))
// \Add3~66  = CARRY(( \aluin1_A[23]~DUPLICATE_q  ) + ( \aluin2_A~11_combout  ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~11_combout ),
	.datad(!\aluin1_A[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( aluin1_A[12] & ( \aluin2_A~31_combout  & ( (\aluin1_A[14]~DUPLICATE_q ) # (\aluin2_A~30_combout ) ) ) ) # ( !aluin1_A[12] & ( \aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & \aluin1_A[14]~DUPLICATE_q ) ) ) ) # ( 
// aluin1_A[12] & ( !\aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & ((aluin1_A[15]))) # (\aluin2_A~30_combout  & (\aluin1_A[13]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[12] & ( !\aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & ((aluin1_A[15]))) # 
// (\aluin2_A~30_combout  & (\aluin1_A[13]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[13]~DUPLICATE_q ),
	.datab(!\aluin2_A~30_combout ),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!aluin1_A[15]),
	.datae(!aluin1_A[12]),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( aluin1_A[10] & ( \aluin2_A~30_Duplicate_36  & ( (!\aluin2_A~31_combout  & ((aluin1_A[9]))) # (\aluin2_A~31_combout  & (\aluin1_A[8]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[10] & ( \aluin2_A~30_Duplicate_36  & ( 
// (!\aluin2_A~31_combout  & ((aluin1_A[9]))) # (\aluin2_A~31_combout  & (\aluin1_A[8]~DUPLICATE_q )) ) ) ) # ( aluin1_A[10] & ( !\aluin2_A~30_Duplicate_36  & ( (aluin1_A[11]) # (\aluin2_A~31_combout ) ) ) ) # ( !aluin1_A[10] & ( !\aluin2_A~30_Duplicate_36  
// & ( (!\aluin2_A~31_combout  & aluin1_A[11]) ) ) )

	.dataa(!\aluin1_A[8]~DUPLICATE_q ),
	.datab(!aluin1_A[9]),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[11]),
	.datae(!aluin1_A[10]),
	.dataf(!\aluin2_A~30_Duplicate_36 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h00F00FFF35353535;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~18_Duplicate_65  & ( \ShiftLeft0~14_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout ) # (\ShiftLeft0~19_Duplicate_64 )))) # (\aluin2_A~28_combout  & (((\aluin2_A~29_combout )) # 
// (\ShiftLeft0~13_combout ))) ) ) ) # ( !\ShiftLeft0~18_Duplicate_65  & ( \ShiftLeft0~14_combout  & ( (!\aluin2_A~28_combout  & (((\ShiftLeft0~19_Duplicate_64  & \aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & (((\aluin2_A~29_combout )) # 
// (\ShiftLeft0~13_combout ))) ) ) ) # ( \ShiftLeft0~18_Duplicate_65  & ( !\ShiftLeft0~14_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout ) # (\ShiftLeft0~19_Duplicate_64 )))) # (\aluin2_A~28_combout  & (\ShiftLeft0~13_combout  & 
// ((!\aluin2_A~29_combout )))) ) ) ) # ( !\ShiftLeft0~18_Duplicate_65  & ( !\ShiftLeft0~14_combout  & ( (!\aluin2_A~28_combout  & (((\ShiftLeft0~19_Duplicate_64  & \aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & (\ShiftLeft0~13_combout  & 
// ((!\aluin2_A~29_combout )))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\ShiftLeft0~19_Duplicate_64 ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftLeft0~18_Duplicate_65 ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h0530F530053FF53F;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N42
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[4]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[6]~DUPLICATE_q  ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & 
// ( aluin1_A[5] ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[7] ) ) )

	.dataa(!aluin1_A[7]),
	.datab(!aluin1_A[5]),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!\aluin1_A[6]~DUPLICATE_q ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h5555333300FF0F0F;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N18
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \ShiftLeft0~3_combout  & ( \ShiftLeft0~4_combout  & ( !\aluin2_A~28_combout  ) ) ) # ( !\ShiftLeft0~3_combout  & ( \ShiftLeft0~4_combout  & ( (!\aluin2_A~28_combout  & !\aluin2_A~29_combout ) ) ) ) # ( \ShiftLeft0~3_combout  & ( 
// !\ShiftLeft0~4_combout  & ( (!\aluin2_A~28_combout  & \aluin2_A~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~28_combout ),
	.datac(gnd),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftLeft0~3_combout ),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h000000CCCC00CCCC;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \Selector29~5 (
// Equation(s):
// \Selector29~5_combout  = ( \aluin2_A~27_combout  & ( \Selector21~1_combout  & ( (!\aluin1_A[31]~DUPLICATE_q  & !\ShiftLeft0~5_combout ) ) ) ) # ( !\aluin2_A~27_combout  & ( \Selector21~1_combout  & ( (!\aluin1_A[31]~DUPLICATE_q  & !\ShiftLeft0~53_combout 
// ) ) ) ) # ( \aluin2_A~27_combout  & ( !\Selector21~1_combout  & ( !\aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~27_combout  & ( !\Selector21~1_combout  & ( !\aluin1_A[31]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\aluin1_A[31]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~53_combout ),
	.datad(!\ShiftLeft0~5_combout ),
	.datae(!\aluin2_A~27_combout ),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~5 .extended_lut = "off";
defparam \Selector29~5 .lut_mask = 64'hCCCCCCCCC0C0CC00;
defparam \Selector29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N33
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( !\ShiftRight0~5_combout  & ( (!\aluin2_A~27_combout  & !\aluin2_A~28_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'hF000F00000000000;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N30
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Selector21~1_combout  & ( \ShiftLeft0~53_combout  & ( (\aluin2_A~27_combout  & ((!\aluin2_A~29_combout  & (!\ShiftRight0~21_combout )) # (\aluin2_A~29_combout  & ((!\ShiftRight0~20_combout ))))) ) ) ) # ( !\Selector21~1_combout 
//  & ( \ShiftLeft0~53_combout  & ( (!\aluin2_A~29_combout  & (!\ShiftRight0~21_combout )) # (\aluin2_A~29_combout  & ((!\ShiftRight0~20_combout ))) ) ) ) # ( \Selector21~1_combout  & ( !\ShiftLeft0~53_combout  & ( (!\aluin2_A~29_combout  & 
// (!\ShiftRight0~21_combout )) # (\aluin2_A~29_combout  & ((!\ShiftRight0~20_combout ))) ) ) ) # ( !\Selector21~1_combout  & ( !\ShiftLeft0~53_combout  & ( (!\aluin2_A~29_combout  & (!\ShiftRight0~21_combout )) # (\aluin2_A~29_combout  & 
// ((!\ShiftRight0~20_combout ))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\ShiftRight0~21_combout ),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\Selector21~1_combout ),
	.dataf(!\ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'hD8D8D8D8D8D800D8;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( \Selector21~1_combout  & ( \Selector29~3_combout  & ( (!\aluin2_A~27_combout  & (\ShiftLeft0~53_combout  & ((!\Selector30~1_combout )))) # (\aluin2_A~27_combout  & (((\ShiftLeft0~5_combout )))) ) ) ) # ( \Selector21~1_combout  & 
// ( !\Selector29~3_combout  & ( ((!\aluin2_A~27_combout  & (\ShiftLeft0~53_combout )) # (\aluin2_A~27_combout  & ((\ShiftLeft0~5_combout )))) # (\Selector30~1_combout ) ) ) ) # ( !\Selector21~1_combout  & ( !\Selector29~3_combout  & ( \Selector30~1_combout  
// ) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!\ShiftLeft0~53_combout ),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\Selector30~1_combout ),
	.datae(!\Selector21~1_combout ),
	.dataf(!\Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "off";
defparam \Selector29~4 .lut_mask = 64'h00FF27FF00002705;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N42
cyclonev_lcell_comb \Selector29~6 (
// Equation(s):
// \Selector29~6_combout  = ( \Selector26~0_combout  & ( \Selector29~4_combout  ) ) # ( !\Selector26~0_combout  & ( \Selector29~4_combout  & ( (!\Selector30~1_combout ) # (!\Selector29~5_combout ) ) ) ) # ( !\Selector26~0_combout  & ( !\Selector29~4_combout  
// & ( (\Selector30~1_combout  & !\Selector29~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector30~1_combout ),
	.datac(!\Selector29~5_combout ),
	.datad(gnd),
	.datae(!\Selector26~0_combout ),
	.dataf(!\Selector29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~6 .extended_lut = "off";
defparam \Selector29~6 .lut_mask = 64'h30300000FCFCFFFF;
defparam \Selector29~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \Add3~65_sumout  & ( \Selector29~6_combout  ) ) # ( !\Add3~65_sumout  & ( \Selector29~6_combout  ) ) # ( \Add3~65_sumout  & ( !\Selector29~6_combout  & ( (((\Add4~65_sumout  & \Selector31~1_combout )) # (\Selector29~1_combout )) 
// # (\Selector31~0_combout ) ) ) ) # ( !\Add3~65_sumout  & ( !\Selector29~6_combout  & ( ((\Add4~65_sumout  & \Selector31~1_combout )) # (\Selector29~1_combout ) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Add4~65_sumout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Selector29~1_combout ),
	.datae(!\Add3~65_sumout ),
	.dataf(!\Selector29~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h03FF57FFFFFFFFFF;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N49
dffeas \memaddr_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23] .is_wysiwyg = "true";
defparam \memaddr_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N50
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N26
dffeas \RTreg_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[23]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[23] .is_wysiwyg = "true";
defparam \RTreg_A[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \wmemval_M[23]~feeder (
// Equation(s):
// \wmemval_M[23]~feeder_combout  = RTreg_A[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!RTreg_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[23]~feeder .extended_lut = "off";
defparam \wmemval_M[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \wmemval_M[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201294451158BC84C8A50000000000000000";
// synopsys translate_on

// Location: FF_X41_Y19_N44
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N42
cyclonev_lcell_comb \mem_fwd[23]~27 (
// Equation(s):
// \mem_fwd[23]~27_combout  = ( dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!dmem_rtl_0_bypass[76]) # (((\dmem~6_combout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (dmem_rtl_0_bypass[76] & (!\dmem~6_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!dmem_rtl_0_bypass[76]) # (((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (dmem_rtl_0_bypass[76] & (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dmem~6_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[76]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[23]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[23]~27 .extended_lut = "off";
defparam \mem_fwd[23]~27 .lut_mask = 64'h1000BAFF1500BFFF;
defparam \mem_fwd[23]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N15
cyclonev_lcell_comb \mem_fwd[23]~28 (
// Equation(s):
// \mem_fwd[23]~28_combout  = ( \mem_fwd[29]~1_combout  & ( \mem_fwd[23]~27_combout  ) ) # ( !\mem_fwd[29]~1_combout  & ( \mem_fwd[23]~27_combout  & ( ((!\ldmem_M~q  & memaddr_M[23])) # (\mem_fwd[31]~6_combout ) ) ) ) # ( \mem_fwd[29]~1_combout  & ( 
// !\mem_fwd[23]~27_combout  & ( ((!\ldmem_M~q  & memaddr_M[23])) # (\mem_fwd[31]~6_combout ) ) ) ) # ( !\mem_fwd[29]~1_combout  & ( !\mem_fwd[23]~27_combout  & ( ((!\ldmem_M~q  & memaddr_M[23])) # (\mem_fwd[31]~6_combout ) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(gnd),
	.datac(!\mem_fwd[31]~6_combout ),
	.datad(!memaddr_M[23]),
	.datae(!\mem_fwd[29]~1_combout ),
	.dataf(!\mem_fwd[23]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[23]~28 .extended_lut = "off";
defparam \mem_fwd[23]~28 .lut_mask = 64'h0FAF0FAF0FAFFFFF;
defparam \mem_fwd[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N35
dffeas \regs[15][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N51
cyclonev_lcell_comb \Mux8~3_Duplicate (
// Equation(s):
// \Mux8~3_Duplicate_6  = ( \imem~135_combout  & ( \imem~88_Duplicate_152  & ( \regs[15][23]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_152  & ( \regs[13][23]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_152  & ( \regs[14][23]~q  ) ) 
// ) # ( !\imem~135_combout  & ( !\imem~88_Duplicate_152  & ( \regs[12][23]~q  ) ) )

	.dataa(!\regs[15][23]~q ),
	.datab(!\regs[12][23]~q ),
	.datac(!\regs[14][23]~q ),
	.datad(!\regs[13][23]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_152 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3_Duplicate .extended_lut = "off";
defparam \Mux8~3_Duplicate .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux8~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \imem~88_Duplicate_223 (
// Equation(s):
// \imem~88_Duplicate_224  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_224 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_223 .extended_lut = "off";
defparam \imem~88_Duplicate_223 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~88_Duplicate_223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \imem~135_combout  & ( \imem~88_Duplicate_224  & ( \regs[3][23]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_224  & ( \regs[1][23]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_224  & ( \regs[2][23]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_Duplicate_224  & ( \regs[0][23]~q  ) ) )

	.dataa(!\regs[0][23]~q ),
	.datab(!\regs[2][23]~q ),
	.datac(!\regs[3][23]~q ),
	.datad(!\regs[1][23]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_224 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \regs[10][23]~q  & ( \imem~88_Duplicate_224  & ( (!\imem~135_combout  & ((\regs[9][23]~q ))) # (\imem~135_combout  & (\regs[11][23]~q )) ) ) ) # ( !\regs[10][23]~q  & ( \imem~88_Duplicate_224  & ( (!\imem~135_combout  & 
// ((\regs[9][23]~q ))) # (\imem~135_combout  & (\regs[11][23]~q )) ) ) ) # ( \regs[10][23]~q  & ( !\imem~88_Duplicate_224  & ( (\imem~135_combout ) # (\regs[8][23]~q ) ) ) ) # ( !\regs[10][23]~q  & ( !\imem~88_Duplicate_224  & ( (\regs[8][23]~q  & 
// !\imem~135_combout ) ) ) )

	.dataa(!\regs[11][23]~q ),
	.datab(!\regs[8][23]~q ),
	.datac(!\regs[9][23]~q ),
	.datad(!\imem~135_combout ),
	.datae(!\regs[10][23]~q ),
	.dataf(!\imem~88_Duplicate_224 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \regs[6][23]~q  & ( \imem~135_combout  & ( (!\imem~88_Duplicate_148 ) # (\regs[7][23]~q ) ) ) ) # ( !\regs[6][23]~q  & ( \imem~135_combout  & ( (\regs[7][23]~q  & \imem~88_Duplicate_148 ) ) ) ) # ( \regs[6][23]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_148  & ((\regs[4][23]~q ))) # (\imem~88_Duplicate_148  & (\regs[5][23]~q )) ) ) ) # ( !\regs[6][23]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_148  & ((\regs[4][23]~q ))) # (\imem~88_Duplicate_148  & 
// (\regs[5][23]~q )) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\regs[7][23]~q ),
	.datac(!\imem~88_Duplicate_148 ),
	.datad(!\regs[4][23]~q ),
	.datae(!\regs[6][23]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~2_combout  & ( \Mux8~1_combout  & ( (!\imem~87_combout  & (((!\imem~89_combout )) # (\Mux8~3_Duplicate_6 ))) # (\imem~87_combout  & (((\Mux8~0_combout ) # (\imem~89_combout )))) ) ) ) # ( !\Mux8~2_combout  & ( \Mux8~1_combout  & 
// ( (!\imem~87_combout  & (\Mux8~3_Duplicate_6  & (\imem~89_combout ))) # (\imem~87_combout  & (((\Mux8~0_combout ) # (\imem~89_combout )))) ) ) ) # ( \Mux8~2_combout  & ( !\Mux8~1_combout  & ( (!\imem~87_combout  & (((!\imem~89_combout )) # 
// (\Mux8~3_Duplicate_6 ))) # (\imem~87_combout  & (((!\imem~89_combout  & \Mux8~0_combout )))) ) ) ) # ( !\Mux8~2_combout  & ( !\Mux8~1_combout  & ( (!\imem~87_combout  & (\Mux8~3_Duplicate_6  & (\imem~89_combout ))) # (\imem~87_combout  & 
// (((!\imem~89_combout  & \Mux8~0_combout )))) ) ) )

	.dataa(!\Mux8~3_Duplicate_6 ),
	.datab(!\imem~87_combout ),
	.datac(!\imem~89_combout ),
	.datad(!\Mux8~0_combout ),
	.datae(!\Mux8~2_combout ),
	.dataf(!\Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \RSval_D[23]~8 (
// Equation(s):
// \RSval_D[23]~8_combout  = ( \Selector29~2_combout  & ( ((!\rs_match_M~_Duplicate_2  & (\Mux8~4_combout )) # (\rs_match_M~_Duplicate_2  & ((\mem_fwd[23]~28_combout )))) # (\rs_match_A~_Duplicate_3 ) ) ) # ( !\Selector29~2_combout  & ( 
// (!\rs_match_A~_Duplicate_3  & ((!\rs_match_M~_Duplicate_2  & (\Mux8~4_combout )) # (\rs_match_M~_Duplicate_2  & ((\mem_fwd[23]~28_combout ))))) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(!\rs_match_M~_Duplicate_2 ),
	.datac(!\Mux8~4_combout ),
	.datad(!\mem_fwd[23]~28_combout ),
	.datae(gnd),
	.dataf(!\Selector29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[23]~8 .extended_lut = "off";
defparam \RSval_D[23]~8 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RSval_D[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N38
dffeas \aluin1_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23] .is_wysiwyg = "true";
defparam \aluin1_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N39
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[23] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[21] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[22] ) ) ) # ( 
// !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[20] ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!aluin1_A[22]),
	.datac(!aluin1_A[21]),
	.datad(!aluin1_A[23]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h555533330F0F00FF;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[19] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( \aluin1_A[18]~DUPLICATE_q  ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( 
// aluin1_A[17] ) ) ) # ( !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[16] ) ) )

	.dataa(!aluin1_A[19]),
	.datab(!aluin1_A[17]),
	.datac(!\aluin1_A[18]~DUPLICATE_q ),
	.datad(!aluin1_A[16]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h00FF33330F0F5555;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N48
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \ShiftRight0~24_combout  & ( \ShiftRight0~29_combout  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout ) # ((\ShiftRight0~23_combout )))) # (\aluin2_A~29_combout  & (((\ShiftRight0~22_combout )) # (\aluin2_A~28_combout 
// ))) ) ) ) # ( !\ShiftRight0~24_combout  & ( \ShiftRight0~29_combout  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout ) # ((\ShiftRight0~23_combout )))) # (\aluin2_A~29_combout  & (!\aluin2_A~28_combout  & (\ShiftRight0~22_combout ))) ) ) ) # ( 
// \ShiftRight0~24_combout  & ( !\ShiftRight0~29_combout  & ( (!\aluin2_A~29_combout  & (\aluin2_A~28_combout  & ((\ShiftRight0~23_combout )))) # (\aluin2_A~29_combout  & (((\ShiftRight0~22_combout )) # (\aluin2_A~28_combout ))) ) ) ) # ( 
// !\ShiftRight0~24_combout  & ( !\ShiftRight0~29_combout  & ( (!\aluin2_A~29_combout  & (\aluin2_A~28_combout  & ((\ShiftRight0~23_combout )))) # (\aluin2_A~29_combout  & (!\aluin2_A~28_combout  & (\ShiftRight0~22_combout ))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h042615378CAE9DBF;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~51_combout  & ( (aluin1_A[31] & \Selector30~1_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~51_combout  & ( (\Selector30~1_combout  & ((!\aluin2_A~27_combout ) # 
// (aluin1_A[31]))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~51_combout  & ( (aluin1_A[31] & \Selector30~1_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftRight0~51_combout  & ( (\aluin2_A~27_combout  & (aluin1_A[31] & 
// \Selector30~1_combout )) ) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\Selector30~1_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h010103030B0B0303;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( \Selector36~1_combout  & ( !\Selector36~3_combout  & ( (!\Selector34~0_combout  & ((!\Selector36~0_combout ) # (!pcpred_A[16]))) ) ) ) # ( !\Selector36~1_combout  & ( !\Selector36~3_combout  & ( (!\Selector36~0_combout ) # 
// (!pcpred_A[16]) ) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(gnd),
	.datad(!pcpred_A[16]),
	.datae(!\Selector36~1_combout ),
	.dataf(!\Selector36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'hFFAACC8800000000;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N48
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( \aluin2_A~18_combout  ) + ( aluin1_A[16] ) + ( \Add3~106  ))
// \Add3~102  = CARRY(( \aluin2_A~18_combout  ) + ( aluin1_A[16] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(!aluin1_A[16]),
	.datac(gnd),
	.datad(!\aluin2_A~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \Selector36~5_combout  & ( \Add3~101_sumout  & ( (((\Selector31~1_combout  & \Add4~101_sumout )) # (\Selector36~4_combout )) # (\Selector31~0_combout ) ) ) ) # ( !\Selector36~5_combout  & ( \Add3~101_sumout  ) ) # ( 
// \Selector36~5_combout  & ( !\Add3~101_sumout  & ( ((\Selector31~1_combout  & \Add4~101_sumout )) # (\Selector36~4_combout ) ) ) ) # ( !\Selector36~5_combout  & ( !\Add3~101_sumout  ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector36~4_combout ),
	.datad(!\Add4~101_sumout ),
	.datae(!\Selector36~5_combout ),
	.dataf(!\Add3~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'hFFFF0F5FFFFF3F7F;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N41
dffeas \regs[1][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N8
dffeas \regs[9][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N53
dffeas \regs[5][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N38
dffeas \regs[13][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[13][16]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[9][16]~q ))) # (\imem~16_combout  & (\regs[1][16]~q )) ) ) ) # ( !\regs[13][16]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[9][16]~q ))) # 
// (\imem~16_combout  & (\regs[1][16]~q )) ) ) ) # ( \regs[13][16]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout ) # (\regs[5][16]~q ) ) ) ) # ( !\regs[13][16]~q  & ( !\imem~13_combout  & ( (\imem~16_combout  & \regs[5][16]~q ) ) ) )

	.dataa(!\regs[1][16]~q ),
	.datab(!\regs[9][16]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[5][16]~q ),
	.datae(!\regs[13][16]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N21
cyclonev_lcell_comb \regs[8][16]~feeder (
// Equation(s):
// \regs[8][16]~feeder_combout  = ( \mem_fwd[16]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[16]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][16]~feeder .extended_lut = "off";
defparam \regs[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \regs[8][16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N58
dffeas \regs[0][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N44
dffeas \regs[4][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N2
dffeas \regs[12][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N0
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[12][16]~q  & ( \imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243  & (\regs[8][16]~DUPLICATE_q )) # (\imem~16_Duplicate_243  & ((\regs[0][16]~q ))) ) ) ) # ( !\regs[12][16]~q  & ( \imem~13_Duplicate_241  & ( 
// (!\imem~16_Duplicate_243  & (\regs[8][16]~DUPLICATE_q )) # (\imem~16_Duplicate_243  & ((\regs[0][16]~q ))) ) ) ) # ( \regs[12][16]~q  & ( !\imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243 ) # (\regs[4][16]~q ) ) ) ) # ( !\regs[12][16]~q  & ( 
// !\imem~13_Duplicate_241  & ( (\regs[4][16]~q  & \imem~16_Duplicate_243 ) ) ) )

	.dataa(!\regs[8][16]~DUPLICATE_q ),
	.datab(!\regs[0][16]~q ),
	.datac(!\regs[4][16]~q ),
	.datad(!\imem~16_Duplicate_243 ),
	.datae(!\regs[12][16]~q ),
	.dataf(!\imem~13_Duplicate_241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N56
dffeas \regs[10][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N34
dffeas \regs[6][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N56
dffeas \regs[2][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N49
dffeas \regs[14][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N48
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \regs[14][16]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & (\regs[6][16]~q )) # (\imem~13_combout  & ((\regs[2][16]~q ))) ) ) ) # ( !\regs[14][16]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & (\regs[6][16]~q )) # 
// (\imem~13_combout  & ((\regs[2][16]~q ))) ) ) ) # ( \regs[14][16]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout ) # (\regs[10][16]~q ) ) ) ) # ( !\regs[14][16]~q  & ( !\imem~16_combout  & ( (\regs[10][16]~q  & \imem~13_combout ) ) ) )

	.dataa(!\regs[10][16]~q ),
	.datab(!\regs[6][16]~q ),
	.datac(!\regs[2][16]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N2
dffeas \regs[3][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N59
dffeas \regs[15][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mem_fwd[16]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \regs[11][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N55
dffeas \regs[7][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N30
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \regs[7][16]~q  & ( \imem~16_combout  & ( (!\imem~13_combout ) # (\regs[3][16]~q ) ) ) ) # ( !\regs[7][16]~q  & ( \imem~16_combout  & ( (\regs[3][16]~q  & \imem~13_combout ) ) ) ) # ( \regs[7][16]~q  & ( !\imem~16_combout  & ( 
// (!\imem~13_combout  & (\regs[15][16]~q )) # (\imem~13_combout  & ((\regs[11][16]~q ))) ) ) ) # ( !\regs[7][16]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout  & (\regs[15][16]~q )) # (\imem~13_combout  & ((\regs[11][16]~q ))) ) ) )

	.dataa(!\regs[3][16]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[15][16]~q ),
	.datad(!\regs[11][16]~q ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N24
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \imem~17_combout  & ( \imem~18_combout  & ( \Mux47~2_combout  ) ) ) # ( !\imem~17_combout  & ( \imem~18_combout  & ( \Mux47~0_combout  ) ) ) # ( \imem~17_combout  & ( !\imem~18_combout  & ( \Mux47~3_combout  ) ) ) # ( 
// !\imem~17_combout  & ( !\imem~18_combout  & ( \Mux47~1_combout  ) ) )

	.dataa(!\Mux47~1_combout ),
	.datab(!\Mux47~0_combout ),
	.datac(!\Mux47~2_combout ),
	.datad(!\Mux47~3_combout ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \RTval_D[16]~19 (
// Equation(s):
// \RTval_D[16]~19_combout  = ( \Mux47~4_combout  & ( (!\rt_match_A~combout  & (((!\rt_match_M~combout )) # (\mem_fwd[16]~35_combout ))) # (\rt_match_A~combout  & (((\Selector36~2_combout )))) ) ) # ( !\Mux47~4_combout  & ( (!\rt_match_A~combout  & 
// (\mem_fwd[16]~35_combout  & (\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector36~2_combout )))) ) )

	.dataa(!\mem_fwd[16]~35_combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\rt_match_A~combout ),
	.datad(!\Selector36~2_combout ),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[16]~19 .extended_lut = "off";
defparam \RTval_D[16]~19 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \RTval_D[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N37
dffeas \RTreg_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[16]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[16] .is_wysiwyg = "true";
defparam \RTreg_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \aluin2_A~18 (
// Equation(s):
// \aluin2_A~18_combout  = ( \aluin2_A[4]_OTERM307  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( \aluin2_A[22]_OTERM931  ) ) ) # ( !\aluin2_A[4]_OTERM307  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( RTreg_A[16] ) ) ) # ( !\aluin2_A[4]_OTERM307  & ( 
// !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( RTreg_A[16] ) ) )

	.dataa(!\aluin2_A[22]_OTERM931 ),
	.datab(gnd),
	.datac(!RTreg_A[16]),
	.datad(gnd),
	.datae(!\aluin2_A[4]_OTERM307 ),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~18 .extended_lut = "off";
defparam \aluin2_A~18 .lut_mask = 64'h0F0F00000F0F5555;
defparam \aluin2_A~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( \aluin2_A~27_combout  & ( \Add3~97_sumout  & ( ((\ShiftLeft0~12_combout  & (\Selector21~1_combout  & \ShiftLeft0~0_combout ))) # (\Selector31~0_combout ) ) ) ) # ( !\aluin2_A~27_combout  & ( \Add3~97_sumout  & ( 
// \Selector31~0_combout  ) ) ) # ( \aluin2_A~27_combout  & ( !\Add3~97_sumout  & ( (\ShiftLeft0~12_combout  & (\Selector21~1_combout  & \ShiftLeft0~0_combout )) ) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!\Selector21~1_combout ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\Selector31~0_combout ),
	.datae(!\aluin2_A~27_combout ),
	.dataf(!\Add3~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "off";
defparam \Selector35~4 .lut_mask = 64'h0000010100FF01FF;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N47
dffeas \pcpred_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[17] .is_wysiwyg = "true";
defparam \pcpred_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( alufunc_A[0] & ( (!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A~17_combout  & !aluin1_A[17]))))) ) ) # ( !alufunc_A[0] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A~17_combout  & ((!aluin1_A[17]) # 
// (!\alufunc_A[1]~DUPLICATE_q ))) # (\aluin2_A~17_combout  & (!aluin1_A[17] $ (\alufunc_A[1]~DUPLICATE_q ))))) ) )

	.dataa(!\aluin2_A~17_combout ),
	.datab(!aluin1_A[17]),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h16E916E970807080;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N27
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = (!\Selector36~0_combout  & (\Selector34~0_combout  & ((\Selector35~0_combout )))) # (\Selector36~0_combout  & (((\Selector34~0_combout  & \Selector35~0_combout )) # (pcpred_A[17])))

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(!pcpred_A[17]),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h0537053705370537;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N57
cyclonev_lcell_comb \Selector35~5 (
// Equation(s):
// \Selector35~5_combout  = ( !\Selector35~1_combout  & ( \Selector30~1_combout  & ( (!aluin1_A[31]) # (!\aluin2_A~27_combout ) ) ) ) # ( !\Selector35~1_combout  & ( !\Selector30~1_combout  ) )

	.dataa(gnd),
	.datab(!aluin1_A[31]),
	.datac(!\aluin2_A~27_combout ),
	.datad(gnd),
	.datae(!\Selector35~1_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~5 .extended_lut = "off";
defparam \Selector35~5 .lut_mask = 64'hFFFF0000FCFC0000;
defparam \Selector35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[20] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[19] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( 
// \aluin1_A[18]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[17] ) ) )

	.dataa(!\aluin1_A[18]~DUPLICATE_q ),
	.datab(!aluin1_A[19]),
	.datac(!aluin1_A[17]),
	.datad(!aluin1_A[20]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h0F0F5555333300FF;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~7_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout ) # (\ShiftRight0~13_combout )))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftRight0~8_combout ))) ) 
// ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~7_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout ) # (\ShiftRight0~13_combout )))) # (\aluin2_A~29_combout  & (\ShiftRight0~8_combout  & ((\aluin2_A~28_combout )))) ) ) ) # ( 
// \ShiftRight0~6_combout  & ( !\ShiftRight0~7_combout  & ( (!\aluin2_A~29_combout  & (((\ShiftRight0~13_combout  & !\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftRight0~8_combout ))) ) ) ) # ( 
// !\ShiftRight0~6_combout  & ( !\ShiftRight0~7_combout  & ( (!\aluin2_A~29_combout  & (((\ShiftRight0~13_combout  & !\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (\ShiftRight0~8_combout  & ((\aluin2_A~28_combout )))) ) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h30053F0530F53FF5;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( aluin1_A[16] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[15])) # (\aluin2_A~31_combout  & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[16] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & 
// (aluin1_A[15])) # (\aluin2_A~31_combout  & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[16] & ( !\aluin2_A~30_combout  & ( (aluin1_A[17]) # (\aluin2_A~31_combout ) ) ) ) # ( !aluin1_A[16] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & 
// aluin1_A[17]) ) ) )

	.dataa(!\aluin2_A~31_combout ),
	.datab(!aluin1_A[15]),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!aluin1_A[17]),
	.datae(!aluin1_A[16]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h00AA55FF27272727;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~29_combout  & ( \ShiftLeft0~1_combout  & ( ((!\aluin2_A~28_combout  & (\ShiftLeft0~35_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~30_combout )))) # (\aluin2_A~29_combout ) ) ) ) # ( !\ShiftLeft0~29_combout  
// & ( \ShiftLeft0~1_combout  & ( (!\aluin2_A~28_combout  & (\ShiftLeft0~35_combout  & ((!\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & (((\aluin2_A~29_combout ) # (\ShiftLeft0~30_combout )))) ) ) ) # ( \ShiftLeft0~29_combout  & ( 
// !\ShiftLeft0~1_combout  & ( (!\aluin2_A~28_combout  & (((\aluin2_A~29_combout )) # (\ShiftLeft0~35_combout ))) # (\aluin2_A~28_combout  & (((\ShiftLeft0~30_combout  & !\aluin2_A~29_combout )))) ) ) ) # ( !\ShiftLeft0~29_combout  & ( !\ShiftLeft0~1_combout 
//  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~35_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~30_combout ))))) ) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\ShiftLeft0~35_combout ),
	.datac(!\ShiftLeft0~30_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftLeft0~29_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h270027AA275527FF;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \ShiftRight0~5_combout  & ( \Selector30~1_combout  & ( ((\ShiftLeft0~57_combout  & \Selector21~1_combout )) # (aluin1_A[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \Selector30~1_combout  & ( ((\ShiftLeft0~57_combout  & 
// \Selector21~1_combout )) # (\ShiftRight0~46_combout ) ) ) ) # ( \ShiftRight0~5_combout  & ( !\Selector30~1_combout  & ( (\ShiftLeft0~57_combout  & \Selector21~1_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\Selector30~1_combout  & ( 
// (\ShiftLeft0~57_combout  & \Selector21~1_combout ) ) ) )

	.dataa(!\ShiftRight0~46_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftLeft0~57_combout ),
	.datad(!\Selector21~1_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h000F000F555F333F;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Selector35~3_combout  & ( \Add4~97_sumout  & ( ((!\aluin2_A~27_combout ) # ((!\Selector35~5_combout ) # (\Selector35~4_combout ))) # (\Selector31~1_combout ) ) ) ) # ( !\Selector35~3_combout  & ( \Add4~97_sumout  & ( 
// ((!\Selector35~5_combout ) # (\Selector35~4_combout )) # (\Selector31~1_combout ) ) ) ) # ( \Selector35~3_combout  & ( !\Add4~97_sumout  & ( (!\aluin2_A~27_combout ) # ((!\Selector35~5_combout ) # (\Selector35~4_combout )) ) ) ) # ( !\Selector35~3_combout 
//  & ( !\Add4~97_sumout  & ( (!\Selector35~5_combout ) # (\Selector35~4_combout ) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\Selector35~5_combout ),
	.datae(!\Selector35~3_combout ),
	.dataf(!\Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'hFF0FFFCFFF5FFFDF;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \regs[10][17]~q  & ( \imem~88_Duplicate_180  & ( (!\imem~135_combout  & (\regs[9][17]~q )) # (\imem~135_combout  & ((\regs[11][17]~q ))) ) ) ) # ( !\regs[10][17]~q  & ( \imem~88_Duplicate_180  & ( (!\imem~135_combout  & 
// (\regs[9][17]~q )) # (\imem~135_combout  & ((\regs[11][17]~q ))) ) ) ) # ( \regs[10][17]~q  & ( !\imem~88_Duplicate_180  & ( (\imem~135_combout ) # (\regs[8][17]~q ) ) ) ) # ( !\regs[10][17]~q  & ( !\imem~88_Duplicate_180  & ( (\regs[8][17]~q  & 
// !\imem~135_combout ) ) ) )

	.dataa(!\regs[8][17]~q ),
	.datab(!\imem~135_combout ),
	.datac(!\regs[9][17]~q ),
	.datad(!\regs[11][17]~q ),
	.datae(!\regs[10][17]~q ),
	.dataf(!\imem~88_Duplicate_180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \Mux14~1_Duplicate (
// Equation(s):
// \Mux14~1_Duplicate_6  = ( \imem~135_combout  & ( \imem~88_Duplicate_155  & ( \regs[7][17]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_155  & ( \regs[5][17]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_155  & ( \regs[6][17]~q  ) ) ) 
// # ( !\imem~135_combout  & ( !\imem~88_Duplicate_155  & ( \regs[4][17]~q  ) ) )

	.dataa(!\regs[4][17]~q ),
	.datab(!\regs[6][17]~q ),
	.datac(!\regs[5][17]~q ),
	.datad(!\regs[7][17]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_155 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1_Duplicate .extended_lut = "off";
defparam \Mux14~1_Duplicate .lut_mask = 64'h555533330F0F00FF;
defparam \Mux14~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \Mux14~0_Duplicate (
// Equation(s):
// \Mux14~0_Duplicate_7  = ( \imem~88_Duplicate_146  & ( \imem~135_combout  & ( \regs[3][17]~q  ) ) ) # ( !\imem~88_Duplicate_146  & ( \imem~135_combout  & ( \regs[2][17]~q  ) ) ) # ( \imem~88_Duplicate_146  & ( !\imem~135_combout  & ( \regs[1][17]~q  ) ) ) 
// # ( !\imem~88_Duplicate_146  & ( !\imem~135_combout  & ( \regs[0][17]~q  ) ) )

	.dataa(!\regs[3][17]~q ),
	.datab(!\regs[1][17]~q ),
	.datac(!\regs[0][17]~q ),
	.datad(!\regs[2][17]~q ),
	.datae(!\imem~88_Duplicate_146 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0_Duplicate .extended_lut = "off";
defparam \Mux14~0_Duplicate .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux14~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \regs[13][17]~q  & ( \imem~135_combout  & ( (!\imem~88_combout  & (\regs[14][17]~q )) # (\imem~88_combout  & ((\regs[15][17]~q ))) ) ) ) # ( !\regs[13][17]~q  & ( \imem~135_combout  & ( (!\imem~88_combout  & (\regs[14][17]~q )) # 
// (\imem~88_combout  & ((\regs[15][17]~q ))) ) ) ) # ( \regs[13][17]~q  & ( !\imem~135_combout  & ( (\imem~88_combout ) # (\regs[12][17]~q ) ) ) ) # ( !\regs[13][17]~q  & ( !\imem~135_combout  & ( (\regs[12][17]~q  & !\imem~88_combout ) ) ) )

	.dataa(!\regs[14][17]~q ),
	.datab(!\regs[12][17]~q ),
	.datac(!\regs[15][17]~q ),
	.datad(!\imem~88_combout ),
	.datae(!\regs[13][17]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h330033FF550F550F;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \Mux14~0_Duplicate_7  & ( \Mux14~3_combout  & ( (!\imem~87_combout  & (((\imem~89_combout )) # (\Mux14~2_combout ))) # (\imem~87_combout  & (((!\imem~89_combout ) # (\Mux14~1_Duplicate_6 )))) ) ) ) # ( !\Mux14~0_Duplicate_7  & ( 
// \Mux14~3_combout  & ( (!\imem~87_combout  & (((\imem~89_combout )) # (\Mux14~2_combout ))) # (\imem~87_combout  & (((\Mux14~1_Duplicate_6  & \imem~89_combout )))) ) ) ) # ( \Mux14~0_Duplicate_7  & ( !\Mux14~3_combout  & ( (!\imem~87_combout  & 
// (\Mux14~2_combout  & ((!\imem~89_combout )))) # (\imem~87_combout  & (((!\imem~89_combout ) # (\Mux14~1_Duplicate_6 )))) ) ) ) # ( !\Mux14~0_Duplicate_7  & ( !\Mux14~3_combout  & ( (!\imem~87_combout  & (\Mux14~2_combout  & ((!\imem~89_combout )))) # 
// (\imem~87_combout  & (((\Mux14~1_Duplicate_6  & \imem~89_combout )))) ) ) )

	.dataa(!\Mux14~2_combout ),
	.datab(!\Mux14~1_Duplicate_6 ),
	.datac(!\imem~87_combout ),
	.datad(!\imem~89_combout ),
	.datae(!\Mux14~0_Duplicate_7 ),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \RSval_D[17]~25 (
// Equation(s):
// \RSval_D[17]~25_combout  = ( \mem_fwd[17]~99_combout  & ( (!\rs_match_A~_Duplicate_3  & (((\Mux14~4_combout )) # (\rs_match_M~_Duplicate_2_Duplicate ))) # (\rs_match_A~_Duplicate_3  & (((\Selector35~2_combout )))) ) ) # ( !\mem_fwd[17]~99_combout  & ( 
// (!\rs_match_A~_Duplicate_3  & (!\rs_match_M~_Duplicate_2_Duplicate  & ((\Mux14~4_combout )))) # (\rs_match_A~_Duplicate_3  & (((\Selector35~2_combout )))) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(!\rs_match_M~_Duplicate_2_Duplicate ),
	.datac(!\Selector35~2_combout ),
	.datad(!\Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[17]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[17]~25 .extended_lut = "off";
defparam \RSval_D[17]~25 .lut_mask = 64'h058D058D27AF27AF;
defparam \RSval_D[17]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \aluin1_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[17]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[17] .is_wysiwyg = "true";
defparam \aluin1_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \ShiftLeft0~19_Duplicate (
// Equation(s):
// \ShiftLeft0~19_Duplicate_64  = ( \aluin1_A[18]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & ((aluin1_A[17]))) # (\aluin2_A~31_combout  & (aluin1_A[16])) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( 
// (!\aluin2_A~31_combout  & ((aluin1_A[17]))) # (\aluin2_A~31_combout  & (aluin1_A[16])) ) ) ) # ( \aluin1_A[18]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (\aluin2_A~31_combout ) # (aluin1_A[19]) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  & ( 
// !\aluin2_A~30_combout  & ( (aluin1_A[19] & !\aluin2_A~31_combout ) ) ) )

	.dataa(!aluin1_A[19]),
	.datab(!aluin1_A[16]),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[17]),
	.datae(!\aluin1_A[18]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_Duplicate_64 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19_Duplicate .extended_lut = "off";
defparam \ShiftLeft0~19_Duplicate .lut_mask = 64'h50505F5F03F303F3;
defparam \ShiftLeft0~19_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N24
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~4_combout  & ( \aluin2_A~29_combout  & ( (\aluin2_A~28_combout ) # (\ShiftLeft0~13_combout ) ) ) ) # ( !\ShiftLeft0~4_combout  & ( \aluin2_A~29_combout  & ( (\ShiftLeft0~13_combout  & !\aluin2_A~28_combout ) ) ) ) # 
// ( \ShiftLeft0~4_combout  & ( !\aluin2_A~29_combout  & ( (!\aluin2_A~28_combout  & (\ShiftLeft0~19_Duplicate_64 )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~14_combout ))) ) ) ) # ( !\ShiftLeft0~4_combout  & ( !\aluin2_A~29_combout  & ( 
// (!\aluin2_A~28_combout  & (\ShiftLeft0~19_Duplicate_64 )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~14_combout ))) ) ) )

	.dataa(!\ShiftLeft0~19_Duplicate_64 ),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\aluin2_A~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h553355330F000FFF;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( \ShiftLeft0~59_combout  & ( (\Selector21~1_combout  & ((!\aluin2_A~27_combout ) # ((\ShiftLeft0~12_combout  & \ShiftLeft0~3_combout )))) ) ) # ( !\ShiftLeft0~59_combout  & ( (\Selector21~1_combout  & (\aluin2_A~27_combout  & 
// (\ShiftLeft0~12_combout  & \ShiftLeft0~3_combout ))) ) )

	.dataa(!\Selector21~1_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'h0001000144454445;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N33
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & ((!\alufunc_A[1]~DUPLICATE_q  & ((!aluin1_A[19]) # (!\aluin2_A~15_combout ))) # (\alufunc_A[1]~DUPLICATE_q  & (!aluin1_A[19] $ (\aluin2_A~15_combout ))))) # (alufunc_A[0] & 
// (!\alufunc_A[1]~DUPLICATE_q  & (!aluin1_A[19] & !\aluin2_A~15_combout ))) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( (!aluin1_A[19] & (\aluin2_A~15_combout  & (!alufunc_A[0] $ (!\alufunc_A[1]~DUPLICATE_q )))) # (aluin1_A[19] & (!\alufunc_A[1]~DUPLICATE_q  $ 
// (((!alufunc_A[0] & !\aluin2_A~15_combout ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!aluin1_A[19]),
	.datad(!\aluin2_A~15_combout ),
	.datae(gnd),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h066C066CE882E882;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N53
dffeas \pcpred_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[19] .is_wysiwyg = "true";
defparam \pcpred_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~18_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & ((\ShiftRight0~20_combout ))) # (\aluin2_A~29_combout  & (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( 
// !\ShiftRight0~21_combout  & ( \ShiftRight0~18_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftRight0~20_combout ))) # (\aluin2_A~29_combout  & (\aluin1_A[31]~DUPLICATE_q 
// )))) ) ) ) # ( \ShiftRight0~21_combout  & ( !\ShiftRight0~18_combout  & ( (!\aluin2_A~28_combout  & (((\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftRight0~20_combout ))) # (\aluin2_A~29_combout  & 
// (\aluin1_A[31]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\ShiftRight0~18_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftRight0~20_combout ))) # (\aluin2_A~29_combout  & (\aluin1_A[31]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \ShiftRight0~5_combout  & ( (\Selector30~1_combout  & aluin1_A[31]) ) ) # ( !\ShiftRight0~5_combout  & ( (\Selector30~1_combout  & ((!\aluin2_A~27_combout  & (\ShiftRight0~40_combout )) # (\aluin2_A~27_combout  & 
// ((aluin1_A[31]))))) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!\Selector30~1_combout ),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h0213003302130033;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N48
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( !\Selector33~2_combout  & ( (!\Selector33~0_combout  & ((!\Selector36~0_combout ) # ((!pcpred_A[19])))) # (\Selector33~0_combout  & (!\Selector34~0_combout  & ((!\Selector36~0_combout ) # (!pcpred_A[19])))) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector34~0_combout ),
	.datad(!pcpred_A[19]),
	.datae(gnd),
	.dataf(!\Selector33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'hFAC8FAC800000000;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \Add4~113_sumout  & ( \Selector33~4_combout  & ( (((\Selector31~0_combout  & \Add3~113_sumout )) # (\Selector31~1_combout )) # (\Selector33~3_combout ) ) ) ) # ( !\Add4~113_sumout  & ( \Selector33~4_combout  & ( 
// ((\Selector31~0_combout  & \Add3~113_sumout )) # (\Selector33~3_combout ) ) ) ) # ( \Add4~113_sumout  & ( !\Selector33~4_combout  ) ) # ( !\Add4~113_sumout  & ( !\Selector33~4_combout  ) )

	.dataa(!\Selector33~3_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Add3~113_sumout ),
	.datad(!\Selector31~1_combout ),
	.datae(!\Add4~113_sumout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'hFFFFFFFF575757FF;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N55
dffeas \memaddr_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[19] .is_wysiwyg = "true";
defparam \memaddr_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N43
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N47
dffeas \RTreg_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[19]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[19] .is_wysiwyg = "true";
defparam \RTreg_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N53
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N2
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N0
cyclonev_lcell_comb \mem_fwd[19]~59 (
// Equation(s):
// \mem_fwd[19]~59_combout  = ( dmem_rtl_0_bypass[67] & ( \mem_fwd[29]~1_combout  & ( ((!dmem_rtl_0_bypass[68]) # ((!\ldmem_M~q  & memaddr_M[19]))) # (\dmem~6_combout ) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \mem_fwd[29]~1_combout  & ( (!\ldmem_M~q  & 
// memaddr_M[19]) ) ) ) # ( dmem_rtl_0_bypass[67] & ( !\mem_fwd[29]~1_combout  & ( (!\ldmem_M~q  & memaddr_M[19]) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( !\mem_fwd[29]~1_combout  & ( (!\ldmem_M~q  & memaddr_M[19]) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\dmem~6_combout ),
	.datac(!memaddr_M[19]),
	.datad(!dmem_rtl_0_bypass[68]),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~59 .extended_lut = "off";
defparam \mem_fwd[19]~59 .lut_mask = 64'h0A0A0A0A0A0AFF3B;
defparam \mem_fwd[19]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N24
cyclonev_lcell_comb \mem_fwd[19]~60 (
// Equation(s):
// \mem_fwd[19]~60_combout  = ( !\dmem~6_combout  & ( (\mem_fwd[29]~1_combout  & dmem_rtl_0_bypass[68]) ) )

	.dataa(gnd),
	.datab(!\mem_fwd[29]~1_combout ),
	.datac(!dmem_rtl_0_bypass[68]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~60 .extended_lut = "off";
defparam \mem_fwd[19]~60 .lut_mask = 64'h0303030300000000;
defparam \mem_fwd[19]~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008810000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N33
cyclonev_lcell_comb \mem_fwd[19]~33 (
// Equation(s):
// \mem_fwd[19]~33_combout  = ( \mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  ) ) # ( !\mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( ((\mem_fwd[19]~60_combout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )))) # (\mem_fwd[19]~59_combout ) ) ) ) # ( \mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  ) ) # ( 
// !\mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( ((\dmem_rtl_0|auto_generated|address_reg_b [0] & (\mem_fwd[19]~60_combout  & \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) # (\mem_fwd[19]~59_combout ) ) 
// ) )

	.dataa(!\mem_fwd[19]~59_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\mem_fwd[19]~60_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\mem_fwd[31]~6_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~33 .extended_lut = "off";
defparam \mem_fwd[19]~33 .lut_mask = 64'h5557FFFF5D5FFFFF;
defparam \mem_fwd[19]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N21
cyclonev_lcell_comb \imem~88_Duplicate_156 (
// Equation(s):
// \imem~88_Duplicate_157  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~74_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_157 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_156 .extended_lut = "off";
defparam \imem~88_Duplicate_156 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~88_Duplicate_156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \regs[10][19]~q  & ( \imem~88_Duplicate_157  & ( (!\imem~135_combout  & ((\regs[9][19]~q ))) # (\imem~135_combout  & (\regs[11][19]~q )) ) ) ) # ( !\regs[10][19]~q  & ( \imem~88_Duplicate_157  & ( (!\imem~135_combout  & 
// ((\regs[9][19]~q ))) # (\imem~135_combout  & (\regs[11][19]~q )) ) ) ) # ( \regs[10][19]~q  & ( !\imem~88_Duplicate_157  & ( (\imem~135_combout ) # (\regs[8][19]~q ) ) ) ) # ( !\regs[10][19]~q  & ( !\imem~88_Duplicate_157  & ( (\regs[8][19]~q  & 
// !\imem~135_combout ) ) ) )

	.dataa(!\regs[11][19]~q ),
	.datab(!\regs[9][19]~q ),
	.datac(!\regs[8][19]~q ),
	.datad(!\imem~135_combout ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\imem~88_Duplicate_157 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \Mux12~1_Duplicate (
// Equation(s):
// \Mux12~1_Duplicate_6  = ( \imem~88_Duplicate_155  & ( \imem~135_combout  & ( \regs[7][19]~q  ) ) ) # ( !\imem~88_Duplicate_155  & ( \imem~135_combout  & ( \regs[6][19]~q  ) ) ) # ( \imem~88_Duplicate_155  & ( !\imem~135_combout  & ( \regs[5][19]~q  ) ) ) 
// # ( !\imem~88_Duplicate_155  & ( !\imem~135_combout  & ( \regs[4][19]~q  ) ) )

	.dataa(!\regs[4][19]~q ),
	.datab(!\regs[6][19]~q ),
	.datac(!\regs[5][19]~q ),
	.datad(!\regs[7][19]~q ),
	.datae(!\imem~88_Duplicate_155 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1_Duplicate .extended_lut = "off";
defparam \Mux12~1_Duplicate .lut_mask = 64'h55550F0F333300FF;
defparam \Mux12~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \imem~88_Duplicate_158 (
// Equation(s):
// \imem~88_Duplicate_159  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_159 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_158 .extended_lut = "off";
defparam \imem~88_Duplicate_158 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \imem~135_combout  & ( \imem~88_Duplicate_159  & ( \regs[3][19]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_159  & ( \regs[1][19]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_159  & ( \regs[2][19]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_Duplicate_159  & ( \regs[0][19]~q  ) ) )

	.dataa(!\regs[0][19]~q ),
	.datab(!\regs[1][19]~q ),
	.datac(!\regs[2][19]~q ),
	.datad(!\regs[3][19]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \regs[14][19]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & ((\regs[13][19]~q ))) # (\imem~135_combout  & (\regs[15][19]~q )) ) ) ) # ( !\regs[14][19]~q  & ( \imem~88_combout  & ( (!\imem~135_combout  & ((\regs[13][19]~q ))) # 
// (\imem~135_combout  & (\regs[15][19]~q )) ) ) ) # ( \regs[14][19]~q  & ( !\imem~88_combout  & ( (\imem~135_combout ) # (\regs[12][19]~q ) ) ) ) # ( !\regs[14][19]~q  & ( !\imem~88_combout  & ( (\regs[12][19]~q  & !\imem~135_combout ) ) ) )

	.dataa(!\regs[15][19]~q ),
	.datab(!\regs[13][19]~q ),
	.datac(!\regs[12][19]~q ),
	.datad(!\imem~135_combout ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \imem~87_combout  & ( \Mux12~3_combout  & ( (!\imem~89_combout  & ((\Mux12~0_combout ))) # (\imem~89_combout  & (\Mux12~1_Duplicate_6 )) ) ) ) # ( !\imem~87_combout  & ( \Mux12~3_combout  & ( (\Mux12~2_combout ) # (\imem~89_combout ) 
// ) ) ) # ( \imem~87_combout  & ( !\Mux12~3_combout  & ( (!\imem~89_combout  & ((\Mux12~0_combout ))) # (\imem~89_combout  & (\Mux12~1_Duplicate_6 )) ) ) ) # ( !\imem~87_combout  & ( !\Mux12~3_combout  & ( (!\imem~89_combout  & \Mux12~2_combout ) ) ) )

	.dataa(!\imem~89_combout ),
	.datab(!\Mux12~2_combout ),
	.datac(!\Mux12~1_Duplicate_6 ),
	.datad(!\Mux12~0_combout ),
	.datae(!\imem~87_combout ),
	.dataf(!\Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h222205AF777705AF;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \RSval_D[19]~27 (
// Equation(s):
// \RSval_D[19]~27_combout  = ( \Selector33~1_combout  & ( ((!\rs_match_M~_Duplicate_2  & ((\Mux12~4_combout ))) # (\rs_match_M~_Duplicate_2  & (\mem_fwd[19]~33_combout ))) # (\rs_match_A~_Duplicate_3 ) ) ) # ( !\Selector33~1_combout  & ( 
// (!\rs_match_A~_Duplicate_3  & ((!\rs_match_M~_Duplicate_2  & ((\Mux12~4_combout ))) # (\rs_match_M~_Duplicate_2  & (\mem_fwd[19]~33_combout )))) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(!\rs_match_M~_Duplicate_2 ),
	.datac(!\mem_fwd[19]~33_combout ),
	.datad(!\Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\Selector33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[19]~27 .extended_lut = "off";
defparam \RSval_D[19]~27 .lut_mask = 64'h028A028A57DF57DF;
defparam \RSval_D[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N41
dffeas \aluin1_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19] .is_wysiwyg = "true";
defparam \aluin1_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[19] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[20] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[21] ) ) ) # ( 
// !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[22] ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[19]),
	.datad(!aluin1_A[20]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h5555333300FF0F0F;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N48
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~26_combout  & ( \ShiftLeft0~27_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & (\ShiftLeft0~21_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~22_combout )))) ) ) ) # ( !\ShiftLeft0~26_combout 
//  & ( \ShiftLeft0~27_combout  & ( (!\aluin2_A~28_combout  & (((\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~21_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~22_combout ))))) ) ) ) # ( 
// \ShiftLeft0~26_combout  & ( !\ShiftLeft0~27_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~21_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~22_combout ))))) ) ) 
// ) # ( !\ShiftLeft0~26_combout  & ( !\ShiftLeft0~27_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~21_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~22_combout ))))) ) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\ShiftLeft0~21_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\ShiftLeft0~26_combout ),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N3
cyclonev_lcell_comb \Selector30~5 (
// Equation(s):
// \Selector30~5_combout  = ( \ShiftLeft0~54_combout  & ( (\Selector21~1_combout  & ((!\aluin2_A~27_combout ) # (\ShiftLeft0~11_combout ))) ) ) # ( !\ShiftLeft0~54_combout  & ( (\Selector21~1_combout  & (\aluin2_A~27_combout  & \ShiftLeft0~11_combout )) ) )

	.dataa(!\Selector21~1_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~5 .extended_lut = "off";
defparam \Selector30~5 .lut_mask = 64'h0005000550555055;
defparam \Selector30~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N45
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \ShiftRight0~32_combout  & ( \ShiftRight0~33_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )) # (\ShiftRight0~31_combout ))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\aluin1_A[31]~DUPLICATE_q 
// )))) ) ) ) # ( !\ShiftRight0~32_combout  & ( \ShiftRight0~33_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )) # (\ShiftRight0~31_combout ))) # (\aluin2_A~29_combout  & (((\aluin1_A[31]~DUPLICATE_q  & \aluin2_A~28_combout )))) ) ) ) # ( 
// \ShiftRight0~32_combout  & ( !\ShiftRight0~33_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~31_combout  & ((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\aluin1_A[31]~DUPLICATE_q )))) ) ) ) # ( 
// !\ShiftRight0~32_combout  & ( !\ShiftRight0~33_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~31_combout  & ((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((\aluin1_A[31]~DUPLICATE_q  & \aluin2_A~28_combout )))) ) ) )

	.dataa(!\ShiftRight0~31_combout ),
	.datab(!\aluin1_A[31]~DUPLICATE_q ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h50035F0350F35FF3;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \ShiftRight0~34_combout  & ( ((!\ShiftRight0~5_combout  & !\aluin2_A~27_combout )) # (\aluin1_A[31]~DUPLICATE_q ) ) ) # ( !\ShiftRight0~34_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & ((\aluin2_A~27_combout ) # 
// (\ShiftRight0~5_combout ))) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(gnd),
	.datad(!\aluin2_A~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h11551155DD55DD55;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N2
dffeas \pcpred_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[22] .is_wysiwyg = "true";
defparam \pcpred_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( \aluin2_A~12_combout  & ( (!alufunc_A[0] & (!alufunc_A[1] $ (aluin1_A[22]))) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( \aluin2_A~12_combout  & ( !alufunc_A[1] $ (((!aluin1_A[22] & !alufunc_A[0]))) 
// ) ) ) # ( \alufunc_A[3]~DUPLICATE_q  & ( !\aluin2_A~12_combout  & ( (!alufunc_A[1] & ((!aluin1_A[22]) # (!alufunc_A[0]))) # (alufunc_A[1] & (!aluin1_A[22] & !alufunc_A[0])) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( !\aluin2_A~12_combout  & ( (aluin1_A[22] 
// & (!alufunc_A[1] $ (!alufunc_A[0]))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!aluin1_A[22]),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(!\alufunc_A[3]~DUPLICATE_q ),
	.dataf(!\aluin2_A~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h1212E8E86A6A9090;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( \Selector36~0_combout  & ( \Selector30~3_combout  & ( (pcpred_A[22]) # (\Selector34~0_combout ) ) ) ) # ( !\Selector36~0_combout  & ( \Selector30~3_combout  & ( \Selector34~0_combout  ) ) ) # ( \Selector36~0_combout  & ( 
// !\Selector30~3_combout  & ( pcpred_A[22] ) ) )

	.dataa(gnd),
	.datab(!\Selector34~0_combout ),
	.datac(gnd),
	.datad(!pcpred_A[22]),
	.datae(!\Selector36~0_combout ),
	.dataf(!\Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "off";
defparam \Selector30~4 .lut_mask = 64'h000000FF333333FF;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N0
cyclonev_lcell_comb \Selector30~6 (
// Equation(s):
// \Selector30~6_combout  = ( !\Selector30~4_combout  & ( (!\Selector30~5_combout  & ((!\Selector30~1_combout ) # (!\Selector30~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Selector30~1_combout ),
	.datac(!\Selector30~5_combout ),
	.datad(!\Selector30~2_combout ),
	.datae(gnd),
	.dataf(!\Selector30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~6 .extended_lut = "off";
defparam \Selector30~6 .lut_mask = 64'hF0C0F0C000000000;
defparam \Selector30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \Selector30~7 (
// Equation(s):
// \Selector30~7_combout  = ( \Add4~69_sumout  & ( (!\Selector30~6_combout ) # (((\Add3~69_sumout  & \Selector31~0_combout )) # (\Selector31~1_combout )) ) ) # ( !\Add4~69_sumout  & ( (!\Selector30~6_combout ) # ((\Add3~69_sumout  & \Selector31~0_combout )) 
// ) )

	.dataa(!\Selector30~6_combout ),
	.datab(!\Add3~69_sumout ),
	.datac(!\Selector31~0_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(gnd),
	.dataf(!\Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~7 .extended_lut = "off";
defparam \Selector30~7 .lut_mask = 64'hABABABABABFFABFF;
defparam \Selector30~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \memaddr_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22] .is_wysiwyg = "true";
defparam \memaddr_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N37
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N41
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[22]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y18_N8
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450148BC00C8040000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N6
cyclonev_lcell_comb \mem_fwd[22]~29 (
// Equation(s):
// \mem_fwd[22]~29_combout  = ( dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!dmem_rtl_0_bypass[74]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~6_combout )) # 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (dmem_rtl_0_bypass[74] & (!\dmem~6_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!dmem_rtl_0_bypass[74]) # (((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (dmem_rtl_0_bypass[74] & (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dmem~6_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[74]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[73]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[22]~29 .extended_lut = "off";
defparam \mem_fwd[22]~29 .lut_mask = 64'h0100ABFF5100FBFF;
defparam \mem_fwd[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \mem_fwd[22]~30 (
// Equation(s):
// \mem_fwd[22]~30_combout  = ( \mem_fwd[22]~29_combout  & ( ((memaddr_M[22] & !\ldmem_M~q )) # (\mem_fwd[29]~1_combout ) ) ) # ( !\mem_fwd[22]~29_combout  & ( (memaddr_M[22] & !\ldmem_M~q ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[22]),
	.datac(!\ldmem_M~q ),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[22]~30 .extended_lut = "off";
defparam \mem_fwd[22]~30 .lut_mask = 64'h3030303030FF30FF;
defparam \mem_fwd[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N59
dffeas \RTreg_A[22]_NEW_REG1050 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[22]_OTERM1051 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[22]_NEW_REG1050 .is_wysiwyg = "true";
defparam \RTreg_A[22]_NEW_REG1050 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N54
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[12][22]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & (\regs[4][22]~q )) # (\imem~13_combout  & ((\regs[0][22]~q ))) ) ) ) # ( !\regs[12][22]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & (\regs[4][22]~q )) # 
// (\imem~13_combout  & ((\regs[0][22]~q ))) ) ) ) # ( \regs[12][22]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout ) # (\regs[8][22]~q ) ) ) ) # ( !\regs[12][22]~q  & ( !\imem~16_combout  & ( (\regs[8][22]~q  & \imem~13_combout ) ) ) )

	.dataa(!\regs[8][22]~q ),
	.datab(!\regs[4][22]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[0][22]~q ),
	.datae(!\regs[12][22]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N24
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \imem~16_combout  & ( \imem~13_combout  & ( \regs[1][22]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_combout  & ( \regs[9][22]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_combout  & ( \regs[5][22]~q  ) ) ) # ( !\imem~16_combout  & 
// ( !\imem~13_combout  & ( \regs[13][22]~q  ) ) )

	.dataa(!\regs[5][22]~q ),
	.datab(!\regs[9][22]~q ),
	.datac(!\regs[1][22]~q ),
	.datad(!\regs[13][22]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[11][22]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[3][22]~q ) ) ) ) # ( !\regs[11][22]~q  & ( \imem~13_combout  & ( (\regs[3][22]~q  & \imem~16_combout ) ) ) ) # ( \regs[11][22]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[15][22]~q )) # (\imem~16_combout  & ((\regs[7][22]~q ))) ) ) ) # ( !\regs[11][22]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[15][22]~q )) # (\imem~16_combout  & ((\regs[7][22]~q ))) ) ) )

	.dataa(!\regs[3][22]~q ),
	.datab(!\regs[15][22]~q ),
	.datac(!\regs[7][22]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N4
dffeas \regs[14][22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \imem~16_combout  & ( \imem~13_combout  & ( \regs[2][22]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_combout  & ( \regs[10][22]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_combout  & ( \regs[6][22]~q  ) ) ) # ( !\imem~16_combout  & 
// ( !\imem~13_combout  & ( \regs[14][22]~DUPLICATE_q  ) ) )

	.dataa(!\regs[10][22]~q ),
	.datab(!\regs[14][22]~DUPLICATE_q ),
	.datac(!\regs[2][22]~q ),
	.datad(!\regs[6][22]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \RTval_D[22]~32 (
// Equation(s):
// \RTval_D[22]~32_combout  = ( \Mux41~2_combout  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\Mux41~0_combout ) ) ) ) # ( !\Mux41~2_combout  & ( \imem~18_combout  & ( (\Mux41~0_combout  & !\imem~17_combout ) ) ) ) # ( \Mux41~2_combout  & ( 
// !\imem~18_combout  & ( (!\imem~17_combout  & (\Mux41~1_combout )) # (\imem~17_combout  & ((\Mux41~3_combout ))) ) ) ) # ( !\Mux41~2_combout  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\Mux41~1_combout )) # (\imem~17_combout  & ((\Mux41~3_combout 
// ))) ) ) )

	.dataa(!\Mux41~0_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux41~1_combout ),
	.datad(!\Mux41~3_combout ),
	.datae(!\Mux41~2_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[22]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[22]~32 .extended_lut = "off";
defparam \RTval_D[22]~32 .lut_mask = 64'h0C3F0C3F44447777;
defparam \RTval_D[22]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \RTval_D[22]~33 (
// Equation(s):
// \RTval_D[22]~33_combout  = ( \RTval_D[22]~32_combout  & ( (\Selector30~6_combout  & (\rt_match_A~combout  & ((!\Selector31~0_combout ) # (!\Add3~69_sumout )))) ) ) # ( !\RTval_D[22]~32_combout  & ( (!\rt_match_A~combout ) # ((\Selector30~6_combout  & 
// ((!\Selector31~0_combout ) # (!\Add3~69_sumout )))) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Add3~69_sumout ),
	.datac(!\Selector30~6_combout ),
	.datad(!\rt_match_A~combout ),
	.datae(gnd),
	.dataf(!\RTval_D[22]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[22]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[22]~33 .extended_lut = "off";
defparam \RTval_D[22]~33 .lut_mask = 64'hFF0EFF0E000E000E;
defparam \RTval_D[22]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N44
dffeas \RTreg_A[22]_NEW_REG1052 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[22]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[22]_OTERM1053 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[22]_NEW_REG1052 .is_wysiwyg = "true";
defparam \RTreg_A[22]_NEW_REG1052 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N50
dffeas \RTreg_A[22]_NEW_REG1048 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[22]_OTERM1049 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[22]_NEW_REG1048 .is_wysiwyg = "true";
defparam \RTreg_A[22]_NEW_REG1048 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N9
cyclonev_lcell_comb rt_match_M_RTM01056(
// Equation(s):
// \rt_match_M_RTM01056~combout  = !\rt_match_M~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rt_match_M~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_M_RTM01056~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rt_match_M_RTM01056.extended_lut = "off";
defparam rt_match_M_RTM01056.lut_mask = 64'hFF00FF00FF00FF00;
defparam rt_match_M_RTM01056.shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N10
dffeas \RTreg_A[22]_NEW_REG1054 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rt_match_M_RTM01056~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[22]_OTERM1055 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[22]_NEW_REG1054 .is_wysiwyg = "true";
defparam \RTreg_A[22]_NEW_REG1054 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N51
cyclonev_lcell_comb \RTval_D[22]~13 (
// Equation(s):
// \RTval_D[22]~13_combout  = ( \RTreg_A[22]_OTERM1055  & ( \RTreg_A[6]_OTERM381  & ( (!\RTreg_A[22]_OTERM1053 ) # ((\RTreg_A[22]_OTERM1047  & \RTreg_A[22]_OTERM1049 )) ) ) ) # ( !\RTreg_A[22]_OTERM1055  & ( \RTreg_A[6]_OTERM381  & ( (!\RTreg_A[22]_OTERM1053 
// ) # ((\RTreg_A[22]_OTERM1047  & \RTreg_A[22]_OTERM1049 )) ) ) ) # ( \RTreg_A[22]_OTERM1055  & ( !\RTreg_A[6]_OTERM381  & ( !\RTreg_A[22]_OTERM1053  ) ) ) # ( !\RTreg_A[22]_OTERM1055  & ( !\RTreg_A[6]_OTERM381  & ( \RTreg_A[22]_OTERM1051  ) ) )

	.dataa(!\RTreg_A[22]_OTERM1047 ),
	.datab(!\RTreg_A[22]_OTERM1051 ),
	.datac(!\RTreg_A[22]_OTERM1053 ),
	.datad(!\RTreg_A[22]_OTERM1049 ),
	.datae(!\RTreg_A[22]_OTERM1055 ),
	.dataf(!\RTreg_A[6]_OTERM381 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[22]~13 .extended_lut = "off";
defparam \RTval_D[22]~13 .lut_mask = 64'h3333F0F0F0F5F0F5;
defparam \RTval_D[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N9
cyclonev_lcell_comb \aluin2_A~12 (
// Equation(s):
// \aluin2_A~12_combout  = ( \RTval_D[22]~13_combout  & ( (!\aluin2_A[4]_OTERM307 ) # ((\aluin2_A[4]_OTERM305~DUPLICATE_q  & \aluin2_A[22]_OTERM931 )) ) ) # ( !\RTval_D[22]~13_combout  & ( (\aluin2_A[4]_OTERM305~DUPLICATE_q  & (\aluin2_A[22]_OTERM931  & 
// \aluin2_A[4]_OTERM307 )) ) )

	.dataa(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[22]_OTERM931 ),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(gnd),
	.dataf(!\RTval_D[22]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~12 .extended_lut = "off";
defparam \aluin2_A~12 .lut_mask = 64'h00050005FF05FF05;
defparam \aluin2_A~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \RSval_D[22]~7 (
// Equation(s):
// \RSval_D[22]~7_combout  = ( \Selector31~1_combout  & ( \mem_fwd[22]~30_combout  & ( (!\RSval_D[22]~34_combout ) # ((!\rs_match_A~_Duplicate_3  & ((\rs_match_M~_Duplicate_2 ))) # (\rs_match_A~_Duplicate_3  & (\Add4~69_sumout ))) ) ) ) # ( 
// !\Selector31~1_combout  & ( \mem_fwd[22]~30_combout  & ( (!\RSval_D[22]~34_combout ) # ((!\rs_match_A~_Duplicate_3  & \rs_match_M~_Duplicate_2 )) ) ) ) # ( \Selector31~1_combout  & ( !\mem_fwd[22]~30_combout  & ( (!\RSval_D[22]~34_combout  & 
// (((!\rs_match_M~_Duplicate_2 ) # (\rs_match_A~_Duplicate_3 )))) # (\RSval_D[22]~34_combout  & (\Add4~69_sumout  & (\rs_match_A~_Duplicate_3 ))) ) ) ) # ( !\Selector31~1_combout  & ( !\mem_fwd[22]~30_combout  & ( (!\RSval_D[22]~34_combout  & 
// ((!\rs_match_M~_Duplicate_2 ) # (\rs_match_A~_Duplicate_3 ))) ) ) )

	.dataa(!\Add4~69_sumout ),
	.datab(!\RSval_D[22]~34_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\rs_match_M~_Duplicate_2 ),
	.datae(!\Selector31~1_combout ),
	.dataf(!\mem_fwd[22]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[22]~7 .extended_lut = "off";
defparam \RSval_D[22]~7 .lut_mask = 64'hCC0CCD0DCCFCCDFD;
defparam \RSval_D[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N55
dffeas \aluin1_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[22]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[22] .is_wysiwyg = "true";
defparam \aluin1_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[21] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[22] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[23] ) ) ) # ( 
// !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( \aluin1_A[24]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[24]~DUPLICATE_q ),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[22]),
	.datad(!aluin1_A[23]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )) # (\ShiftLeft0~41_combout ))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\ShiftLeft0~37_combout )))) ) ) 
// ) # ( !\ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )) # (\ShiftLeft0~41_combout ))) # (\aluin2_A~29_combout  & (((\ShiftLeft0~37_combout  & \aluin2_A~28_combout )))) ) ) ) # ( 
// \ShiftLeft0~42_combout  & ( !\ShiftLeft0~43_combout  & ( (!\aluin2_A~29_combout  & (\ShiftLeft0~41_combout  & ((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\ShiftLeft0~37_combout )))) ) ) ) # ( 
// !\ShiftLeft0~42_combout  & ( !\ShiftLeft0~43_combout  & ( (!\aluin2_A~29_combout  & (\ShiftLeft0~41_combout  & ((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((\ShiftLeft0~37_combout  & \aluin2_A~28_combout )))) ) ) )

	.dataa(!\ShiftLeft0~41_combout ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftLeft0~42_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h50035F0350F35FF3;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N54
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \ShiftLeft0~51_combout  & ( \ShiftLeft0~52_combout  & ( ((\Selector28~0_combout  & \Selector34~0_combout )) # (\Selector21~1_combout ) ) ) ) # ( !\ShiftLeft0~51_combout  & ( \ShiftLeft0~52_combout  & ( (!\Selector28~0_combout  & 
// (!\aluin2_A~27_combout  & ((\Selector21~1_combout )))) # (\Selector28~0_combout  & (((!\aluin2_A~27_combout  & \Selector21~1_combout )) # (\Selector34~0_combout ))) ) ) ) # ( \ShiftLeft0~51_combout  & ( !\ShiftLeft0~52_combout  & ( (!\Selector28~0_combout 
//  & (\aluin2_A~27_combout  & ((\Selector21~1_combout )))) # (\Selector28~0_combout  & (((\aluin2_A~27_combout  & \Selector21~1_combout )) # (\Selector34~0_combout ))) ) ) ) # ( !\ShiftLeft0~51_combout  & ( !\ShiftLeft0~52_combout  & ( 
// (\Selector28~0_combout  & \Selector34~0_combout ) ) ) )

	.dataa(!\Selector28~0_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\Selector34~0_combout ),
	.datad(!\Selector21~1_combout ),
	.datae(!\ShiftLeft0~51_combout ),
	.dataf(!\ShiftLeft0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h0505053705CD05FF;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N57
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \aluin2_A~29_combout  & ( (\Selector30~1_combout  & \ShiftRight0~24_combout ) ) ) # ( !\aluin2_A~29_combout  & ( (\Selector30~1_combout  & \ShiftRight0~23_combout ) ) )

	.dataa(!\Selector30~1_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0055005505050505;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \aluin2_A~10_combout  ) + ( \aluin1_A[24]~DUPLICATE_q  ) + ( \Add3~66  ))
// \Add3~62  = CARRY(( \aluin2_A~10_combout  ) + ( \aluin1_A[24]~DUPLICATE_q  ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[24]~DUPLICATE_q ),
	.datad(!\aluin2_A~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N30
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( \Selector26~0_combout  & ( \Add3~61_sumout  & ( (!\Selector31~0_combout  & (!\Selector28~1_combout  & ((!pcpred_A[24]) # (!\Selector36~0_combout )))) ) ) ) # ( !\Selector26~0_combout  & ( \Add3~61_sumout  & ( 
// (!\Selector31~0_combout  & ((!pcpred_A[24]) # (!\Selector36~0_combout ))) ) ) ) # ( \Selector26~0_combout  & ( !\Add3~61_sumout  & ( (!\Selector28~1_combout  & ((!pcpred_A[24]) # (!\Selector36~0_combout ))) ) ) ) # ( !\Selector26~0_combout  & ( 
// !\Add3~61_sumout  & ( (!pcpred_A[24]) # (!\Selector36~0_combout ) ) ) )

	.dataa(!pcpred_A[24]),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector28~1_combout ),
	.datad(!\Selector36~0_combout ),
	.datae(!\Selector26~0_combout ),
	.dataf(!\Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \Add4~61_sumout  & ( \Selector28~4_combout  & ( (((\Selector21~3_combout  & !\Selector26~0_combout )) # (\Selector28~3_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\Add4~61_sumout  & ( \Selector28~4_combout  & ( 
// ((\Selector21~3_combout  & !\Selector26~0_combout )) # (\Selector28~3_combout ) ) ) ) # ( \Add4~61_sumout  & ( !\Selector28~4_combout  ) ) # ( !\Add4~61_sumout  & ( !\Selector28~4_combout  ) )

	.dataa(!\Selector21~3_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\Selector28~3_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(!\Add4~61_sumout ),
	.dataf(!\Selector28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'hFFFFFFFF5F0F7F3F;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N40
dffeas \memaddr_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24] .is_wysiwyg = "true";
defparam \memaddr_M[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N38
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N2
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y16_N20
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N18
cyclonev_lcell_comb \mem_fwd[24]~25 (
// Equation(s):
// \mem_fwd[24]~25_combout  = ( dmem_rtl_0_bypass[77] & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (((!dmem_rtl_0_bypass[78]) # (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )) # 
// (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~6_combout  & (dmem_rtl_0_bypass[78] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[77] & ( !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( ((!dmem_rtl_0_bypass[78]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # (\dmem~6_combout ) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~6_combout  & 
// (dmem_rtl_0_bypass[78] & \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~6_combout ),
	.datac(!dmem_rtl_0_bypass[78]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datae(!dmem_rtl_0_bypass[77]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[24]~25 .extended_lut = "off";
defparam \mem_fwd[24]~25 .lut_mask = 64'h0004F3F7080CFBFF;
defparam \mem_fwd[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N12
cyclonev_lcell_comb \mem_fwd[24]~26 (
// Equation(s):
// \mem_fwd[24]~26_combout  = ( \mem_fwd[29]~1_combout  & ( \mem_fwd[24]~25_combout  ) ) # ( !\mem_fwd[29]~1_combout  & ( \mem_fwd[24]~25_combout  & ( (memaddr_M[24] & !\ldmem_M~q ) ) ) ) # ( \mem_fwd[29]~1_combout  & ( !\mem_fwd[24]~25_combout  & ( 
// (memaddr_M[24] & !\ldmem_M~q ) ) ) ) # ( !\mem_fwd[29]~1_combout  & ( !\mem_fwd[24]~25_combout  & ( (memaddr_M[24] & !\ldmem_M~q ) ) ) )

	.dataa(!memaddr_M[24]),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(gnd),
	.datae(!\mem_fwd[29]~1_combout ),
	.dataf(!\mem_fwd[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[24]~26 .extended_lut = "off";
defparam \mem_fwd[24]~26 .lut_mask = 64'h505050505050FFFF;
defparam \mem_fwd[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N36
cyclonev_lcell_comb \regs[6][24]~feeder (
// Equation(s):
// \regs[6][24]~feeder_combout  = ( \mem_fwd[24]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][24]~feeder .extended_lut = "off";
defparam \regs[6][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N37
dffeas \regs[6][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N1
dffeas \regs[14][24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N30
cyclonev_lcell_comb \Mux7~2_Duplicate (
// Equation(s):
// \Mux7~2_Duplicate_6  = ( \imem~89_Duplicate_204  & ( \imem~87_combout  & ( \regs[6][24]~q  ) ) ) # ( !\imem~89_Duplicate_204  & ( \imem~87_combout  & ( \regs[2][24]~q  ) ) ) # ( \imem~89_Duplicate_204  & ( !\imem~87_combout  & ( \regs[14][24]~DUPLICATE_q  
// ) ) ) # ( !\imem~89_Duplicate_204  & ( !\imem~87_combout  & ( \regs[10][24]~q  ) ) )

	.dataa(!\regs[6][24]~q ),
	.datab(!\regs[2][24]~q ),
	.datac(!\regs[14][24]~DUPLICATE_q ),
	.datad(!\regs[10][24]~q ),
	.datae(!\imem~89_Duplicate_204 ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2_Duplicate .extended_lut = "off";
defparam \Mux7~2_Duplicate .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux7~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N15
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \regs[13][24]~q  & ( \imem~89_combout  & ( (!\imem~87_combout ) # (\regs[5][24]~q ) ) ) ) # ( !\regs[13][24]~q  & ( \imem~89_combout  & ( (\regs[5][24]~q  & \imem~87_combout ) ) ) ) # ( \regs[13][24]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & (\regs[9][24]~q )) # (\imem~87_combout  & ((\regs[1][24]~q ))) ) ) ) # ( !\regs[13][24]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & (\regs[9][24]~q )) # (\imem~87_combout  & ((\regs[1][24]~q ))) ) ) )

	.dataa(!\regs[9][24]~q ),
	.datab(!\regs[5][24]~q ),
	.datac(!\regs[1][24]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[13][24]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \regs[11][24]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & (\regs[15][24]~q )) # (\imem~87_combout  & ((\regs[7][24]~q ))) ) ) ) # ( !\regs[11][24]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & (\regs[15][24]~q )) # 
// (\imem~87_combout  & ((\regs[7][24]~q ))) ) ) ) # ( \regs[11][24]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout ) # (\regs[3][24]~q ) ) ) ) # ( !\regs[11][24]~q  & ( !\imem~89_combout  & ( (\regs[3][24]~q  & \imem~87_combout ) ) ) )

	.dataa(!\regs[3][24]~q ),
	.datab(!\regs[15][24]~q ),
	.datac(!\regs[7][24]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N21
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[12][24]~q  & ( \imem~89_Duplicate_204  & ( (!\imem~87_combout ) # (\regs[4][24]~q ) ) ) ) # ( !\regs[12][24]~q  & ( \imem~89_Duplicate_204  & ( (\regs[4][24]~q  & \imem~87_combout ) ) ) ) # ( \regs[12][24]~q  & ( 
// !\imem~89_Duplicate_204  & ( (!\imem~87_combout  & ((\regs[8][24]~q ))) # (\imem~87_combout  & (\regs[0][24]~q )) ) ) ) # ( !\regs[12][24]~q  & ( !\imem~89_Duplicate_204  & ( (!\imem~87_combout  & ((\regs[8][24]~q ))) # (\imem~87_combout  & 
// (\regs[0][24]~q )) ) ) )

	.dataa(!\regs[4][24]~q ),
	.datab(!\regs[0][24]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[8][24]~q ),
	.datae(!\regs[12][24]~q ),
	.dataf(!\imem~89_Duplicate_204 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~3_combout  & ( \Mux7~0_combout  & ( (!\imem~135_combout  & (((!\imem~88_combout ) # (\Mux7~1_combout )))) # (\imem~135_combout  & (((\imem~88_combout )) # (\Mux7~2_Duplicate_6 ))) ) ) ) # ( !\Mux7~3_combout  & ( \Mux7~0_combout  
// & ( (!\imem~135_combout  & (((!\imem~88_combout ) # (\Mux7~1_combout )))) # (\imem~135_combout  & (\Mux7~2_Duplicate_6  & (!\imem~88_combout ))) ) ) ) # ( \Mux7~3_combout  & ( !\Mux7~0_combout  & ( (!\imem~135_combout  & (((\imem~88_combout  & 
// \Mux7~1_combout )))) # (\imem~135_combout  & (((\imem~88_combout )) # (\Mux7~2_Duplicate_6 ))) ) ) ) # ( !\Mux7~3_combout  & ( !\Mux7~0_combout  & ( (!\imem~135_combout  & (((\imem~88_combout  & \Mux7~1_combout )))) # (\imem~135_combout  & 
// (\Mux7~2_Duplicate_6  & (!\imem~88_combout ))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\Mux7~2_Duplicate_6 ),
	.datac(!\imem~88_combout ),
	.datad(!\Mux7~1_combout ),
	.datae(!\Mux7~3_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N3
cyclonev_lcell_comb \RSval_D[24]~9 (
// Equation(s):
// \RSval_D[24]~9_combout  = ( \Selector28~2_combout  & ( ((!\rs_match_M~_Duplicate_2  & (\Mux7~4_combout )) # (\rs_match_M~_Duplicate_2  & ((\mem_fwd[24]~26_combout )))) # (\rs_match_A~_Duplicate_3 ) ) ) # ( !\Selector28~2_combout  & ( 
// (!\rs_match_A~_Duplicate_3  & ((!\rs_match_M~_Duplicate_2  & (\Mux7~4_combout )) # (\rs_match_M~_Duplicate_2  & ((\mem_fwd[24]~26_combout ))))) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(!\rs_match_M~_Duplicate_2 ),
	.datac(!\Mux7~4_combout ),
	.datad(!\mem_fwd[24]~26_combout ),
	.datae(gnd),
	.dataf(!\Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[24]~9 .extended_lut = "off";
defparam \RSval_D[24]~9 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RSval_D[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N28
dffeas \aluin1_A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[24]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N15
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( aluin1_A[25] ) + ( \aluin2_A~9_combout  ) + ( \Add3~62  ))
// \Add3~58  = CARRY(( aluin1_A[25] ) + ( \aluin2_A~9_combout  ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~9_combout ),
	.datad(!aluin1_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[22] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[24]~DUPLICATE_q  ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// \aluin1_A[23]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[25] ) ) )

	.dataa(!\aluin1_A[24]~DUPLICATE_q ),
	.datab(!aluin1_A[22]),
	.datac(!\aluin1_A[23]~DUPLICATE_q ),
	.datad(!aluin1_A[25]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h00FF0F0F55553333;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N12
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~29_combout  & ( \ShiftLeft0~34_Duplicate_62  & ( ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~35_Duplicate_63 )))) # (\aluin2_A~29_combout ) ) ) ) # ( 
// !\ShiftLeft0~29_combout  & ( \ShiftLeft0~34_Duplicate_62  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~35_Duplicate_63 ))))) # (\aluin2_A~29_combout  & 
// (((!\aluin2_A~28_combout )))) ) ) ) # ( \ShiftLeft0~29_combout  & ( !\ShiftLeft0~34_Duplicate_62  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~35_Duplicate_63 ))))) # 
// (\aluin2_A~29_combout  & (((\aluin2_A~28_combout )))) ) ) ) # ( !\ShiftLeft0~29_combout  & ( !\ShiftLeft0~34_Duplicate_62  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & 
// ((\ShiftLeft0~35_Duplicate_63 ))))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftLeft0~35_Duplicate_63 ),
	.datae(!\ShiftLeft0~29_combout ),
	.dataf(!\ShiftLeft0~34_Duplicate_62 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h404C434F707C737F;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N57
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \ShiftLeft0~1_combout  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~30_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~0_combout ))))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )))) ) ) # 
// ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~30_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~0_combout ))))) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\ShiftLeft0~30_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h202A202A707A707A;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = ( \Selector21~1_combout  & ( (!\aluin1_A[31]~DUPLICATE_q  & ((!\aluin2_A~27_combout  & (!\ShiftLeft0~50_combout )) # (\aluin2_A~27_combout  & ((!\ShiftLeft0~49_combout ))))) ) ) # ( !\Selector21~1_combout  & ( 
// !\aluin1_A[31]~DUPLICATE_q  ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftLeft0~50_combout ),
	.datad(!\ShiftLeft0~49_combout ),
	.datae(gnd),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~5 .extended_lut = "off";
defparam \Selector27~5 .lut_mask = 64'hAAAAAAAAA280A280;
defparam \Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \ShiftLeft0~50_combout  & ( \Selector21~1_combout  & ( (\aluin2_A~27_combout  & ((!\aluin2_A~29_combout  & ((!\ShiftRight0~7_combout ))) # (\aluin2_A~29_combout  & (!\ShiftRight0~8_combout )))) ) ) ) # ( !\ShiftLeft0~50_combout  
// & ( \Selector21~1_combout  & ( (!\aluin2_A~29_combout  & ((!\ShiftRight0~7_combout ))) # (\aluin2_A~29_combout  & (!\ShiftRight0~8_combout )) ) ) ) # ( \ShiftLeft0~50_combout  & ( !\Selector21~1_combout  & ( (!\aluin2_A~29_combout  & 
// ((!\ShiftRight0~7_combout ))) # (\aluin2_A~29_combout  & (!\ShiftRight0~8_combout )) ) ) ) # ( !\ShiftLeft0~50_combout  & ( !\Selector21~1_combout  & ( (!\aluin2_A~29_combout  & ((!\ShiftRight0~7_combout ))) # (\aluin2_A~29_combout  & 
// (!\ShiftRight0~8_combout )) ) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftLeft0~50_combout ),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'hF0AAF0AAF0AA3022;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N48
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( \ShiftLeft0~49_combout  & ( \Selector27~3_combout  & ( (\Selector21~1_combout  & (((!\Selector30~1_combout  & \ShiftLeft0~50_combout )) # (\aluin2_A~27_combout ))) ) ) ) # ( !\ShiftLeft0~49_combout  & ( \Selector27~3_combout  & 
// ( (!\Selector30~1_combout  & (\Selector21~1_combout  & (\ShiftLeft0~50_combout  & !\aluin2_A~27_combout ))) ) ) ) # ( \ShiftLeft0~49_combout  & ( !\Selector27~3_combout  & ( ((\Selector21~1_combout  & ((\aluin2_A~27_combout ) # (\ShiftLeft0~50_combout 
// )))) # (\Selector30~1_combout ) ) ) ) # ( !\ShiftLeft0~49_combout  & ( !\Selector27~3_combout  & ( ((\Selector21~1_combout  & (\ShiftLeft0~50_combout  & !\aluin2_A~27_combout ))) # (\Selector30~1_combout ) ) ) )

	.dataa(!\Selector30~1_combout ),
	.datab(!\Selector21~1_combout ),
	.datac(!\ShiftLeft0~50_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\ShiftLeft0~49_combout ),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'h5755577702000233;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N30
cyclonev_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = ( \Selector30~1_combout  & ( \Selector27~4_combout  & ( (!\Selector27~5_combout ) # (\Selector26~0_combout ) ) ) ) # ( !\Selector30~1_combout  & ( \Selector27~4_combout  ) ) # ( \Selector30~1_combout  & ( !\Selector27~4_combout  & 
// ( (!\Selector27~5_combout  & !\Selector26~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector27~5_combout ),
	.datac(!\Selector26~0_combout ),
	.datad(gnd),
	.datae(!\Selector30~1_combout ),
	.dataf(!\Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~6 .extended_lut = "off";
defparam \Selector27~6 .lut_mask = 64'h0000C0C0FFFFCFCF;
defparam \Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Add4~57_sumout  & ( \Selector27~6_combout  ) ) # ( !\Add4~57_sumout  & ( \Selector27~6_combout  ) ) # ( \Add4~57_sumout  & ( !\Selector27~6_combout  & ( (((\Selector31~0_combout  & \Add3~57_sumout )) # (\Selector27~1_combout )) 
// # (\Selector31~1_combout ) ) ) ) # ( !\Add4~57_sumout  & ( !\Selector27~6_combout  & ( ((\Selector31~0_combout  & \Add3~57_sumout )) # (\Selector27~1_combout ) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector27~1_combout ),
	.datac(!\Selector31~0_combout ),
	.datad(!\Add3~57_sumout ),
	.datae(!\Add4~57_sumout ),
	.dataf(!\Selector27~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h333F777FFFFFFFFF;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N54
cyclonev_lcell_comb \Mux38~2_Duplicate (
// Equation(s):
// \Mux38~2_Duplicate_6  = ( \regs[8][25]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & (\regs[11][25]~q )) # (\imem~18_combout  & ((\regs[10][25]~q ))) ) ) ) # ( !\regs[8][25]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & (\regs[11][25]~q )) # 
// (\imem~18_combout  & ((\regs[10][25]~q ))) ) ) ) # ( \regs[8][25]~q  & ( !\imem~17_combout  & ( (\imem~18_combout ) # (\regs[9][25]~q ) ) ) ) # ( !\regs[8][25]~q  & ( !\imem~17_combout  & ( (\regs[9][25]~q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[11][25]~q ),
	.datab(!\regs[9][25]~q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs[10][25]~q ),
	.datae(!\regs[8][25]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2_Duplicate .extended_lut = "off";
defparam \Mux38~2_Duplicate .lut_mask = 64'h30303F3F505F505F;
defparam \Mux38~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N0
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[4][25]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & ((\regs[7][25]~q ))) # (\imem~18_combout  & (\regs[6][25]~q )) ) ) ) # ( !\regs[4][25]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & ((\regs[7][25]~q ))) # 
// (\imem~18_combout  & (\regs[6][25]~q )) ) ) ) # ( \regs[4][25]~q  & ( !\imem~17_combout  & ( (\imem~18_combout ) # (\regs[5][25]~q ) ) ) ) # ( !\regs[4][25]~q  & ( !\imem~17_combout  & ( (\regs[5][25]~q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[6][25]~q ),
	.datab(!\regs[5][25]~q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs[7][25]~q ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N53
dffeas \regs[13][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N36
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[14][25]~q  & ( \imem~17_combout  & ( (\regs[15][25]~q ) # (\imem~18_combout ) ) ) ) # ( !\regs[14][25]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & \regs[15][25]~q ) ) ) ) # ( \regs[14][25]~q  & ( !\imem~17_combout  & ( 
// (!\imem~18_combout  & (\regs[13][25]~q )) # (\imem~18_combout  & ((\regs[12][25]~q ))) ) ) ) # ( !\regs[14][25]~q  & ( !\imem~17_combout  & ( (!\imem~18_combout  & (\regs[13][25]~q )) # (\imem~18_combout  & ((\regs[12][25]~q ))) ) ) )

	.dataa(!\regs[13][25]~q ),
	.datab(!\regs[12][25]~q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs[15][25]~q ),
	.datae(!\regs[14][25]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[1][25]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][25]~q )) # (\imem~17_combout  & ((\regs[2][25]~q ))) ) ) ) # ( !\regs[1][25]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][25]~q )) # 
// (\imem~17_combout  & ((\regs[2][25]~q ))) ) ) ) # ( \regs[1][25]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[3][25]~q ) ) ) ) # ( !\regs[1][25]~q  & ( !\imem~18_combout  & ( (\regs[3][25]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[3][25]~q ),
	.datab(!\regs[0][25]~q ),
	.datac(!\regs[2][25]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[1][25]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~3_combout  & ( \Mux38~0_combout  & ( (!\imem~16_combout  & (((!\imem~13_combout )) # (\Mux38~2_Duplicate_6 ))) # (\imem~16_combout  & (((\imem~13_combout ) # (\Mux38~1_combout )))) ) ) ) # ( !\Mux38~3_combout  & ( 
// \Mux38~0_combout  & ( (!\imem~16_combout  & (\Mux38~2_Duplicate_6  & ((\imem~13_combout )))) # (\imem~16_combout  & (((\imem~13_combout ) # (\Mux38~1_combout )))) ) ) ) # ( \Mux38~3_combout  & ( !\Mux38~0_combout  & ( (!\imem~16_combout  & 
// (((!\imem~13_combout )) # (\Mux38~2_Duplicate_6 ))) # (\imem~16_combout  & (((\Mux38~1_combout  & !\imem~13_combout )))) ) ) ) # ( !\Mux38~3_combout  & ( !\Mux38~0_combout  & ( (!\imem~16_combout  & (\Mux38~2_Duplicate_6  & ((\imem~13_combout )))) # 
// (\imem~16_combout  & (((\Mux38~1_combout  & !\imem~13_combout )))) ) ) )

	.dataa(!\Mux38~2_Duplicate_6 ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux38~1_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\Mux38~3_combout ),
	.dataf(!\Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h0344CF440377CF77;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N9
cyclonev_lcell_comb \RTval_D[25]~10 (
// Equation(s):
// \RTval_D[25]~10_combout  = ( \rt_match_M~combout  & ( \Mux38~4_combout  & ( (!\rt_match_A~combout  & ((\mem_fwd[25]~24_combout ))) # (\rt_match_A~combout  & (\Selector27~2_combout )) ) ) ) # ( !\rt_match_M~combout  & ( \Mux38~4_combout  & ( 
// (!\rt_match_A~combout ) # (\Selector27~2_combout ) ) ) ) # ( \rt_match_M~combout  & ( !\Mux38~4_combout  & ( (!\rt_match_A~combout  & ((\mem_fwd[25]~24_combout ))) # (\rt_match_A~combout  & (\Selector27~2_combout )) ) ) ) # ( !\rt_match_M~combout  & ( 
// !\Mux38~4_combout  & ( (\rt_match_A~combout  & \Selector27~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\rt_match_A~combout ),
	.datac(!\Selector27~2_combout ),
	.datad(!\mem_fwd[25]~24_combout ),
	.datae(!\rt_match_M~combout ),
	.dataf(!\Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[25]~10 .extended_lut = "off";
defparam \RTval_D[25]~10 .lut_mask = 64'h030303CFCFCF03CF;
defparam \RTval_D[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \RTreg_A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \RTreg_A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \aluin2_A~9 (
// Equation(s):
// \aluin2_A~9_combout  = ( \aluin2_A[4]_OTERM307  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( \aluin2_A[22]_OTERM931  ) ) ) # ( !\aluin2_A[4]_OTERM307  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( \RTreg_A[25]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[4]_OTERM307  & ( 
// !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( \RTreg_A[25]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\RTreg_A[25]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluin2_A[22]_OTERM931 ),
	.datae(!\aluin2_A[4]_OTERM307 ),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~9 .extended_lut = "off";
defparam \aluin2_A~9 .lut_mask = 64'h33330000333300FF;
defparam \aluin2_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \ShiftLeft0~10_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~22_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~9_combout ))))) # (\aluin2_A~28_combout  & (!\aluin2_A~29_combout )) ) ) # ( 
// !\ShiftLeft0~10_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~22_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~9_combout ))))) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\ShiftLeft0~22_combout ),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~26_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & (\ShiftLeft0~27_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~21_combout )))) ) ) ) # ( !\ShiftLeft0~25_combout 
//  & ( \ShiftLeft0~26_combout  & ( (!\aluin2_A~29_combout  & (\ShiftLeft0~27_combout  & (\aluin2_A~28_combout ))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout ) # (\ShiftLeft0~21_combout )))) ) ) ) # ( \ShiftLeft0~25_combout  & ( 
// !\ShiftLeft0~26_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftLeft0~27_combout ))) # (\aluin2_A~29_combout  & (((\aluin2_A~28_combout  & \ShiftLeft0~21_combout )))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( 
// !\ShiftLeft0~26_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~27_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~21_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~27_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftLeft0~21_combout ),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N57
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \alufunc_A[1]~DUPLICATE_q  & ( \aluin2_A~8_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (\aluin1_A[26]~DUPLICATE_q ))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( \aluin2_A~8_combout  & ( !\alufunc_A[3]~DUPLICATE_q 
//  $ (((!alufunc_A[0] & !\aluin1_A[26]~DUPLICATE_q ))) ) ) ) # ( \alufunc_A[1]~DUPLICATE_q  & ( !\aluin2_A~8_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin1_A[26]~DUPLICATE_q ))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( 
// !\aluin2_A~8_combout  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[0]) # (!\aluin1_A[26]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\aluin1_A[26]~DUPLICATE_q ),
	.datae(!\alufunc_A[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h0F5A0AA05AF0A00A;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Selector26~1_combout  & ( pcpred_A[26] & ( (\Selector34~0_combout ) # (\Selector36~0_combout ) ) ) ) # ( !\Selector26~1_combout  & ( pcpred_A[26] & ( \Selector36~0_combout  ) ) ) # ( \Selector26~1_combout  & ( !pcpred_A[26] & ( 
// \Selector34~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector36~0_combout ),
	.datad(!\Selector34~0_combout ),
	.datae(!\Selector26~1_combout ),
	.dataf(!pcpred_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h000000FF0F0F0FFF;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \ShiftRight0~32_combout  & ( (!\aluin2_A~29_combout ) # (\ShiftRight0~33_combout ) ) ) # ( !\ShiftRight0~32_combout  & ( (\aluin2_A~29_combout  & \ShiftRight0~33_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftRight0~33_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N3
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( \Selector42~0_combout  & ( \Selector26~0_combout  & ( (!\Selector30~1_combout  & !\Selector26~2_combout ) ) ) ) # ( !\Selector42~0_combout  & ( \Selector26~0_combout  & ( !\Selector26~2_combout  ) ) ) # ( \Selector42~0_combout  
// & ( !\Selector26~0_combout  & ( (!\Selector26~2_combout  & ((!\aluin1_A[31]~DUPLICATE_q ) # (!\Selector30~1_combout ))) ) ) ) # ( !\Selector42~0_combout  & ( !\Selector26~0_combout  & ( (!\Selector26~2_combout  & ((!\aluin1_A[31]~DUPLICATE_q ) # 
// (!\Selector30~1_combout ))) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector30~1_combout ),
	.datad(!\Selector26~2_combout ),
	.datae(!\Selector42~0_combout ),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'hFA00FA00FF00F000;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \Selector26~4 (
// Equation(s):
// \Selector26~4_combout  = ( \Selector26~3_combout  & ( \Selector21~1_combout  & ( (!\aluin2_A~27_combout  & ((!\ShiftLeft0~48_combout ))) # (\aluin2_A~27_combout  & (!\ShiftLeft0~47_combout )) ) ) ) # ( \Selector26~3_combout  & ( !\Selector21~1_combout  ) 
// )

	.dataa(!\aluin2_A~27_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~47_combout ),
	.datad(!\ShiftLeft0~48_combout ),
	.datae(!\Selector26~3_combout ),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~4 .extended_lut = "off";
defparam \Selector26~4 .lut_mask = 64'h0000FFFF0000FA50;
defparam \Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \Selector26~5 (
// Equation(s):
// \Selector26~5_combout  = ( \Add4~53_sumout  & ( \Selector26~4_combout  & ( ((\Selector31~0_combout  & \Add3~53_sumout )) # (\Selector31~1_combout ) ) ) ) # ( !\Add4~53_sumout  & ( \Selector26~4_combout  & ( (\Selector31~0_combout  & \Add3~53_sumout ) ) ) 
// ) # ( \Add4~53_sumout  & ( !\Selector26~4_combout  ) ) # ( !\Add4~53_sumout  & ( !\Selector26~4_combout  ) )

	.dataa(gnd),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Add3~53_sumout ),
	.datae(!\Add4~53_sumout ),
	.dataf(!\Selector26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~5 .extended_lut = "off";
defparam \Selector26~5 .lut_mask = 64'hFFFFFFFF00330F3F;
defparam \Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \memaddr_M[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N26
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N48
cyclonev_lcell_comb \regs[8][26]~feeder (
// Equation(s):
// \regs[8][26]~feeder_combout  = ( \mem_fwd[26]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][26]~feeder .extended_lut = "off";
defparam \regs[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N49
dffeas \regs[8][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \regs[12][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N4
dffeas \regs[0][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N20
dffeas \regs[4][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N18
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \regs[4][26]~q  & ( \imem~16_combout  & ( (!\imem~13_combout ) # (\regs[0][26]~q ) ) ) ) # ( !\regs[4][26]~q  & ( \imem~16_combout  & ( (\imem~13_combout  & \regs[0][26]~q ) ) ) ) # ( \regs[4][26]~q  & ( !\imem~16_combout  & ( 
// (!\imem~13_combout  & ((\regs[12][26]~q ))) # (\imem~13_combout  & (\regs[8][26]~q )) ) ) ) # ( !\regs[4][26]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout  & ((\regs[12][26]~q ))) # (\imem~13_combout  & (\regs[8][26]~q )) ) ) )

	.dataa(!\regs[8][26]~q ),
	.datab(!\regs[12][26]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[0][26]~q ),
	.datae(!\regs[4][26]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N35
dffeas \regs[5][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N59
dffeas \regs[1][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N47
dffeas \regs[13][26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N14
dffeas \regs[9][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N12
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[9][26]~q  & ( \imem~16_combout  & ( (!\imem~13_Duplicate_255  & (\regs[5][26]~q )) # (\imem~13_Duplicate_255  & ((\regs[1][26]~q ))) ) ) ) # ( !\regs[9][26]~q  & ( \imem~16_combout  & ( (!\imem~13_Duplicate_255  & 
// (\regs[5][26]~q )) # (\imem~13_Duplicate_255  & ((\regs[1][26]~q ))) ) ) ) # ( \regs[9][26]~q  & ( !\imem~16_combout  & ( (\regs[13][26]~DUPLICATE_q ) # (\imem~13_Duplicate_255 ) ) ) ) # ( !\regs[9][26]~q  & ( !\imem~16_combout  & ( 
// (!\imem~13_Duplicate_255  & \regs[13][26]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[5][26]~q ),
	.datab(!\regs[1][26]~q ),
	.datac(!\imem~13_Duplicate_255 ),
	.datad(!\regs[13][26]~DUPLICATE_q ),
	.datae(!\regs[9][26]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \regs[15][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N59
dffeas \regs[3][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N44
dffeas \regs[11][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N37
dffeas \regs[7][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N36
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[7][26]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][26]~q ))) # (\imem~16_combout  & (\regs[3][26]~q )) ) ) ) # ( !\regs[7][26]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[11][26]~q ))) # 
// (\imem~16_combout  & (\regs[3][26]~q )) ) ) ) # ( \regs[7][26]~q  & ( !\imem~13_combout  & ( (\imem~16_combout ) # (\regs[15][26]~q ) ) ) ) # ( !\regs[7][26]~q  & ( !\imem~13_combout  & ( (\regs[15][26]~q  & !\imem~16_combout ) ) ) )

	.dataa(!\regs[15][26]~q ),
	.datab(!\regs[3][26]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[11][26]~q ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N12
cyclonev_lcell_comb \regs[6][26]~feeder (
// Equation(s):
// \regs[6][26]~feeder_combout  = ( \mem_fwd[26]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][26]~feeder .extended_lut = "off";
defparam \regs[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \regs[6][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N6
cyclonev_lcell_comb \regs[14][26]~feeder (
// Equation(s):
// \regs[14][26]~feeder_combout  = ( \mem_fwd[26]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][26]~feeder .extended_lut = "off";
defparam \regs[14][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N7
dffeas \regs[14][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N41
dffeas \regs[2][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N50
dffeas \regs[10][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N48
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \regs[10][26]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & (\regs[6][26]~q )) # (\imem~13_combout  & ((\regs[2][26]~q ))) ) ) ) # ( !\regs[10][26]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & (\regs[6][26]~q )) # 
// (\imem~13_combout  & ((\regs[2][26]~q ))) ) ) ) # ( \regs[10][26]~q  & ( !\imem~16_combout  & ( (\imem~13_combout ) # (\regs[14][26]~q ) ) ) ) # ( !\regs[10][26]~q  & ( !\imem~16_combout  & ( (\regs[14][26]~q  & !\imem~13_combout ) ) ) )

	.dataa(!\regs[6][26]~q ),
	.datab(!\regs[14][26]~q ),
	.datac(!\regs[2][26]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[10][26]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h330033FF550F550F;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~3_combout  & ( \Mux37~2_combout  & ( ((!\imem~18_combout  & ((\Mux37~1_combout ))) # (\imem~18_combout  & (\Mux37~0_combout ))) # (\imem~17_combout ) ) ) ) # ( !\Mux37~3_combout  & ( \Mux37~2_combout  & ( (!\imem~18_combout  & 
// (!\imem~17_combout  & ((\Mux37~1_combout )))) # (\imem~18_combout  & (((\Mux37~0_combout )) # (\imem~17_combout ))) ) ) ) # ( \Mux37~3_combout  & ( !\Mux37~2_combout  & ( (!\imem~18_combout  & (((\Mux37~1_combout )) # (\imem~17_combout ))) # 
// (\imem~18_combout  & (!\imem~17_combout  & (\Mux37~0_combout ))) ) ) ) # ( !\Mux37~3_combout  & ( !\Mux37~2_combout  & ( (!\imem~17_combout  & ((!\imem~18_combout  & ((\Mux37~1_combout ))) # (\imem~18_combout  & (\Mux37~0_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux37~0_combout ),
	.datad(!\Mux37~1_combout ),
	.datae(!\Mux37~3_combout ),
	.dataf(!\Mux37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
cyclonev_lcell_comb \RTval_D[26]~9 (
// Equation(s):
// \RTval_D[26]~9_combout  = ( \rt_match_A~combout  & ( \Selector26~5_combout  ) ) # ( !\rt_match_A~combout  & ( (!\rt_match_M~combout  & (\Mux37~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[26]~22_combout ))) ) )

	.dataa(!\Mux37~4_combout ),
	.datab(!\mem_fwd[26]~22_combout ),
	.datac(!\Selector26~5_combout ),
	.datad(!\rt_match_M~combout ),
	.datae(gnd),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[26]~9 .extended_lut = "off";
defparam \RTval_D[26]~9 .lut_mask = 64'h553355330F0F0F0F;
defparam \RTval_D[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \RTreg_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[26]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[26] .is_wysiwyg = "true";
defparam \RTreg_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400000200008000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y25_N56
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N54
cyclonev_lcell_comb \mem_fwd[26]~21 (
// Equation(s):
// \mem_fwd[26]~21_combout  = ( dmem_rtl_0_bypass[81] & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!dmem_rtl_0_bypass[82]) # (((\dmem~6_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (dmem_rtl_0_bypass[82] & (!\dmem~6_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!dmem_rtl_0_bypass[82]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (dmem_rtl_0_bypass[82] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & !\dmem~6_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[82]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[81]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[26]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[26]~21 .extended_lut = "off";
defparam \mem_fwd[26]~21 .lut_mask = 64'h0400AEFF1500BFFF;
defparam \mem_fwd[26]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N0
cyclonev_lcell_comb \mem_fwd[26]~22 (
// Equation(s):
// \mem_fwd[26]~22_combout  = ( \mem_fwd[26]~21_combout  & ( (((\memaddr_M[26]~DUPLICATE_q  & !\ldmem_M~q )) # (\mem_fwd[29]~1_combout )) # (\mem_fwd[31]~6_combout ) ) ) # ( !\mem_fwd[26]~21_combout  & ( ((\memaddr_M[26]~DUPLICATE_q  & !\ldmem_M~q )) # 
// (\mem_fwd[31]~6_combout ) ) )

	.dataa(!\mem_fwd[31]~6_combout ),
	.datab(!\mem_fwd[29]~1_combout ),
	.datac(!\memaddr_M[26]~DUPLICATE_q ),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[26]~22 .extended_lut = "off";
defparam \mem_fwd[26]~22 .lut_mask = 64'h5F555F557F777F77;
defparam \mem_fwd[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N9
cyclonev_lcell_comb \aluin2_A~34 (
// Equation(s):
// \aluin2_A~34_combout  = ( \Mux37~4_combout  & ( (!\rt_match_M~combout ) # (\mem_fwd[26]~22_combout ) ) ) # ( !\Mux37~4_combout  & ( (\mem_fwd[26]~22_combout  & \rt_match_M~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[26]~22_combout ),
	.datad(!\rt_match_M~combout ),
	.datae(gnd),
	.dataf(!\Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~34 .extended_lut = "off";
defparam \aluin2_A~34 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \aluin2_A[26]_NEW_REG946 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[26]_OTERM947 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26]_NEW_REG946 .is_wysiwyg = "true";
defparam \aluin2_A[26]_NEW_REG946 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N2
dffeas \memaddr_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26] .is_wysiwyg = "true";
defparam \memaddr_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N3
cyclonev_lcell_comb \aluin2_A~8 (
// Equation(s):
// \aluin2_A~8_combout  = ( memaddr_M[26] & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & (((\RTreg_A[6]_OTERM381 )) # (\aluin2_A[26]_OTERM947 ))) # (\aluin2_A[4]_OTERM307  & (((\aluin2_A[22]_OTERM931 )))) ) ) ) # ( !memaddr_M[26] & ( 
// \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & (\aluin2_A[26]_OTERM947  & (!\RTreg_A[6]_OTERM381 ))) # (\aluin2_A[4]_OTERM307  & (((\aluin2_A[22]_OTERM931 )))) ) ) ) # ( memaddr_M[26] & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( 
// (!\aluin2_A[4]_OTERM307  & ((\RTreg_A[6]_OTERM381 ) # (\aluin2_A[26]_OTERM947 ))) ) ) ) # ( !memaddr_M[26] & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & (\aluin2_A[26]_OTERM947  & !\RTreg_A[6]_OTERM381 )) ) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(!\aluin2_A[26]_OTERM947 ),
	.datac(!\RTreg_A[6]_OTERM381 ),
	.datad(!\aluin2_A[22]_OTERM931 ),
	.datae(!memaddr_M[26]),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~8 .extended_lut = "off";
defparam \aluin2_A~8 .lut_mask = 64'h20202A2A20752A7F;
defparam \aluin2_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N42
cyclonev_lcell_comb \RSval_D[26]~49 (
// Equation(s):
// \RSval_D[26]~49_combout  = ( \Add3~53_sumout  & ( \Selector26~4_combout  & ( \Selector31~0_combout  ) ) ) # ( \Add3~53_sumout  & ( !\Selector26~4_combout  ) ) # ( !\Add3~53_sumout  & ( !\Selector26~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector31~0_combout ),
	.datad(gnd),
	.datae(!\Add3~53_sumout ),
	.dataf(!\Selector26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[26]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[26]~49 .extended_lut = "off";
defparam \RSval_D[26]~49 .lut_mask = 64'hFFFFFFFF00000F0F;
defparam \RSval_D[26]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \rs_match_M~_Duplicate_Duplicate_9 (
// Equation(s):
// \rs_match_M~_Duplicate_2_Duplicate_10  = ( destreg_M[2] & ( \imem~89_Duplicate_153  & ( (!\Equal0~0_combout  & (\rs_match_M~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) ) # ( !destreg_M[2] & ( !\imem~89_Duplicate_153  & ( 
// (!\Equal0~0_combout  & (\rs_match_M~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\Equal0~0_combout ),
	.datac(!\rs_match_M~0_combout ),
	.datad(!\imem~88_Duplicate_150 ),
	.datae(!destreg_M[2]),
	.dataf(!\imem~89_Duplicate_153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~_Duplicate_2_Duplicate_10 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~_Duplicate_Duplicate_9 .extended_lut = "off";
defparam \rs_match_M~_Duplicate_Duplicate_9 .lut_mask = 64'h0804000000000804;
defparam \rs_match_M~_Duplicate_Duplicate_9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N46
dffeas \regs[13][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \Mux5~1_Duplicate (
// Equation(s):
// \Mux5~1_Duplicate_5  = ( \imem~87_combout  & ( \imem~89_combout  & ( \regs[5][26]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_combout  & ( \regs[13][26]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_combout  & ( \regs[1][26]~q  ) ) ) # ( !\imem~87_combout 
//  & ( !\imem~89_combout  & ( \regs[9][26]~q  ) ) )

	.dataa(!\regs[1][26]~q ),
	.datab(!\regs[9][26]~q ),
	.datac(!\regs[13][26]~q ),
	.datad(!\regs[5][26]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1_Duplicate .extended_lut = "off";
defparam \Mux5~1_Duplicate .lut_mask = 64'h333355550F0F00FF;
defparam \Mux5~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[12][26]~q  & ( \imem~89_Duplicate_174  & ( (!\imem~87_combout ) # (\regs[4][26]~q ) ) ) ) # ( !\regs[12][26]~q  & ( \imem~89_Duplicate_174  & ( (\regs[4][26]~q  & \imem~87_combout ) ) ) ) # ( \regs[12][26]~q  & ( 
// !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & (\regs[8][26]~q )) # (\imem~87_combout  & ((\regs[0][26]~q ))) ) ) ) # ( !\regs[12][26]~q  & ( !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & (\regs[8][26]~q )) # (\imem~87_combout  & ((\regs[0][26]~q 
// ))) ) ) )

	.dataa(!\regs[8][26]~q ),
	.datab(!\regs[0][26]~q ),
	.datac(!\regs[4][26]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[12][26]~q ),
	.dataf(!\imem~89_Duplicate_174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N42
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[11][26]~q  & ( \imem~89_Duplicate_165  & ( (!\imem~87_combout  & (\regs[15][26]~q )) # (\imem~87_combout  & ((\regs[7][26]~q ))) ) ) ) # ( !\regs[11][26]~q  & ( \imem~89_Duplicate_165  & ( (!\imem~87_combout  & (\regs[15][26]~q 
// )) # (\imem~87_combout  & ((\regs[7][26]~q ))) ) ) ) # ( \regs[11][26]~q  & ( !\imem~89_Duplicate_165  & ( (!\imem~87_combout ) # (\regs[3][26]~q ) ) ) ) # ( !\regs[11][26]~q  & ( !\imem~89_Duplicate_165  & ( (\regs[3][26]~q  & \imem~87_combout ) ) ) )

	.dataa(!\regs[15][26]~q ),
	.datab(!\regs[7][26]~q ),
	.datac(!\regs[3][26]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\imem~89_Duplicate_165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N48
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \regs[14][26]~q  & ( \imem~89_Duplicate_174  & ( (!\imem~87_combout ) # (\regs[6][26]~q ) ) ) ) # ( !\regs[14][26]~q  & ( \imem~89_Duplicate_174  & ( (\regs[6][26]~q  & \imem~87_combout ) ) ) ) # ( \regs[14][26]~q  & ( 
// !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & (\regs[10][26]~q )) # (\imem~87_combout  & ((\regs[2][26]~q ))) ) ) ) # ( !\regs[14][26]~q  & ( !\imem~89_Duplicate_174  & ( (!\imem~87_combout  & (\regs[10][26]~q )) # (\imem~87_combout  & 
// ((\regs[2][26]~q ))) ) ) )

	.dataa(!\regs[6][26]~q ),
	.datab(!\regs[10][26]~q ),
	.datac(!\regs[2][26]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\imem~89_Duplicate_174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N36
cyclonev_lcell_comb \RSval_D[26]~48 (
// Equation(s):
// \RSval_D[26]~48_combout  = ( \Mux5~3_combout  & ( \Mux5~2_combout  & ( ((!\imem~88_combout  & ((\Mux5~0_combout ))) # (\imem~88_combout  & (\Mux5~1_Duplicate_5 ))) # (\imem~135_combout ) ) ) ) # ( !\Mux5~3_combout  & ( \Mux5~2_combout  & ( 
// (!\imem~135_combout  & ((!\imem~88_combout  & ((\Mux5~0_combout ))) # (\imem~88_combout  & (\Mux5~1_Duplicate_5 )))) # (\imem~135_combout  & (!\imem~88_combout )) ) ) ) # ( \Mux5~3_combout  & ( !\Mux5~2_combout  & ( (!\imem~135_combout  & 
// ((!\imem~88_combout  & ((\Mux5~0_combout ))) # (\imem~88_combout  & (\Mux5~1_Duplicate_5 )))) # (\imem~135_combout  & (\imem~88_combout )) ) ) ) # ( !\Mux5~3_combout  & ( !\Mux5~2_combout  & ( (!\imem~135_combout  & ((!\imem~88_combout  & 
// ((\Mux5~0_combout ))) # (\imem~88_combout  & (\Mux5~1_Duplicate_5 )))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_combout ),
	.datac(!\Mux5~1_Duplicate_5 ),
	.datad(!\Mux5~0_combout ),
	.datae(!\Mux5~3_combout ),
	.dataf(!\Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[26]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[26]~48 .extended_lut = "off";
defparam \RSval_D[26]~48 .lut_mask = 64'h028A139B46CE57DF;
defparam \RSval_D[26]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \RSval_D[26]~54 (
// Equation(s):
// \RSval_D[26]~54_combout  = ( !\rs_match_M~_Duplicate_2_Duplicate_10  & ( (!\rs_match_A~_Duplicate_3  & ((((\RSval_D[26]~48_combout ))))) # (\rs_match_A~_Duplicate_3  & ((((\Add4~53_sumout  & \Selector31~1_combout )) # (\RSval_D[26]~49_combout )))) ) ) # ( 
// \rs_match_M~_Duplicate_2_Duplicate_10  & ( (!\rs_match_A~_Duplicate_3  & ((((\mem_fwd[26]~22_combout ))))) # (\rs_match_A~_Duplicate_3  & ((((\Add4~53_sumout  & \Selector31~1_combout )) # (\RSval_D[26]~49_combout )))) ) )

	.dataa(!\Add4~53_sumout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\mem_fwd[26]~22_combout ),
	.datad(!\RSval_D[26]~49_combout ),
	.datae(!\rs_match_M~_Duplicate_2_Duplicate_10 ),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(!\RSval_D[26]~48_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[26]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[26]~54 .extended_lut = "on";
defparam \RSval_D[26]~54 .lut_mask = 64'h0F0F0F0F11FF11FF;
defparam \RSval_D[26]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N55
dffeas \aluin1_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[26]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26] .is_wysiwyg = "true";
defparam \aluin1_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N57
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \aluin2_A~6_combout  & ( (aluin1_A[28] & (!\aluin2_A~7_combout  $ (\aluin1_A[27]~DUPLICATE_q ))) ) ) # ( !\aluin2_A~6_combout  & ( (!aluin1_A[28] & (!\aluin2_A~7_combout  $ (\aluin1_A[27]~DUPLICATE_q ))) ) )

	.dataa(!\aluin2_A~7_combout ),
	.datab(gnd),
	.datac(!aluin1_A[28]),
	.datad(!\aluin1_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( aluin1_A[25] & ( \aluin2_A~10_combout  & ( (\aluin1_A[24]~DUPLICATE_q  & \aluin2_A~9_combout ) ) ) ) # ( !aluin1_A[25] & ( \aluin2_A~10_combout  & ( (\aluin1_A[24]~DUPLICATE_q  & !\aluin2_A~9_combout ) ) ) ) # ( aluin1_A[25] & ( 
// !\aluin2_A~10_combout  & ( (!\aluin1_A[24]~DUPLICATE_q  & \aluin2_A~9_combout ) ) ) ) # ( !aluin1_A[25] & ( !\aluin2_A~10_combout  & ( (!\aluin1_A[24]~DUPLICATE_q  & !\aluin2_A~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[24]~DUPLICATE_q ),
	.datad(!\aluin2_A~9_combout ),
	.datae(!aluin1_A[25]),
	.dataf(!\aluin2_A~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hF00000F00F00000F;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N18
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \LessThan1~1_combout  & ( (\LessThan1~0_combout  & (!aluin1_A[26] $ (\aluin2_A~8_combout ))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[26]),
	.datac(!\aluin2_A~8_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h0000000000C300C3;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \aluin2_A~3_combout  ) + ( aluin1_A[31] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!aluin1_A[31]),
	.datac(!\aluin2_A~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( !\aluin1_A[31]~DUPLICATE_q  $ (\aluin2_A~3_combout ) ) + ( \Add4~39  ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\aluin2_A~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(\Add4~39 ),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h000000000000F00F;
defparam \Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N15
cyclonev_lcell_comb \Selector21~6 (
// Equation(s):
// \Selector21~6_combout  = ( \Add4~33_sumout  & ( (!\Selector21~5_combout ) # (((\Selector31~0_combout  & \Add3~33_sumout )) # (\Selector31~1_combout )) ) ) # ( !\Add4~33_sumout  & ( (!\Selector21~5_combout ) # ((\Selector31~0_combout  & \Add3~33_sumout )) 
// ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Add3~33_sumout ),
	.datac(!\Selector21~5_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(gnd),
	.dataf(!\Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~6 .extended_lut = "off";
defparam \Selector21~6 .lut_mask = 64'hF1F1F1F1F1FFF1FF;
defparam \Selector21~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N38
dffeas \memaddr_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31] .is_wysiwyg = "true";
defparam \memaddr_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N50
dffeas \regs[7][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N22
dffeas \regs[4][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \regs[5][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \regs[6][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N6
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \regs[6][31]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[4][31]~q ) ) ) ) # ( !\regs[6][31]~q  & ( \imem~18_combout  & ( (\regs[4][31]~q  & !\imem~17_combout ) ) ) ) # ( \regs[6][31]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & ((\regs[5][31]~q ))) # (\imem~17_combout  & (\regs[7][31]~q )) ) ) ) # ( !\regs[6][31]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & ((\regs[5][31]~q ))) # (\imem~17_combout  & (\regs[7][31]~q )) ) ) )

	.dataa(!\regs[7][31]~q ),
	.datab(!\regs[4][31]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[5][31]~q ),
	.datae(!\regs[6][31]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N53
dffeas \regs[0][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \regs[2][31]~feeder (
// Equation(s):
// \regs[2][31]~feeder_combout  = ( \mem_fwd[31]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][31]~feeder .extended_lut = "off";
defparam \regs[2][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N14
dffeas \regs[2][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N22
dffeas \regs[3][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N32
dffeas \regs[1][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \regs[1][31]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & ((\regs[3][31]~q ))) # (\imem~18_combout  & (\regs[2][31]~q )) ) ) ) # ( !\regs[1][31]~q  & ( \imem~17_combout  & ( (!\imem~18_combout  & ((\regs[3][31]~q ))) # 
// (\imem~18_combout  & (\regs[2][31]~q )) ) ) ) # ( \regs[1][31]~q  & ( !\imem~17_combout  & ( (!\imem~18_combout ) # (\regs[0][31]~q ) ) ) ) # ( !\regs[1][31]~q  & ( !\imem~17_combout  & ( (\regs[0][31]~q  & \imem~18_combout ) ) ) )

	.dataa(!\regs[0][31]~q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs[2][31]~q ),
	.datad(!\regs[3][31]~q ),
	.datae(!\regs[1][31]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \regs[12][31]~feeder (
// Equation(s):
// \regs[12][31]~feeder_combout  = ( \mem_fwd[31]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][31]~feeder .extended_lut = "off";
defparam \regs[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \regs[12][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N47
dffeas \regs[13][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N40
dffeas \regs[15][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N8
dffeas \regs[14][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \regs[14][31]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[12][31]~q ) ) ) ) # ( !\regs[14][31]~q  & ( \imem~18_combout  & ( (\regs[12][31]~q  & !\imem~17_combout ) ) ) ) # ( \regs[14][31]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[13][31]~q )) # (\imem~17_combout  & ((\regs[15][31]~q ))) ) ) ) # ( !\regs[14][31]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[13][31]~q )) # (\imem~17_combout  & ((\regs[15][31]~q ))) ) ) )

	.dataa(!\regs[12][31]~q ),
	.datab(!\regs[13][31]~q ),
	.datac(!\regs[15][31]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N14
dffeas \regs[8][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \regs[9][31]~feeder (
// Equation(s):
// \regs[9][31]~feeder_combout  = ( \mem_fwd[31]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][31]~feeder .extended_lut = "off";
defparam \regs[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \regs[9][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \regs[11][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N50
dffeas \regs[10][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \regs[10][31]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[8][31]~q ) ) ) ) # ( !\regs[10][31]~q  & ( \imem~18_combout  & ( (\regs[8][31]~q  & !\imem~17_combout ) ) ) ) # ( \regs[10][31]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[9][31]~q )) # (\imem~17_combout  & ((\regs[11][31]~q ))) ) ) ) # ( !\regs[10][31]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[9][31]~q )) # (\imem~17_combout  & ((\regs[11][31]~q ))) ) ) )

	.dataa(!\regs[8][31]~q ),
	.datab(!\regs[9][31]~q ),
	.datac(!\regs[11][31]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[10][31]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h330F330F550055FF;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \Mux32~3_combout  & ( \Mux32~2_combout  & ( (!\imem~16_combout ) # ((!\imem~13_combout  & (\Mux32~1_combout )) # (\imem~13_combout  & ((\Mux32~0_combout )))) ) ) ) # ( !\Mux32~3_combout  & ( \Mux32~2_combout  & ( (!\imem~13_combout  
// & (\imem~16_combout  & (\Mux32~1_combout ))) # (\imem~13_combout  & ((!\imem~16_combout ) # ((\Mux32~0_combout )))) ) ) ) # ( \Mux32~3_combout  & ( !\Mux32~2_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout ) # ((\Mux32~1_combout )))) # 
// (\imem~13_combout  & (\imem~16_combout  & ((\Mux32~0_combout )))) ) ) ) # ( !\Mux32~3_combout  & ( !\Mux32~2_combout  & ( (\imem~16_combout  & ((!\imem~13_combout  & (\Mux32~1_combout )) # (\imem~13_combout  & ((\Mux32~0_combout ))))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux32~1_combout ),
	.datad(!\Mux32~0_combout ),
	.datae(!\Mux32~3_combout ),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \RTval_D[31]~4 (
// Equation(s):
// \RTval_D[31]~4_combout  = ( \rt_match_A~combout  & ( \Selector21~6_combout  ) ) # ( !\rt_match_A~combout  & ( (!\rt_match_M~combout  & ((\Mux32~4_combout ))) # (\rt_match_M~combout  & (\mem_fwd[31]~7_combout )) ) )

	.dataa(!\Selector21~6_combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\mem_fwd[31]~7_combout ),
	.datad(!\Mux32~4_combout ),
	.datae(gnd),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[31]~4 .extended_lut = "off";
defparam \RTval_D[31]~4 .lut_mask = 64'h03CF03CF55555555;
defparam \RTval_D[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N2
dffeas \RTreg_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[31]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[31] .is_wysiwyg = "true";
defparam \RTreg_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N41
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N38
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N56
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322485442126480000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \mem_fwd[31]~5 (
// Equation(s):
// \mem_fwd[31]~5_combout  = ( dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (((!dmem_rtl_0_bypass[92]) # (\dmem~6_combout )) # 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (dmem_rtl_0_bypass[92] & (!\dmem~6_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!dmem_rtl_0_bypass[92]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & (dmem_rtl_0_bypass[92] & !\dmem~6_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(!dmem_rtl_0_bypass[92]),
	.datad(!\dmem~6_combout ),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[31]~5 .extended_lut = "off";
defparam \mem_fwd[31]~5 .lut_mask = 64'h0100F1FF0B00FBFF;
defparam \mem_fwd[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N51
cyclonev_lcell_comb \mem_fwd[31]~7 (
// Equation(s):
// \mem_fwd[31]~7_combout  = ( \mem_fwd[31]~5_combout  & ( \mem_fwd[29]~1_combout  ) ) # ( !\mem_fwd[31]~5_combout  & ( \mem_fwd[29]~1_combout  & ( ((memaddr_M[31] & !\ldmem_M~q )) # (\mem_fwd[31]~6_combout ) ) ) ) # ( \mem_fwd[31]~5_combout  & ( 
// !\mem_fwd[29]~1_combout  & ( ((memaddr_M[31] & !\ldmem_M~q )) # (\mem_fwd[31]~6_combout ) ) ) ) # ( !\mem_fwd[31]~5_combout  & ( !\mem_fwd[29]~1_combout  & ( ((memaddr_M[31] & !\ldmem_M~q )) # (\mem_fwd[31]~6_combout ) ) ) )

	.dataa(!memaddr_M[31]),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(!\mem_fwd[31]~6_combout ),
	.datae(!\mem_fwd[31]~5_combout ),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[31]~7 .extended_lut = "off";
defparam \mem_fwd[31]~7 .lut_mask = 64'h50FF50FF50FFFFFF;
defparam \mem_fwd[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N33
cyclonev_lcell_comb \aluin2_A~32 (
// Equation(s):
// \aluin2_A~32_combout  = ( \Mux32~4_combout  & ( (!\rt_match_M~combout ) # (\mem_fwd[31]~7_combout ) ) ) # ( !\Mux32~4_combout  & ( (\mem_fwd[31]~7_combout  & \rt_match_M~combout ) ) )

	.dataa(!\mem_fwd[31]~7_combout ),
	.datab(gnd),
	.datac(!\rt_match_M~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~32 .extended_lut = "off";
defparam \aluin2_A~32 .lut_mask = 64'h05050505F5F5F5F5;
defparam \aluin2_A~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N35
dffeas \aluin2_A[31]_NEW_REG940 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[31]_OTERM941 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[31]_NEW_REG940 .is_wysiwyg = "true";
defparam \aluin2_A[31]_NEW_REG940 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \aluin2_A~3 (
// Equation(s):
// \aluin2_A~3_combout  = ( \RTreg_A[6]_OTERM381  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & (memaddr_M[31])) # (\aluin2_A[4]_OTERM307  & ((\aluin2_A[22]_OTERM931 ))) ) ) ) # ( !\RTreg_A[6]_OTERM381  & ( 
// \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & (\aluin2_A[31]_OTERM941 )) # (\aluin2_A[4]_OTERM307  & ((\aluin2_A[22]_OTERM931 ))) ) ) ) # ( \RTreg_A[6]_OTERM381  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (memaddr_M[31] & 
// !\aluin2_A[4]_OTERM307 ) ) ) ) # ( !\RTreg_A[6]_OTERM381  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (\aluin2_A[31]_OTERM941  & !\aluin2_A[4]_OTERM307 ) ) ) )

	.dataa(!\aluin2_A[31]_OTERM941 ),
	.datab(!memaddr_M[31]),
	.datac(!\aluin2_A[22]_OTERM931 ),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(!\RTreg_A[6]_OTERM381 ),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~3 .extended_lut = "off";
defparam \aluin2_A~3 .lut_mask = 64'h55003300550F330F;
defparam \aluin2_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N39
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (aluin1_A[29] & !\aluin2_A~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[29]),
	.datad(!\aluin2_A~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0F000F000F000F00;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \Selector52~8 (
// Equation(s):
// \Selector52~8_combout  = ( \aluin2_A~3_combout  & ( \LessThan1~3_combout  & ( (!alufunc_A[0] & (!\aluin1_A[30]~DUPLICATE_q  & (\aluin2_A~4_combout  & aluin1_A[31]))) ) ) ) # ( !\aluin2_A~3_combout  & ( \LessThan1~3_combout  & ( (!alufunc_A[0] & 
// (((!\aluin1_A[30]~DUPLICATE_q  & \aluin2_A~4_combout )) # (aluin1_A[31]))) ) ) ) # ( \aluin2_A~3_combout  & ( !\LessThan1~3_combout  & ( (!alufunc_A[0] & (aluin1_A[31] & ((!\aluin1_A[30]~DUPLICATE_q ) # (\aluin2_A~4_combout )))) ) ) ) # ( 
// !\aluin2_A~3_combout  & ( !\LessThan1~3_combout  & ( (!alufunc_A[0] & ((!\aluin1_A[30]~DUPLICATE_q ) # ((aluin1_A[31]) # (\aluin2_A~4_combout )))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!\aluin2_A~4_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\aluin2_A~3_combout ),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~8 .extended_lut = "off";
defparam \Selector52~8 .lut_mask = 64'h8AAA008A08AA0008;
defparam \Selector52~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N12
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \aluin2_A~6_combout  & ( (aluin1_A[28] & (!\aluin2_A~7_combout  & \aluin1_A[27]~DUPLICATE_q )) ) ) # ( !\aluin2_A~6_combout  & ( ((!\aluin2_A~7_combout  & \aluin1_A[27]~DUPLICATE_q )) # (aluin1_A[28]) ) )

	.dataa(gnd),
	.datab(!aluin1_A[28]),
	.datac(!\aluin2_A~7_combout ),
	.datad(!\aluin1_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h33F333F300300030;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( aluin1_A[24] & ( \aluin2_A~10_combout  & ( (!\aluin2_A~9_combout  & aluin1_A[25]) ) ) ) # ( !aluin1_A[24] & ( \aluin2_A~10_combout  & ( (!\aluin2_A~9_combout  & aluin1_A[25]) ) ) ) # ( aluin1_A[24] & ( !\aluin2_A~10_combout  & ( 
// (!\aluin2_A~9_combout ) # (aluin1_A[25]) ) ) ) # ( !aluin1_A[24] & ( !\aluin2_A~10_combout  & ( (!\aluin2_A~9_combout  & aluin1_A[25]) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~9_combout ),
	.datac(!aluin1_A[25]),
	.datad(gnd),
	.datae(!aluin1_A[24]),
	.dataf(!\aluin2_A~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0C0CCFCF0C0C0C0C;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N21
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \LessThan1~6_combout  & ( (!\LessThan1~5_combout  & ((!\LessThan1~0_combout ) # ((\aluin2_A~8_combout  & !aluin1_A[26])))) ) ) # ( !\LessThan1~6_combout  & ( (!\LessThan1~5_combout  & (((!aluin1_A[26]) # (!\LessThan1~0_combout )) 
// # (\aluin2_A~8_combout ))) ) )

	.dataa(!\aluin2_A~8_combout ),
	.datab(!aluin1_A[26]),
	.datac(!\LessThan1~5_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'hF0D0F0D0F040F040;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N51
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \aluin2_A~11_combout  & ( (aluin1_A[22] & (!\aluin2_A~12_combout  & aluin1_A[23])) ) ) # ( !\aluin2_A~11_combout  & ( ((aluin1_A[22] & !\aluin2_A~12_combout )) # (aluin1_A[23]) ) )

	.dataa(gnd),
	.datab(!aluin1_A[22]),
	.datac(!\aluin2_A~12_combout ),
	.datad(!aluin1_A[23]),
	.datae(gnd),
	.dataf(!\aluin2_A~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h30FF30FF00300030;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N33
cyclonev_lcell_comb \Selector52~9 (
// Equation(s):
// \Selector52~9_combout  = ( \LessThan1~8_combout  & ( (!\LessThan1~4_combout  & (\Selector52~8_combout  & \LessThan1~7_combout )) ) ) # ( !\LessThan1~8_combout  & ( (\Selector52~8_combout  & \LessThan1~7_combout ) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(gnd),
	.datac(!\Selector52~8_combout ),
	.datad(!\LessThan1~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~9 .extended_lut = "off";
defparam \Selector52~9 .lut_mask = 64'h000F000F000A000A;
defparam \Selector52~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \aluin2_A~20_combout  & ( aluin1_A[12] & ( (\aluin1_A[14]~DUPLICATE_q  & ((!\aluin2_A~21_combout  & ((!\aluin2_A~22_combout ) # (\aluin1_A[13]~DUPLICATE_q ))) # (\aluin2_A~21_combout  & (!\aluin2_A~22_combout  & 
// \aluin1_A[13]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A~20_combout  & ( aluin1_A[12] & ( ((!\aluin2_A~21_combout  & ((!\aluin2_A~22_combout ) # (\aluin1_A[13]~DUPLICATE_q ))) # (\aluin2_A~21_combout  & (!\aluin2_A~22_combout  & \aluin1_A[13]~DUPLICATE_q ))) # 
// (\aluin1_A[14]~DUPLICATE_q ) ) ) ) # ( \aluin2_A~20_combout  & ( !aluin1_A[12] & ( (\aluin1_A[14]~DUPLICATE_q  & (!\aluin2_A~21_combout  & \aluin1_A[13]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A~20_combout  & ( !aluin1_A[12] & ( ((!\aluin2_A~21_combout  & 
// \aluin1_A[13]~DUPLICATE_q )) # (\aluin1_A[14]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[14]~DUPLICATE_q ),
	.datab(!\aluin2_A~21_combout ),
	.datac(!\aluin2_A~22_combout ),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(!\aluin2_A~20_combout ),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h55DD0044D5FD4054;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \aluin1_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4] .is_wysiwyg = "true";
defparam \aluin1_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \aluin2_A~2_combout  & ( (aluin1_A[5] & (!\aluin2_A~27_combout  & aluin1_A[4])) ) ) # ( !\aluin2_A~2_combout  & ( ((!\aluin2_A~27_combout  & aluin1_A[4])) # (aluin1_A[5]) ) )

	.dataa(!aluin1_A[5]),
	.datab(gnd),
	.datac(!\aluin2_A~27_combout ),
	.datad(!aluin1_A[4]),
	.datae(gnd),
	.dataf(!\aluin2_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h55F555F500500050;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \aluin2_A~26_combout  & ( (aluin1_A[9] & !\aluin2_A~25_combout ) ) ) # ( !\aluin2_A~26_combout  & ( (!\aluin1_A[8]~DUPLICATE_q  & (aluin1_A[9] & !\aluin2_A~25_combout )) # (\aluin1_A[8]~DUPLICATE_q  & ((!\aluin2_A~25_combout ) # 
// (aluin1_A[9]))) ) )

	.dataa(gnd),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!aluin1_A[9]),
	.datad(!\aluin2_A~25_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h3F033F030F000F00;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N57
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( \LessThan1~17_combout  & ( (!aluin1_A[11] & (!\aluin2_A~23_combout  & ((!\aluin2_A~24_combout ) # (aluin1_A[10])))) # (aluin1_A[11] & (((!\aluin2_A~23_combout ) # (!\aluin2_A~24_combout )) # (aluin1_A[10]))) ) ) # ( 
// !\LessThan1~17_combout  & ( (!aluin1_A[11] & (aluin1_A[10] & (!\aluin2_A~23_combout  & !\aluin2_A~24_combout ))) # (aluin1_A[11] & ((!\aluin2_A~23_combout ) # ((aluin1_A[10] & !\aluin2_A~24_combout )))) ) )

	.dataa(!aluin1_A[11]),
	.datab(!aluin1_A[10]),
	.datac(!\aluin2_A~23_combout ),
	.datad(!\aluin2_A~24_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h71507150F571F571;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N38
dffeas \aluin1_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6] .is_wysiwyg = "true";
defparam \aluin1_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N45
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( aluin1_A[7] & ( (!\aluin2_A~0_combout ) # ((aluin1_A[6] & !\aluin2_A~1_combout )) ) ) # ( !aluin1_A[7] & ( (aluin1_A[6] & (!\aluin2_A~0_combout  & !\aluin2_A~1_combout )) ) )

	.dataa(!aluin1_A[6]),
	.datab(gnd),
	.datac(!\aluin2_A~0_combout ),
	.datad(!\aluin2_A~1_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h50005000F5F0F5F0;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \Equal6~7 (
// Equation(s):
// \Equal6~7_combout  = ( \aluin2_A~0_combout  & ( (aluin1_A[7] & (!aluin1_A[6] $ (\aluin2_A~1_combout ))) ) ) # ( !\aluin2_A~0_combout  & ( (!aluin1_A[7] & (!aluin1_A[6] $ (\aluin2_A~1_combout ))) ) )

	.dataa(!aluin1_A[7]),
	.datab(gnd),
	.datac(!aluin1_A[6]),
	.datad(!\aluin2_A~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~7 .extended_lut = "off";
defparam \Equal6~7 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \RSval_D[1]~0_combout  & ( \aluin2_A~30_combout  & ( (\RSval_D[0]~1_combout  & !\aluin2_A~31_combout ) ) ) ) # ( \RSval_D[1]~0_combout  & ( !\aluin2_A~30_combout  ) ) # ( !\RSval_D[1]~0_combout  & ( !\aluin2_A~30_combout  & ( 
// (\RSval_D[0]~1_combout  & !\aluin2_A~31_combout ) ) ) )

	.dataa(!\RSval_D[0]~1_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~31_combout ),
	.datad(gnd),
	.datae(!\RSval_D[1]~0_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h5050FFFF00005050;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \Equal6~6 (
// Equation(s):
// \Equal6~6_combout  = ( \aluin2_A~2_combout  & ( (aluin1_A[5] & (!aluin1_A[4] $ (\aluin2_A~27_combout ))) ) ) # ( !\aluin2_A~2_combout  & ( (!aluin1_A[5] & (!aluin1_A[4] $ (\aluin2_A~27_combout ))) ) )

	.dataa(!aluin1_A[5]),
	.datab(gnd),
	.datac(!aluin1_A[4]),
	.datad(!\aluin2_A~27_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~6 .extended_lut = "off";
defparam \Equal6~6 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \aluin2_A~28_combout  & ( \aluin2_A~29_combout  & ( (aluin1_A[2] & (\LessThan1~13_combout  & (\Equal6~6_combout  & aluin1_A[3]))) ) ) ) # ( !\aluin2_A~28_combout  & ( \aluin2_A~29_combout  & ( (\Equal6~6_combout  & 
// (((aluin1_A[2] & \LessThan1~13_combout )) # (aluin1_A[3]))) ) ) ) # ( \aluin2_A~28_combout  & ( !\aluin2_A~29_combout  & ( (\Equal6~6_combout  & (aluin1_A[3] & ((\LessThan1~13_combout ) # (aluin1_A[2])))) ) ) ) # ( !\aluin2_A~28_combout  & ( 
// !\aluin2_A~29_combout  & ( (\Equal6~6_combout  & (((aluin1_A[3]) # (\LessThan1~13_combout )) # (aluin1_A[2]))) ) ) )

	.dataa(!aluin1_A[2]),
	.datab(!\LessThan1~13_combout ),
	.datac(!\Equal6~6_combout ),
	.datad(!aluin1_A[3]),
	.datae(!\aluin2_A~28_combout ),
	.dataf(!\aluin2_A~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h070F0007010F0001;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \aluin2_A~23_combout  & ( (aluin1_A[11] & (!\aluin2_A~24_combout  $ (aluin1_A[10]))) ) ) # ( !\aluin2_A~23_combout  & ( (!aluin1_A[11] & (!\aluin2_A~24_combout  $ (aluin1_A[10]))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[11]),
	.datac(!\aluin2_A~24_combout ),
	.datad(!aluin1_A[10]),
	.datae(gnd),
	.dataf(!\aluin2_A~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hC00CC00C30033003;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \Equal6~13 (
// Equation(s):
// \Equal6~13_combout  = ( \LessThan0~0_combout  & ( (!\aluin2_A~26_combout  & (!\aluin1_A[8]~DUPLICATE_q  & (!\aluin2_A~25_combout  $ (aluin1_A[9])))) # (\aluin2_A~26_combout  & (\aluin1_A[8]~DUPLICATE_q  & (!\aluin2_A~25_combout  $ (aluin1_A[9])))) ) )

	.dataa(!\aluin2_A~26_combout ),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!\aluin2_A~25_combout ),
	.datad(!aluin1_A[9]),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~13 .extended_lut = "off";
defparam \Equal6~13 .lut_mask = 64'h0000000090099009;
defparam \Equal6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \LessThan1~14_combout  & ( \Equal6~13_combout  & ( (!\LessThan1~18_combout  & (!\LessThan1~15_combout  & !\Equal6~7_combout )) ) ) ) # ( !\LessThan1~14_combout  & ( \Equal6~13_combout  & ( (!\LessThan1~18_combout  & 
// (!\LessThan1~15_combout  & ((!\LessThan1~16_combout ) # (!\Equal6~7_combout )))) ) ) ) # ( \LessThan1~14_combout  & ( !\Equal6~13_combout  & ( !\LessThan1~18_combout  ) ) ) # ( !\LessThan1~14_combout  & ( !\Equal6~13_combout  & ( !\LessThan1~18_combout  ) 
// ) )

	.dataa(!\LessThan1~16_combout ),
	.datab(!\LessThan1~18_combout ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\Equal6~7_combout ),
	.datae(!\LessThan1~14_combout ),
	.dataf(!\Equal6~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'hCCCCCCCCC080C000;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \aluin2_A~13_combout  & ( \aluin2_A~14_combout  & ( (aluin1_A[19] & (aluin1_A[21] & (!\aluin2_A~15_combout  & aluin1_A[20]))) ) ) ) # ( !\aluin2_A~13_combout  & ( \aluin2_A~14_combout  & ( ((aluin1_A[19] & (!\aluin2_A~15_combout  
// & aluin1_A[20]))) # (aluin1_A[21]) ) ) ) # ( \aluin2_A~13_combout  & ( !\aluin2_A~14_combout  & ( (aluin1_A[21] & (((aluin1_A[19] & !\aluin2_A~15_combout )) # (aluin1_A[20]))) ) ) ) # ( !\aluin2_A~13_combout  & ( !\aluin2_A~14_combout  & ( (((aluin1_A[19] 
// & !\aluin2_A~15_combout )) # (aluin1_A[20])) # (aluin1_A[21]) ) ) )

	.dataa(!aluin1_A[19]),
	.datab(!aluin1_A[21]),
	.datac(!\aluin2_A~15_combout ),
	.datad(!aluin1_A[20]),
	.datae(!\aluin2_A~13_combout ),
	.dataf(!\aluin2_A~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h73FF103333730010;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \aluin2_A~19_combout  & ( \aluin2_A~17_combout  & ( (aluin1_A[17] & (aluin1_A[16] & !\aluin2_A~18_combout )) ) ) ) # ( !\aluin2_A~19_combout  & ( \aluin2_A~17_combout  & ( (aluin1_A[17] & ((!aluin1_A[16] & (!\aluin2_A~18_combout 
//  & \aluin1_A[15]~DUPLICATE_q )) # (aluin1_A[16] & ((!\aluin2_A~18_combout ) # (\aluin1_A[15]~DUPLICATE_q ))))) ) ) ) # ( \aluin2_A~19_combout  & ( !\aluin2_A~17_combout  & ( ((aluin1_A[16] & !\aluin2_A~18_combout )) # (aluin1_A[17]) ) ) ) # ( 
// !\aluin2_A~19_combout  & ( !\aluin2_A~17_combout  & ( ((!aluin1_A[16] & (!\aluin2_A~18_combout  & \aluin1_A[15]~DUPLICATE_q )) # (aluin1_A[16] & ((!\aluin2_A~18_combout ) # (\aluin1_A[15]~DUPLICATE_q )))) # (aluin1_A[17]) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin1_A[16]),
	.datac(!\aluin2_A~18_combout ),
	.datad(!\aluin1_A[15]~DUPLICATE_q ),
	.datae(!\aluin2_A~19_combout ),
	.dataf(!\aluin2_A~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h75F7757510511010;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N57
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \aluin2_A~14_combout  & ( \aluin2_A~15_combout  & ( (aluin1_A[19] & (aluin1_A[20] & (!\aluin2_A~13_combout  $ (aluin1_A[21])))) ) ) ) # ( !\aluin2_A~14_combout  & ( \aluin2_A~15_combout  & ( (aluin1_A[19] & (!aluin1_A[20] & 
// (!\aluin2_A~13_combout  $ (aluin1_A[21])))) ) ) ) # ( \aluin2_A~14_combout  & ( !\aluin2_A~15_combout  & ( (!aluin1_A[19] & (aluin1_A[20] & (!\aluin2_A~13_combout  $ (aluin1_A[21])))) ) ) ) # ( !\aluin2_A~14_combout  & ( !\aluin2_A~15_combout  & ( 
// (!aluin1_A[19] & (!aluin1_A[20] & (!\aluin2_A~13_combout  $ (aluin1_A[21])))) ) ) )

	.dataa(!\aluin2_A~13_combout ),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[19]),
	.datad(!aluin1_A[20]),
	.datae(!\aluin2_A~14_combout ),
	.dataf(!\aluin2_A~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h9000009009000009;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \LessThan1~2_combout  & ( (!\LessThan1~9_combout  & ((!\aluin2_A~16_combout  & (!\aluin1_A[18]~DUPLICATE_q  & !\LessThan1~10_combout )) # (\aluin2_A~16_combout  & ((!\aluin1_A[18]~DUPLICATE_q ) # (!\LessThan1~10_combout ))))) ) 
// ) # ( !\LessThan1~2_combout  & ( !\LessThan1~9_combout  ) )

	.dataa(!\aluin2_A~16_combout ),
	.datab(!\aluin1_A[18]~DUPLICATE_q ),
	.datac(!\LessThan1~9_combout ),
	.datad(!\LessThan1~10_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'hF0F0F0F0D040D040;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \Equal6~10 (
// Equation(s):
// \Equal6~10_combout  = ( aluin1_A[16] & ( (\aluin2_A~18_combout  & (!\aluin1_A[15]~DUPLICATE_q  $ (\aluin2_A~19_combout ))) ) ) # ( !aluin1_A[16] & ( (!\aluin2_A~18_combout  & (!\aluin1_A[15]~DUPLICATE_q  $ (\aluin2_A~19_combout ))) ) )

	.dataa(gnd),
	.datab(!\aluin1_A[15]~DUPLICATE_q ),
	.datac(!\aluin2_A~18_combout ),
	.datad(!\aluin2_A~19_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~10 .extended_lut = "off";
defparam \Equal6~10 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \Equal6~11 (
// Equation(s):
// \Equal6~11_combout  = ( \Equal6~10_combout  & ( \LessThan1~2_combout  & ( (!\aluin2_A~16_combout  & (!\aluin1_A[18]~DUPLICATE_q  & (!aluin1_A[17] $ (\aluin2_A~17_combout )))) # (\aluin2_A~16_combout  & (\aluin1_A[18]~DUPLICATE_q  & (!aluin1_A[17] $ 
// (\aluin2_A~17_combout )))) ) ) )

	.dataa(!\aluin2_A~16_combout ),
	.datab(!\aluin1_A[18]~DUPLICATE_q ),
	.datac(!aluin1_A[17]),
	.datad(!\aluin2_A~17_combout ),
	.datae(!\Equal6~10_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~11 .extended_lut = "off";
defparam \Equal6~11 .lut_mask = 64'h0000000000009009;
defparam \Equal6~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \Selector52~11 (
// Equation(s):
// \Selector52~11_combout  = ( \LessThan1~11_combout  & ( \Equal6~11_combout  & ( (\Selector52~9_combout  & (!\LessThan1~12_combout  & ((!\Equal6~3_combout ) # (\LessThan1~19_combout )))) ) ) ) # ( \LessThan1~11_combout  & ( !\Equal6~11_combout  & ( 
// \Selector52~9_combout  ) ) )

	.dataa(!\Equal6~3_combout ),
	.datab(!\Selector52~9_combout ),
	.datac(!\LessThan1~12_combout ),
	.datad(!\LessThan1~19_combout ),
	.datae(!\LessThan1~11_combout ),
	.dataf(!\Equal6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~11 .extended_lut = "off";
defparam \Selector52~11 .lut_mask = 64'h0000333300002030;
defparam \Selector52~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \Selector52~6 (
// Equation(s):
// \Selector52~6_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[4] & !alufunc_A[5]) ) )

	.dataa(!alufunc_A[4]),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~6 .extended_lut = "off";
defparam \Selector52~6 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Selector52~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N15
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( \aluin2_A~12_combout  & ( (aluin1_A[22] & (!\aluin2_A~11_combout  $ (aluin1_A[23]))) ) ) # ( !\aluin2_A~12_combout  & ( (!aluin1_A[22] & (!\aluin2_A~11_combout  $ (aluin1_A[23]))) ) )

	.dataa(!\aluin2_A~11_combout ),
	.datab(gnd),
	.datac(!aluin1_A[23]),
	.datad(!aluin1_A[22]),
	.datae(gnd),
	.dataf(!\aluin2_A~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'hA500A50000A500A5;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N45
cyclonev_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = ( \Equal6~1_combout  & ( (\LessThan1~1_combout  & (\LessThan1~0_combout  & (!\aluin2_A~8_combout  $ (aluin1_A[26])))) ) )

	.dataa(!\aluin2_A~8_combout ),
	.datab(!aluin1_A[26]),
	.datac(!\LessThan1~1_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~2 .extended_lut = "off";
defparam \Equal6~2 .lut_mask = 64'h0000000000090009;
defparam \Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N45
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( \aluin2_A~3_combout  & ( \aluin2_A~5_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & (aluin1_A[29] & (!\aluin2_A~4_combout  $ (\aluin1_A[30]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A~3_combout  & ( \aluin2_A~5_combout  & ( 
// (!\aluin1_A[31]~DUPLICATE_q  & (aluin1_A[29] & (!\aluin2_A~4_combout  $ (\aluin1_A[30]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A~3_combout  & ( !\aluin2_A~5_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & (!aluin1_A[29] & (!\aluin2_A~4_combout  $ 
// (\aluin1_A[30]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A~3_combout  & ( !\aluin2_A~5_combout  & ( (!\aluin1_A[31]~DUPLICATE_q  & (!aluin1_A[29] & (!\aluin2_A~4_combout  $ (\aluin1_A[30]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A~4_combout ),
	.datab(!\aluin1_A[31]~DUPLICATE_q ),
	.datac(!\aluin1_A[30]~DUPLICATE_q ),
	.datad(!aluin1_A[29]),
	.datae(!\aluin2_A~3_combout ),
	.dataf(!\aluin2_A~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h8400210000840021;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = ( aluin1_A[9] & ( \aluin2_A~26_combout  & ( (\Equal6~3_combout  & (\LessThan0~0_combout  & (\aluin2_A~25_combout  & \aluin1_A[8]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[9] & ( \aluin2_A~26_combout  & ( (\Equal6~3_combout  & 
// (\LessThan0~0_combout  & (!\aluin2_A~25_combout  & \aluin1_A[8]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[9] & ( !\aluin2_A~26_combout  & ( (\Equal6~3_combout  & (\LessThan0~0_combout  & (\aluin2_A~25_combout  & !\aluin1_A[8]~DUPLICATE_q ))) ) ) ) # ( 
// !aluin1_A[9] & ( !\aluin2_A~26_combout  & ( (\Equal6~3_combout  & (\LessThan0~0_combout  & (!\aluin2_A~25_combout  & !\aluin1_A[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\Equal6~3_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\aluin2_A~25_combout ),
	.datad(!\aluin1_A[8]~DUPLICATE_q ),
	.datae(!aluin1_A[9]),
	.dataf(!\aluin2_A~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~4 .extended_lut = "off";
defparam \Equal6~4 .lut_mask = 64'h1000010000100001;
defparam \Equal6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N15
cyclonev_lcell_comb \Equal6~8 (
// Equation(s):
// \Equal6~8_combout  = ( \RSval_D[0]~1_combout  & ( (\aluin2_A~31_combout  & (!\RSval_D[1]~0_combout  $ (\aluin2_A~30_Duplicate_36 ))) ) ) # ( !\RSval_D[0]~1_combout  & ( (!\aluin2_A~31_combout  & (!\RSval_D[1]~0_combout  $ (\aluin2_A~30_Duplicate_36 ))) ) 
// )

	.dataa(!\RSval_D[1]~0_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~31_combout ),
	.datad(!\aluin2_A~30_Duplicate_36 ),
	.datae(gnd),
	.dataf(!\RSval_D[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~8 .extended_lut = "off";
defparam \Equal6~8 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = ( \aluin2_A~29_combout  & ( (aluin1_A[2] & (!aluin1_A[3] $ (\aluin2_A~28_combout ))) ) ) # ( !\aluin2_A~29_combout  & ( (!aluin1_A[2] & (!aluin1_A[3] $ (\aluin2_A~28_combout ))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[3]),
	.datac(!aluin1_A[2]),
	.datad(!\aluin2_A~28_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~5 .extended_lut = "off";
defparam \Equal6~5 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \Equal6~9 (
// Equation(s):
// \Equal6~9_combout  = ( \Equal6~0_combout  & ( \Equal6~7_combout  & ( (\Equal6~8_combout  & (\Equal6~6_combout  & \Equal6~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal6~8_combout ),
	.datac(!\Equal6~6_combout ),
	.datad(!\Equal6~5_combout ),
	.datae(!\Equal6~0_combout ),
	.dataf(!\Equal6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~9 .extended_lut = "off";
defparam \Equal6~9 .lut_mask = 64'h0000000000000003;
defparam \Equal6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
cyclonev_lcell_comb \Equal6~12 (
// Equation(s):
// \Equal6~12_combout  = ( \Equal6~9_combout  & ( (\Equal6~2_combout  & (\Equal6~4_combout  & \Equal6~11_combout )) ) )

	.dataa(gnd),
	.datab(!\Equal6~2_combout ),
	.datac(!\Equal6~4_combout ),
	.datad(!\Equal6~11_combout ),
	.datae(gnd),
	.dataf(!\Equal6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~12 .extended_lut = "off";
defparam \Equal6~12 .lut_mask = 64'h0000000000030003;
defparam \Equal6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
cyclonev_lcell_comb \Selector52~10 (
// Equation(s):
// \Selector52~10_combout  = ( \Equal6~0_combout  & ( \Equal6~12_combout  & ( (!\Selector52~9_combout ) # (\Equal6~2_combout ) ) ) ) # ( !\Equal6~0_combout  & ( \Equal6~12_combout  & ( (!\Selector52~8_combout  & ((!\Selector52~9_combout ) # 
// (\Equal6~2_combout ))) ) ) ) # ( \Equal6~0_combout  & ( !\Equal6~12_combout  & ( (!alufunc_A[0] & ((!\Selector52~9_combout ) # (\Equal6~2_combout ))) ) ) ) # ( !\Equal6~0_combout  & ( !\Equal6~12_combout  & ( (!alufunc_A[0] & (!\Selector52~8_combout  & 
// ((!\Selector52~9_combout ) # (\Equal6~2_combout )))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Equal6~2_combout ),
	.datac(!\Selector52~9_combout ),
	.datad(!\Selector52~8_combout ),
	.datae(!\Equal6~0_combout ),
	.dataf(!\Equal6~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~10 .extended_lut = "off";
defparam \Selector52~10 .lut_mask = 64'hA200A2A2F300F3F3;
defparam \Selector52~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = ( \aluin2_A~27_combout  & ( \ShiftRight0~51_combout  & ( (!alufunc_A[0] & ((!\ShiftRight0~5_combout ) # (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A~27_combout  & ( \ShiftRight0~51_combout  & ( (!alufunc_A[0] & 
// (\ShiftRight0~5_combout  & \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( \aluin2_A~27_combout  & ( !\ShiftRight0~51_combout  & ( (!alufunc_A[0] & (\ShiftRight0~5_combout  & \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A~27_combout  & ( 
// !\ShiftRight0~51_combout  & ( (!alufunc_A[0] & (\ShiftRight0~5_combout  & \aluin1_A[31]~DUPLICATE_q )) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(gnd),
	.datad(!\aluin1_A[31]~DUPLICATE_q ),
	.datae(!\aluin2_A~27_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'h00220022002288AA;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N0
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \aluin2_A~30_combout  & ( \RSval_D[1]~0_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[2])) # (\aluin2_A~31_combout  & ((aluin1_A[3]))) ) ) ) # ( !\aluin2_A~30_combout  & ( \RSval_D[1]~0_combout  & ( (\aluin2_A~31_combout ) 
// # (\RSval_D[0]~1_combout ) ) ) ) # ( \aluin2_A~30_combout  & ( !\RSval_D[1]~0_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[2])) # (\aluin2_A~31_combout  & ((aluin1_A[3]))) ) ) ) # ( !\aluin2_A~30_combout  & ( !\RSval_D[1]~0_combout  & ( 
// (\RSval_D[0]~1_combout  & !\aluin2_A~31_combout ) ) ) )

	.dataa(!aluin1_A[2]),
	.datab(!aluin1_A[3]),
	.datac(!\RSval_D[0]~1_combout ),
	.datad(!\aluin2_A~31_combout ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\RSval_D[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h0F0055330FFF5533;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (\aluin1_A[14]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((aluin1_A[15]))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( 
// (!\aluin2_A~31_combout  & (\aluin1_A[14]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((aluin1_A[15]))) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (aluin1_A[12]) # (\aluin2_A~31_combout ) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( 
// !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & aluin1_A[12]) ) ) )

	.dataa(!\aluin1_A[14]~DUPLICATE_q ),
	.datab(!aluin1_A[15]),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[12]),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h00F00FFF53535353;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N54
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[7] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[5] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[6]~DUPLICATE_q 
//  ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[4]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[6]~DUPLICATE_q ),
	.datab(!aluin1_A[7]),
	.datac(!aluin1_A[5]),
	.datad(!\aluin1_A[4]~DUPLICATE_q ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h00FF55550F0F3333;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[11] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[10] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[9] ) ) ) # ( 
// !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( \aluin1_A[8]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[8]~DUPLICATE_q ),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[9]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~26_combout  & ( \ShiftRight0~27_combout  & ( (!\aluin2_A~29_combout  & (((\ShiftRight0~49_combout )) # (\aluin2_A~28_combout ))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout ) # ((\ShiftRight0~28_combout 
// )))) ) ) ) # ( !\ShiftRight0~26_combout  & ( \ShiftRight0~27_combout  & ( (!\aluin2_A~29_combout  & (((\ShiftRight0~49_combout )) # (\aluin2_A~28_combout ))) # (\aluin2_A~29_combout  & (\aluin2_A~28_combout  & ((\ShiftRight0~28_combout )))) ) ) ) # ( 
// \ShiftRight0~26_combout  & ( !\ShiftRight0~27_combout  & ( (!\aluin2_A~29_combout  & (!\aluin2_A~28_combout  & (\ShiftRight0~49_combout ))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout ) # ((\ShiftRight0~28_combout )))) ) ) ) # ( 
// !\ShiftRight0~26_combout  & ( !\ShiftRight0~27_combout  & ( (!\aluin2_A~29_combout  & (!\aluin2_A~28_combout  & (\ShiftRight0~49_combout ))) # (\aluin2_A~29_combout  & (\aluin2_A~28_combout  & ((\ShiftRight0~28_combout )))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftRight0~49_combout ),
	.datad(!\ShiftRight0~28_combout ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N3
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( \ShiftRight0~50_combout  & ( (!alufunc_A[0]) # ((\ShiftLeft0~12_combout  & \ShiftLeft0~6_combout )) ) ) # ( !\ShiftRight0~50_combout  & ( (\ShiftLeft0~12_combout  & (alufunc_A[0] & \ShiftLeft0~6_combout )) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h00050005F0F5F0F5;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N36
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( !alufunc_A[4] & ( !\alufunc_A[1]~DUPLICATE_q  & ( alufunc_A[5] ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!alufunc_A[4]),
	.dataf(!\alufunc_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'h3333000000000000;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N0
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( \RSval_D[0]~1_combout  & ( !\alufunc_A[1]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q  $ (\aluin2_A~31_combout )) ) ) # ( !\RSval_D[0]~1_combout  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[1]~DUPLICATE_q ) # 
// (!\aluin2_A~31_combout ))) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\aluin2_A~31_combout ),
	.datae(gnd),
	.dataf(!\RSval_D[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'h0F3C0F3C3CC33CC3;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N0
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \aluin2_A~31_combout  ) + ( \RSval_D[0]~1_combout  ) + ( !VCC ))
// \Add3~30  = CARRY(( \aluin2_A~31_combout  ) + ( \RSval_D[0]~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RSval_D[0]~1_combout ),
	.datad(!\aluin2_A~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N24
cyclonev_lcell_comb \Selector52~22 (
// Equation(s):
// \Selector52~22_combout  = ( !alufunc_A[2] & ( (!alufunc_A[0] & ((!\alufunc_A[3]~DUPLICATE_q  & (\Add3~29_sumout )) # (\alufunc_A[3]~DUPLICATE_q  & (((\Add4~29_sumout )))))) ) ) # ( alufunc_A[2] & ( (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ 
// (((!\aluin2_A~31_combout  & (!\RSval_D[0]~1_combout )))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\aluin2_A~31_combout ),
	.datad(!\RSval_D[0]~1_combout ),
	.datae(!alufunc_A[2]),
	.dataf(!\Add4~29_sumout ),
	.datag(!\Add3~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~22 .extended_lut = "on";
defparam \Selector52~22 .lut_mask = 64'h080814442A2A1444;
defparam \Selector52~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N6
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( \Selector52~22_combout  & ( ((!alufunc_A[0] & (\Selector34~0_combout  & \Selector52~2_combout ))) # (\Selector52~3_combout ) ) ) # ( !\Selector52~22_combout  & ( (!alufunc_A[0] & (\Selector34~0_combout  & \Selector52~2_combout 
// )) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector52~3_combout ),
	.datad(!\Selector52~2_combout ),
	.datae(gnd),
	.dataf(!\Selector52~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'h002200220F2F0F2F;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \Selector52~5 (
// Equation(s):
// \Selector52~5_combout  = ( \Selector52~0_combout  & ( !\Selector52~4_combout  & ( (!\Selector51~0_combout ) # ((!\Selector52~1_combout  & ((\aluin2_A~27_combout ) # (\ShiftRight0~5_combout )))) ) ) ) # ( !\Selector52~0_combout  & ( !\Selector52~4_combout  
// & ( (!\Selector52~1_combout ) # (!\Selector51~0_combout ) ) ) )

	.dataa(!\Selector52~1_combout ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\Selector51~0_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\Selector52~0_combout ),
	.dataf(!\Selector52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~5 .extended_lut = "off";
defparam \Selector52~5 .lut_mask = 64'hFAFAF2FA00000000;
defparam \Selector52~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N27
cyclonev_lcell_comb \Decoder1~1_Duplicate_4 (
// Equation(s):
// \Decoder1~1_Duplicate_5  = ( \Decoder1~0_combout  & ( (\imem~23_combout  & (\imem~0_combout  & (!\imem~65_combout  & \imem~46_combout ))) ) )

	.dataa(!\imem~23_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\imem~65_combout ),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1_Duplicate_4 .extended_lut = "off";
defparam \Decoder1~1_Duplicate_4 .lut_mask = 64'h0000000000100010;
defparam \Decoder1~1_Duplicate_4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N28
dffeas \PC[1]_OTERM99_OTERM991_NEW_REG1082 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Decoder1~1_Duplicate_5 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM99_OTERM991_OTERM1083 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM99_OTERM991_NEW_REG1082 .is_wysiwyg = "true";
defparam \PC[1]_OTERM99_OTERM991_NEW_REG1082 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \PC[1]_OTERM99_OTERM991_NEW_REG1080 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM99_NEW_REG990_OTERM1073 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM99_OTERM991_OTERM1081 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM99_OTERM991_NEW_REG1080 .is_wysiwyg = "true";
defparam \PC[1]_OTERM99_OTERM991_NEW_REG1080 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \stall~0_Duplicate (
// Equation(s):
// \stall~0_Duplicate_2  = ( \Equal4~0_combout  & ( \rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & (\rs_match_A~1_combout  & (!\Equal1~0_combout  & !\Equal0~0_combout ))) ) ) ) # ( !\Equal4~0_combout  & ( \rt_match_A~1_combout  & ( \ldmem_D~1_combout  ) ) 
// ) # ( \Equal4~0_combout  & ( !\rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & (\rs_match_A~1_combout  & (!\Equal1~0_combout  & !\Equal0~0_combout ))) ) ) ) # ( !\Equal4~0_combout  & ( !\rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & 
// (\rs_match_A~1_combout  & (!\Equal1~0_combout  & !\Equal0~0_combout ))) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\rs_match_A~1_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\Equal4~0_combout ),
	.dataf(!\rt_match_A~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_2 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate .extended_lut = "off";
defparam \stall~0_Duplicate .lut_mask = 64'h1000100055551000;
defparam \stall~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N33
cyclonev_lcell_comb \Decoder1~1_Duplicate (
// Equation(s):
// \Decoder1~1_Duplicate_3  = ( \imem~23_combout  & ( (\imem~46_combout  & (\imem~0_combout  & (!\imem~65_combout  & \Decoder1~0_combout ))) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\imem~65_combout ),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1_Duplicate .extended_lut = "off";
defparam \Decoder1~1_Duplicate .lut_mask = 64'h0000000000100010;
defparam \Decoder1~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N57
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \Decoder1~1_Duplicate_3  & ( \Selector52~21_Duplicate_27  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isbranch_D~0_combout  & !\stall~0_Duplicate_2 )) ) ) ) # ( \Decoder1~1_Duplicate_3  & ( !\Selector52~21_Duplicate_27  & ( 
// ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\isbranch_D~0_combout  & !\stall~0_Duplicate_2 ))) # (\mispred~0_combout ) ) ) ) # ( !\Decoder1~1_Duplicate_3  & ( !\Selector52~21_Duplicate_27  & ( \mispred~0_combout  ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\stall~0_Duplicate_2 ),
	.datae(!\Decoder1~1_Duplicate_3 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h5555755500003000;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N59
dffeas \PC[0]_OTERM107_NEW_REG996 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM107_OTERM997 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM107_NEW_REG996 .is_wysiwyg = "true";
defparam \PC[0]_OTERM107_NEW_REG996 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N21
cyclonev_lcell_comb \PC[1]_OTERM99_NEW_REG990_NEW1072 (
// Equation(s):
// \PC[1]_OTERM99_NEW_REG990_OTERM1073  = ( \PC[0]_OTERM107_OTERM997  & ( \PC[1]_OTERM99_OTERM991_OTERM1083  ) ) # ( !\PC[0]_OTERM107_OTERM997  & ( \PC[1]_OTERM99_OTERM991_OTERM1081  ) )

	.dataa(!\PC[1]_OTERM99_OTERM991_OTERM1083 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[1]_OTERM99_OTERM991_OTERM1081 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM107_OTERM997 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM99_NEW_REG990_OTERM1073 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_OTERM99_NEW_REG990_NEW1072 .extended_lut = "off";
defparam \PC[1]_OTERM99_NEW_REG990_NEW1072 .lut_mask = 64'h00FF00FF55555555;
defparam \PC[1]_OTERM99_NEW_REG990_NEW1072 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N56
dffeas \PC[1]_OTERM99_OTERM993_NEW_REG1078 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[1]_OTERM99_NEW_REG992_OTERM1071 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM99_OTERM993_OTERM1079 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM99_OTERM993_NEW_REG1078 .is_wysiwyg = "true";
defparam \PC[1]_OTERM99_OTERM993_NEW_REG1078 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N3
cyclonev_lcell_comb \PC[1]_OTERM99_NEW_REG992_NEW1070 (
// Equation(s):
// \PC[1]_OTERM99_NEW_REG992_OTERM1071  = ( \PC[0]_OTERM107_OTERM997  & ( \PC[31]_OTERM7  ) ) # ( !\PC[0]_OTERM107_OTERM997  & ( \PC[1]_OTERM99_OTERM993_OTERM1079  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[31]_OTERM7 ),
	.datad(!\PC[1]_OTERM99_OTERM993_OTERM1079 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM107_OTERM997 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM99_NEW_REG992_OTERM1071 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_OTERM99_NEW_REG992_NEW1070 .extended_lut = "off";
defparam \PC[1]_OTERM99_NEW_REG992_NEW1070 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC[1]_OTERM99_NEW_REG992_NEW1070 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N47
dffeas \PC[1]_OTERM99_OTERM989_NEW_REG1076 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM99_NEW_REG988_OTERM1075 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM99_OTERM989_OTERM1077 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM99_OTERM989_NEW_REG1076 .is_wysiwyg = "true";
defparam \PC[1]_OTERM99_OTERM989_NEW_REG1076 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N45
cyclonev_lcell_comb \PC[1]_OTERM99_NEW_REG988_NEW1074 (
// Equation(s):
// \PC[1]_OTERM99_NEW_REG988_OTERM1075  = ( \PC[0]_OTERM107_OTERM997  & ( \isnop_A~q  ) ) # ( !\PC[0]_OTERM107_OTERM997  & ( \PC[1]_OTERM99_OTERM989_OTERM1077  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isnop_A~q ),
	.datad(!\PC[1]_OTERM99_OTERM989_OTERM1077 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM107_OTERM997 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM99_NEW_REG988_OTERM1075 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_OTERM99_NEW_REG988_NEW1074 .extended_lut = "off";
defparam \PC[1]_OTERM99_NEW_REG988_NEW1074 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC[1]_OTERM99_NEW_REG988_NEW1074 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N57
cyclonev_lcell_comb \ldPC_D~1 (
// Equation(s):
// \ldPC_D~1_combout  = ( \PC[1]_OTERM99_NEW_REG988_OTERM1075  & ( (\PC[1]_OTERM99_NEW_REG992_OTERM1071 ) # (\PC[1]_OTERM99_NEW_REG990_OTERM1073 ) ) )

	.dataa(!\PC[1]_OTERM99_NEW_REG990_OTERM1073 ),
	.datab(gnd),
	.datac(!\PC[1]_OTERM99_NEW_REG992_OTERM1071 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[1]_OTERM99_NEW_REG988_OTERM1075 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldPC_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldPC_D~1 .extended_lut = "off";
defparam \ldPC_D~1 .lut_mask = 64'h000000005F5F5F5F;
defparam \ldPC_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \PC[1]_OTERM97_OTERM583_NEW_REG1026 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM97_NEW_REG582_OTERM979 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM583_OTERM1027 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM583_NEW_REG1026 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM583_NEW_REG1026 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N15
cyclonev_lcell_comb rs_match_M(
// Equation(s):
// \rs_match_M~combout  = ( destreg_M[2] & ( \imem~89_Duplicate_153  & ( (\rs_match_M~0_combout  & (!\Equal0~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) ) # ( !destreg_M[2] & ( !\imem~89_Duplicate_153  & ( (\rs_match_M~0_combout  & 
// (!\Equal0~0_combout  & (!destreg_M[0] $ (\imem~88_Duplicate_150 )))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\imem~88_Duplicate_150 ),
	.datac(!\rs_match_M~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!destreg_M[2]),
	.dataf(!\imem~89_Duplicate_153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rs_match_M.extended_lut = "off";
defparam rs_match_M.lut_mask = 64'h0900000000000900;
defparam rs_match_M.shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N16
dffeas \PC[1]_OTERM97_OTERM583_NEW_REG1024 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rs_match_M~combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM583_OTERM1025 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM583_NEW_REG1024 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM583_NEW_REG1024 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N21
cyclonev_lcell_comb \PC[1]_OTERM97_NEW_REG582_NEW978 (
// Equation(s):
// \PC[1]_OTERM97_NEW_REG582_OTERM979  = ( \PC[1]_OTERM97_OTERM583_OTERM1025  & ( (\PC[1]_OTERM97_OTERM583_OTERM1027 ) # (\PC[0]_OTERM107_OTERM997 ) ) ) # ( !\PC[1]_OTERM97_OTERM583_OTERM1025  & ( (!\PC[0]_OTERM107_OTERM997  & 
// \PC[1]_OTERM97_OTERM583_OTERM1027 ) ) )

	.dataa(!\PC[0]_OTERM107_OTERM997 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[1]_OTERM97_OTERM583_OTERM1027 ),
	.datae(gnd),
	.dataf(!\PC[1]_OTERM97_OTERM583_OTERM1025 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM97_NEW_REG582_OTERM979 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_OTERM97_NEW_REG582_NEW978 .extended_lut = "off";
defparam \PC[1]_OTERM97_NEW_REG582_NEW978 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \PC[1]_OTERM97_NEW_REG582_NEW978 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N56
dffeas \PC[1]_OTERM97_OTERM581_NEW_REG1010 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs_match_A~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM581_OTERM1011 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1010 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N10
dffeas \PC[1]_OTERM97_OTERM581_NEW_REG1008 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM581_OTERM1009 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1008 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N16
dffeas \PC[1]_OTERM97_OTERM581_NEW_REG1012 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal0~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM581_OTERM1013 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1012 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N8
dffeas \PC[1]_OTERM97_OTERM581_NEW_REG1014 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM97_NEW_REG580_OTERM981 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM581_OTERM1015 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1014 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM581_NEW_REG1014 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \PC[1]_OTERM97_NEW_REG580_NEW980 (
// Equation(s):
// \PC[1]_OTERM97_NEW_REG580_OTERM981  = ( \PC[0]_OTERM107_OTERM997  & ( (\PC[1]_OTERM97_OTERM581_OTERM1011  & (!\PC[1]_OTERM97_OTERM581_OTERM1009  & !\PC[1]_OTERM97_OTERM581_OTERM1013 )) ) ) # ( !\PC[0]_OTERM107_OTERM997  & ( 
// \PC[1]_OTERM97_OTERM581_OTERM1015  ) )

	.dataa(!\PC[1]_OTERM97_OTERM581_OTERM1011 ),
	.datab(!\PC[1]_OTERM97_OTERM581_OTERM1009 ),
	.datac(!\PC[1]_OTERM97_OTERM581_OTERM1013 ),
	.datad(!\PC[1]_OTERM97_OTERM581_OTERM1015 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM107_OTERM997 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM97_NEW_REG580_OTERM981 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_OTERM97_NEW_REG580_NEW980 .extended_lut = "off";
defparam \PC[1]_OTERM97_NEW_REG580_NEW980 .lut_mask = 64'h00FF00FF40404040;
defparam \PC[1]_OTERM97_NEW_REG580_NEW980 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N14
dffeas \PC[0]_OTERM109_OTERM591_NEW_REG1060 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM109_OTERM591_OTERM1061 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM109_OTERM591_NEW_REG1060 .is_wysiwyg = "true";
defparam \PC[0]_OTERM109_OTERM591_NEW_REG1060 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N50
dffeas \PC[0]_OTERM109_OTERM591_NEW_REG1062 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[0]_OTERM109_NEW_REG590_OTERM1059 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM109_OTERM591_OTERM1063 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM109_OTERM591_NEW_REG1062 .is_wysiwyg = "true";
defparam \PC[0]_OTERM109_OTERM591_NEW_REG1062 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \PC[0]_OTERM109_NEW_REG590_NEW1058 (
// Equation(s):
// \PC[0]_OTERM109_NEW_REG590_OTERM1059  = ( \PC[0]_OTERM109_OTERM591_OTERM1063  & ( (!\PC[0]_OTERM107_OTERM997 ) # (\PC[0]_OTERM109_OTERM591_OTERM1061 ) ) ) # ( !\PC[0]_OTERM109_OTERM591_OTERM1063  & ( (\PC[0]_OTERM109_OTERM591_OTERM1061  & 
// \PC[0]_OTERM107_OTERM997 ) ) )

	.dataa(gnd),
	.datab(!\PC[0]_OTERM109_OTERM591_OTERM1061 ),
	.datac(!\PC[0]_OTERM107_OTERM997 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM109_OTERM591_OTERM1063 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]_OTERM109_NEW_REG590_OTERM1059 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]_OTERM109_NEW_REG590_NEW1058 .extended_lut = "off";
defparam \PC[0]_OTERM109_NEW_REG590_NEW1058 .lut_mask = 64'h03030303F3F3F3F3;
defparam \PC[0]_OTERM109_NEW_REG590_NEW1058 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \PC[0]_OTERM109_OTERM593_NEW_REG1016 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM109_OTERM593_OTERM1017 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM109_OTERM593_NEW_REG1016 .is_wysiwyg = "true";
defparam \PC[0]_OTERM109_OTERM593_NEW_REG1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N2
dffeas \PC[0]_OTERM109_OTERM593_NEW_REG1018 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]_OTERM109_NEW_REG592_OTERM973 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM109_OTERM593_OTERM1019 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM109_OTERM593_NEW_REG1018 .is_wysiwyg = "true";
defparam \PC[0]_OTERM109_OTERM593_NEW_REG1018 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N0
cyclonev_lcell_comb \PC[0]_OTERM109_NEW_REG592_NEW972 (
// Equation(s):
// \PC[0]_OTERM109_NEW_REG592_OTERM973  = (!\PC[0]_OTERM107_OTERM997  & ((\PC[0]_OTERM109_OTERM593_OTERM1019 ))) # (\PC[0]_OTERM107_OTERM997  & (\PC[0]_OTERM109_OTERM593_OTERM1017 ))

	.dataa(gnd),
	.datab(!\PC[0]_OTERM107_OTERM997 ),
	.datac(!\PC[0]_OTERM109_OTERM593_OTERM1017 ),
	.datad(!\PC[0]_OTERM109_OTERM593_OTERM1019 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]_OTERM109_NEW_REG592_OTERM973 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]_OTERM109_NEW_REG592_NEW972 .extended_lut = "off";
defparam \PC[0]_OTERM109_NEW_REG592_NEW972 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \PC[0]_OTERM109_NEW_REG592_NEW972 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N41
dffeas \PC[0]_OTERM109_OTERM589_NEW_REG1028 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]_OTERM109_NEW_REG588_OTERM975 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM109_OTERM589_OTERM1029 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM109_OTERM589_NEW_REG1028 .is_wysiwyg = "true";
defparam \PC[0]_OTERM109_OTERM589_NEW_REG1028 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \Selector52~21_Duplicate_28 (
// Equation(s):
// \Selector52~21_Duplicate_29  = ( \Selector52~11_combout  & ( \Selector52~20_combout  & ( (!\Selector52~5_combout ) # ((\Selector52~7_combout  & \Selector52~6_combout )) ) ) ) # ( !\Selector52~11_combout  & ( \Selector52~20_combout  & ( 
// (!\Selector52~5_combout ) # ((\Selector52~7_combout  & (\Selector52~6_combout  & !\Selector52~10_combout ))) ) ) ) # ( \Selector52~11_combout  & ( !\Selector52~20_combout  & ( (!\Selector52~5_combout ) # (\Selector52~6_combout ) ) ) ) # ( 
// !\Selector52~11_combout  & ( !\Selector52~20_combout  & ( (!\Selector52~5_combout ) # (\Selector52~6_combout ) ) ) )

	.dataa(!\Selector52~7_combout ),
	.datab(!\Selector52~6_combout ),
	.datac(!\Selector52~5_combout ),
	.datad(!\Selector52~10_combout ),
	.datae(!\Selector52~11_combout ),
	.dataf(!\Selector52~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~21_Duplicate_29 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~21_Duplicate_28 .extended_lut = "off";
defparam \Selector52~21_Duplicate_28 .lut_mask = 64'hF3F3F3F3F1F0F1F1;
defparam \Selector52~21_Duplicate_28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N37
dffeas \PC[0]_OTERM109_OTERM589_NEW_REG1030 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector52~21_Duplicate_29 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM109_OTERM589_OTERM1031 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM109_OTERM589_NEW_REG1030 .is_wysiwyg = "true";
defparam \PC[0]_OTERM109_OTERM589_NEW_REG1030 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N39
cyclonev_lcell_comb \PC[0]_OTERM109_NEW_REG588_NEW974 (
// Equation(s):
// \PC[0]_OTERM109_NEW_REG588_OTERM975  = ( \PC[0]_OTERM109_OTERM589_OTERM1031  & ( (\PC[0]_OTERM109_OTERM589_OTERM1029 ) # (\PC[0]_OTERM107_OTERM997 ) ) ) # ( !\PC[0]_OTERM109_OTERM589_OTERM1031  & ( (!\PC[0]_OTERM107_OTERM997  & 
// \PC[0]_OTERM109_OTERM589_OTERM1029 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[0]_OTERM107_OTERM997 ),
	.datad(!\PC[0]_OTERM109_OTERM589_OTERM1029 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM109_OTERM589_OTERM1031 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]_OTERM109_NEW_REG588_OTERM975 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]_OTERM109_NEW_REG588_NEW974 .extended_lut = "off";
defparam \PC[0]_OTERM109_NEW_REG588_NEW974 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC[0]_OTERM109_NEW_REG588_NEW974 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N45
cyclonev_lcell_comb \RSval_D[0]~1_Duplicate (
// Equation(s):
// \RSval_D[0]~1_Duplicate_64  = ( \PC[0]_OTERM109_NEW_REG588_OTERM975  & ( ((!\PC[1]_OTERM97_NEW_REG582_OTERM979  & ((\PC[0]_OTERM109_NEW_REG592_OTERM973 ))) # (\PC[1]_OTERM97_NEW_REG582_OTERM979  & (\PC[0]_OTERM109_NEW_REG590_OTERM1059 ))) # 
// (\PC[1]_OTERM97_NEW_REG580_OTERM981 ) ) ) # ( !\PC[0]_OTERM109_NEW_REG588_OTERM975  & ( (!\PC[1]_OTERM97_NEW_REG580_OTERM981  & ((!\PC[1]_OTERM97_NEW_REG582_OTERM979  & ((\PC[0]_OTERM109_NEW_REG592_OTERM973 ))) # (\PC[1]_OTERM97_NEW_REG582_OTERM979  & 
// (\PC[0]_OTERM109_NEW_REG590_OTERM1059 )))) ) )

	.dataa(!\PC[1]_OTERM97_NEW_REG582_OTERM979 ),
	.datab(!\PC[1]_OTERM97_NEW_REG580_OTERM981 ),
	.datac(!\PC[0]_OTERM109_NEW_REG590_OTERM1059 ),
	.datad(!\PC[0]_OTERM109_NEW_REG592_OTERM973 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM109_NEW_REG588_OTERM975 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[0]~1_Duplicate_64 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[0]~1_Duplicate .extended_lut = "off";
defparam \RSval_D[0]~1_Duplicate .lut_mask = 64'h048C048C37BF37BF;
defparam \RSval_D[0]~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N58
dffeas \PC[0]_OTERM107_NEW_REG994 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM107_OTERM995 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM107_NEW_REG994 .is_wysiwyg = "true";
defparam \PC[0]_OTERM107_NEW_REG994 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N50
dffeas \PC[0]_OTERM107_NEW_REG998 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]_NEW_REG106_OTERM985 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM107_OTERM999 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_OTERM107_NEW_REG998 .is_wysiwyg = "true";
defparam \PC[0]_OTERM107_NEW_REG998 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \PC[0]_NEW_REG106_NEW984 (
// Equation(s):
// \PC[0]_NEW_REG106_OTERM985  = ( \PC[0]_OTERM107_OTERM997  & ( \PC[0]_OTERM107_OTERM995  ) ) # ( !\PC[0]_OTERM107_OTERM997  & ( \PC[0]_OTERM107_OTERM999  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[0]_OTERM107_OTERM995 ),
	.datad(!\PC[0]_OTERM107_OTERM999 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM107_OTERM997 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]_NEW_REG106_OTERM985 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]_NEW_REG106_NEW984 .extended_lut = "off";
defparam \PC[0]_NEW_REG106_NEW984 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \PC[0]_NEW_REG106_NEW984 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \RSval_D[0]~1_Duplicate_64  & ( \PC[0]_NEW_REG106_OTERM985  ) ) # ( !\RSval_D[0]~1_Duplicate_64  & ( \PC[0]_NEW_REG106_OTERM985  & ( !\ldPC_D~1_combout  ) ) ) # ( \RSval_D[0]~1_Duplicate_64  & ( !\PC[0]_NEW_REG106_OTERM985  & ( 
// \ldPC_D~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\ldPC_D~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RSval_D[0]~1_Duplicate_64 ),
	.dataf(!\PC[0]_NEW_REG106_OTERM985 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h00003333CCCCFFFF;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N43
dffeas \pcpred_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[0] .is_wysiwyg = "true";
defparam \pcpred_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N42
cyclonev_lcell_comb \Selector52~13 (
// Equation(s):
// \Selector52~13_combout  = ( \aluin2_A~5_combout  & ( \aluin2_A~3_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & ((!\aluin2_A~4_combout  & (!\aluin1_A[30]~DUPLICATE_q  & !aluin1_A[29])) # (\aluin2_A~4_combout  & ((!\aluin1_A[30]~DUPLICATE_q ) # 
// (!aluin1_A[29]))))) ) ) ) # ( !\aluin2_A~5_combout  & ( \aluin2_A~3_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & (\aluin2_A~4_combout  & !\aluin1_A[30]~DUPLICATE_q )) ) ) ) # ( \aluin2_A~5_combout  & ( !\aluin2_A~3_combout  & ( ((!\aluin2_A~4_combout  & 
// (!\aluin1_A[30]~DUPLICATE_q  & !aluin1_A[29])) # (\aluin2_A~4_combout  & ((!\aluin1_A[30]~DUPLICATE_q ) # (!aluin1_A[29])))) # (\aluin1_A[31]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A~5_combout  & ( !\aluin2_A~3_combout  & ( ((\aluin2_A~4_combout  & 
// !\aluin1_A[30]~DUPLICATE_q )) # (\aluin1_A[31]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~4_combout ),
	.datac(!\aluin1_A[30]~DUPLICATE_q ),
	.datad(!aluin1_A[29]),
	.datae(!\aluin2_A~5_combout ),
	.dataf(!\aluin2_A~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~13 .extended_lut = "off";
defparam \Selector52~13 .lut_mask = 64'h7575F77510105110;
defparam \Selector52~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \Selector52~14 (
// Equation(s):
// \Selector52~14_combout  = ( \Selector52~13_combout  & ( (!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[2] & (alufunc_A[0])) # (alufunc_A[2] & (!alufunc_A[0] & pcpred_A[0])))) ) ) # ( !\Selector52~13_combout  & ( (alufunc_A[2] & (!\alufunc_A[1]~DUPLICATE_q  & 
// (!alufunc_A[0] & pcpred_A[0]))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!alufunc_A[0]),
	.datad(!pcpred_A[0]),
	.datae(gnd),
	.dataf(!\Selector52~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~14 .extended_lut = "off";
defparam \Selector52~14 .lut_mask = 64'h0040004008480848;
defparam \Selector52~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \Selector52~12 (
// Equation(s):
// \Selector52~12_combout  = ( !alufunc_A[0] & ( (!alufunc_A[2] & !\alufunc_A[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~12 .extended_lut = "off";
defparam \Selector52~12 .lut_mask = 64'hF000F00000000000;
defparam \Selector52~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N51
cyclonev_lcell_comb \Selector52~19 (
// Equation(s):
// \Selector52~19_combout  = ( alufunc_A[0] & ( (!alufunc_A[2] & (\Equal6~0_combout  & !\alufunc_A[1]~DUPLICATE_q )) ) )

	.dataa(!alufunc_A[2]),
	.datab(gnd),
	.datac(!\Equal6~0_combout ),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~19 .extended_lut = "off";
defparam \Selector52~19 .lut_mask = 64'h000000000A000A00;
defparam \Selector52~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A~19_combout  & ( aluin1_A[16] & ( (\aluin2_A~18_combout  & (!\aluin1_A[15]~DUPLICATE_q  & (!aluin1_A[17] $ (\aluin2_A~17_combout )))) ) ) ) # ( \aluin2_A~19_combout  & ( !aluin1_A[16] & ( (!\aluin2_A~18_combout  & 
// (!\aluin1_A[15]~DUPLICATE_q  & (!aluin1_A[17] $ (\aluin2_A~17_combout )))) # (\aluin2_A~18_combout  & (!aluin1_A[17] $ ((\aluin2_A~17_combout )))) ) ) ) # ( !\aluin2_A~19_combout  & ( !aluin1_A[16] & ( (\aluin2_A~18_combout  & (!aluin1_A[17] $ 
// (\aluin2_A~17_combout ))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!\aluin2_A~17_combout ),
	.datac(!\aluin2_A~18_combout ),
	.datad(!\aluin1_A[15]~DUPLICATE_q ),
	.datae(!\aluin2_A~19_combout ),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h0909990900000900;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \aluin2_A~13_combout  & ( \aluin2_A~14_combout  & ( (!aluin1_A[21]) # ((!aluin1_A[20]) # ((!aluin1_A[19] & \aluin2_A~15_combout ))) ) ) ) # ( !\aluin2_A~13_combout  & ( \aluin2_A~14_combout  & ( (!aluin1_A[21] & ((!aluin1_A[20]) 
// # ((!aluin1_A[19] & \aluin2_A~15_combout )))) ) ) ) # ( \aluin2_A~13_combout  & ( !\aluin2_A~14_combout  & ( (!aluin1_A[21]) # ((!aluin1_A[19] & (\aluin2_A~15_combout  & !aluin1_A[20]))) ) ) ) # ( !\aluin2_A~13_combout  & ( !\aluin2_A~14_combout  & ( 
// (!aluin1_A[19] & (!aluin1_A[21] & (\aluin2_A~15_combout  & !aluin1_A[20]))) ) ) )

	.dataa(!aluin1_A[19]),
	.datab(!aluin1_A[21]),
	.datac(!\aluin2_A~15_combout ),
	.datad(!aluin1_A[20]),
	.datae(!\aluin2_A~13_combout ),
	.dataf(!\aluin2_A~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0800CECCCC08FFCE;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N21
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \aluin2_A~17_combout  & ( !aluin1_A[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[17]),
	.datae(gnd),
	.dataf(!\aluin2_A~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h00000000FF00FF00;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \LessThan0~6_combout  & ( \LessThan1~2_combout  & ( (\aluin1_A[18]~DUPLICATE_q  & (!\aluin2_A~16_combout  & !\LessThan0~5_combout )) ) ) ) # ( !\LessThan0~6_combout  & ( \LessThan1~2_combout  & ( (!\LessThan0~5_combout  & 
// ((!\LessThan0~7_combout  & ((!\aluin2_A~16_combout ) # (\aluin1_A[18]~DUPLICATE_q ))) # (\LessThan0~7_combout  & (\aluin1_A[18]~DUPLICATE_q  & !\aluin2_A~16_combout )))) ) ) ) # ( \LessThan0~6_combout  & ( !\LessThan1~2_combout  & ( !\LessThan0~5_combout  
// ) ) ) # ( !\LessThan0~6_combout  & ( !\LessThan1~2_combout  & ( !\LessThan0~5_combout  ) ) )

	.dataa(!\LessThan0~7_combout ),
	.datab(!\aluin1_A[18]~DUPLICATE_q ),
	.datac(!\aluin2_A~16_combout ),
	.datad(!\LessThan0~5_combout ),
	.datae(!\LessThan0~6_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'hFF00FF00B2003000;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N54
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \aluin2_A~12_combout  & ( (!aluin1_A[22] & ((!aluin1_A[23]) # (\aluin2_A~11_combout ))) # (aluin1_A[22] & (\aluin2_A~11_combout  & !aluin1_A[23])) ) ) # ( !\aluin2_A~12_combout  & ( (\aluin2_A~11_combout  & !aluin1_A[23]) ) )

	.dataa(gnd),
	.datab(!aluin1_A[22]),
	.datac(!\aluin2_A~11_combout ),
	.datad(!aluin1_A[23]),
	.datae(gnd),
	.dataf(!\aluin2_A~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h0F000F00CF0CCF0C;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \aluin2_A~9_combout  & ( (!aluin1_A[25]) # ((\aluin2_A~10_combout  & !\aluin1_A[24]~DUPLICATE_q )) ) ) # ( !\aluin2_A~9_combout  & ( (!aluin1_A[25] & (\aluin2_A~10_combout  & !\aluin1_A[24]~DUPLICATE_q )) ) )

	.dataa(!aluin1_A[25]),
	.datab(!\aluin2_A~10_combout ),
	.datac(!\aluin1_A[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h20202020BABABABA;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N27
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \aluin2_A~6_combout  & ( (!aluin1_A[28]) # ((!\aluin1_A[27]~DUPLICATE_q  & \aluin2_A~7_combout )) ) ) # ( !\aluin2_A~6_combout  & ( (!\aluin1_A[27]~DUPLICATE_q  & (\aluin2_A~7_combout  & !aluin1_A[28])) ) )

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A~7_combout ),
	.datad(!aluin1_A[28]),
	.datae(gnd),
	.dataf(!\aluin2_A~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0A000A00FF0AFF0A;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N42
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( !\LessThan0~1_combout  & ( (!\LessThan1~0_combout ) # ((!\aluin2_A~8_combout  & ((!\LessThan0~2_combout ) # (aluin1_A[26]))) # (\aluin2_A~8_combout  & (aluin1_A[26] & !\LessThan0~2_combout ))) ) )

	.dataa(!\aluin2_A~8_combout ),
	.datab(!aluin1_A[26]),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'hFFB2FFB200000000;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
cyclonev_lcell_comb \Selector52~15 (
// Equation(s):
// \Selector52~15_combout  = ( \LessThan0~3_combout  & ( (!\LessThan1~4_combout ) # ((!\LessThan0~4_combout  & ((!\Equal6~1_combout ) # (\LessThan0~8_combout )))) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\Equal6~1_combout ),
	.datac(!\LessThan0~8_combout ),
	.datad(!\LessThan0~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~15 .extended_lut = "off";
defparam \Selector52~15 .lut_mask = 64'h00000000EFAAEFAA;
defparam \Selector52~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \aluin2_A~29_combout  & ( (!\aluin2_A~28_combout  & (!aluin1_A[2] & !aluin1_A[3])) # (\aluin2_A~28_combout  & ((!aluin1_A[2]) # (!aluin1_A[3]))) ) ) # ( !\aluin2_A~29_combout  & ( (\aluin2_A~28_combout  & !aluin1_A[3]) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~28_combout ),
	.datac(!aluin1_A[2]),
	.datad(!aluin1_A[3]),
	.datae(gnd),
	.dataf(!\aluin2_A~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h33003300F330F330;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \aluin2_A~2_combout  & ( (!aluin1_A[5]) # ((\aluin2_A~27_combout  & !aluin1_A[4])) ) ) # ( !\aluin2_A~2_combout  & ( (\aluin2_A~27_combout  & (!aluin1_A[5] & !aluin1_A[4])) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~27_combout ),
	.datac(!aluin1_A[5]),
	.datad(!aluin1_A[4]),
	.datae(gnd),
	.dataf(!\aluin2_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h30003000F3F0F3F0;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N21
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \RSval_D[0]~1_combout  & ( (!\RSval_D[1]~0_combout  & \aluin2_A~30_Duplicate_36 ) ) ) # ( !\RSval_D[0]~1_combout  & ( (!\RSval_D[1]~0_combout  & ((\aluin2_A~30_Duplicate_36 ) # (\aluin2_A~31_combout ))) # (\RSval_D[1]~0_combout  
// & (\aluin2_A~31_combout  & \aluin2_A~30_Duplicate_36 )) ) )

	.dataa(!\RSval_D[1]~0_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~31_combout ),
	.datad(!\aluin2_A~30_Duplicate_36 ),
	.datae(gnd),
	.dataf(!\RSval_D[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h0AAF0AAF00AA00AA;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N3
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( aluin1_A[7] & ( (!aluin1_A[6] & (\aluin2_A~0_combout  & \aluin2_A~1_combout )) ) ) # ( !aluin1_A[7] & ( ((!aluin1_A[6] & \aluin2_A~1_combout )) # (\aluin2_A~0_combout ) ) )

	.dataa(!aluin1_A[6]),
	.datab(gnd),
	.datac(!\aluin2_A~0_combout ),
	.datad(!\aluin2_A~1_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \Selector52~17 (
// Equation(s):
// \Selector52~17_combout  = ( \LessThan0~12_combout  & ( !\LessThan0~14_combout  & ( (!\LessThan0~15_combout  & ((!\Equal6~6_combout ) # ((!\Equal6~5_combout  & !\LessThan0~13_combout )))) ) ) ) # ( !\LessThan0~12_combout  & ( !\LessThan0~14_combout  & ( 
// (!\LessThan0~15_combout  & ((!\Equal6~6_combout ) # (!\LessThan0~13_combout ))) ) ) )

	.dataa(!\Equal6~6_combout ),
	.datab(!\Equal6~5_combout ),
	.datac(!\LessThan0~13_combout ),
	.datad(!\LessThan0~15_combout ),
	.datae(!\LessThan0~12_combout ),
	.dataf(!\LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~17 .extended_lut = "off";
defparam \Selector52~17 .lut_mask = 64'hFA00EA0000000000;
defparam \Selector52~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \aluin2_A~22_combout  & ( aluin1_A[12] & ( (!\aluin2_A~20_combout  & (!\aluin1_A[13]~DUPLICATE_q  & (!\aluin1_A[14]~DUPLICATE_q  & \aluin2_A~21_combout ))) # (\aluin2_A~20_combout  & ((!\aluin1_A[14]~DUPLICATE_q ) # 
// ((!\aluin1_A[13]~DUPLICATE_q  & \aluin2_A~21_combout )))) ) ) ) # ( !\aluin2_A~22_combout  & ( aluin1_A[12] & ( (!\aluin2_A~20_combout  & (!\aluin1_A[13]~DUPLICATE_q  & (!\aluin1_A[14]~DUPLICATE_q  & \aluin2_A~21_combout ))) # (\aluin2_A~20_combout  & 
// ((!\aluin1_A[14]~DUPLICATE_q ) # ((!\aluin1_A[13]~DUPLICATE_q  & \aluin2_A~21_combout )))) ) ) ) # ( \aluin2_A~22_combout  & ( !aluin1_A[12] & ( (!\aluin2_A~20_combout  & (!\aluin1_A[14]~DUPLICATE_q  & ((!\aluin1_A[13]~DUPLICATE_q ) # 
// (\aluin2_A~21_combout )))) # (\aluin2_A~20_combout  & ((!\aluin1_A[13]~DUPLICATE_q ) # ((!\aluin1_A[14]~DUPLICATE_q ) # (\aluin2_A~21_combout )))) ) ) ) # ( !\aluin2_A~22_combout  & ( !aluin1_A[12] & ( (!\aluin2_A~20_combout  & (!\aluin1_A[13]~DUPLICATE_q 
//  & (!\aluin1_A[14]~DUPLICATE_q  & \aluin2_A~21_combout ))) # (\aluin2_A~20_combout  & ((!\aluin1_A[14]~DUPLICATE_q ) # ((!\aluin1_A[13]~DUPLICATE_q  & \aluin2_A~21_combout )))) ) ) )

	.dataa(!\aluin2_A~20_combout ),
	.datab(!\aluin1_A[13]~DUPLICATE_q ),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!\aluin2_A~21_combout ),
	.datae(!\aluin2_A~22_combout ),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h50D4D4F550D450D4;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \aluin2_A~26_combout  & ( (!\aluin2_A~25_combout  & (!\aluin1_A[8]~DUPLICATE_q  & !aluin1_A[9])) # (\aluin2_A~25_combout  & ((!\aluin1_A[8]~DUPLICATE_q ) # (!aluin1_A[9]))) ) ) # ( !\aluin2_A~26_combout  & ( 
// (\aluin2_A~25_combout  & !aluin1_A[9]) ) )

	.dataa(!\aluin2_A~25_combout ),
	.datab(gnd),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!aluin1_A[9]),
	.datae(gnd),
	.dataf(!\aluin2_A~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h55005500F550F550;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \aluin2_A~23_combout  & ( (!aluin1_A[11]) # ((!aluin1_A[10] & \aluin2_A~24_combout )) ) ) # ( !\aluin2_A~23_combout  & ( (!aluin1_A[10] & (!aluin1_A[11] & \aluin2_A~24_combout )) ) )

	.dataa(gnd),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[11]),
	.datad(!\aluin2_A~24_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h00C000C0F0FCF0FC;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \Selector52~16 (
// Equation(s):
// \Selector52~16_combout  = ( \LessThan0~10_combout  & ( \LessThan0~0_combout  & ( (!\LessThan0~9_combout  & !\Equal6~3_combout ) ) ) ) # ( !\LessThan0~10_combout  & ( \LessThan0~0_combout  & ( (!\LessThan0~9_combout  & ((!\LessThan0~11_combout ) # 
// (!\Equal6~3_combout ))) ) ) ) # ( \LessThan0~10_combout  & ( !\LessThan0~0_combout  & ( (!\LessThan0~9_combout  & !\Equal6~3_combout ) ) ) ) # ( !\LessThan0~10_combout  & ( !\LessThan0~0_combout  & ( !\LessThan0~9_combout  ) ) )

	.dataa(!\LessThan0~9_combout ),
	.datab(!\LessThan0~11_combout ),
	.datac(!\Equal6~3_combout ),
	.datad(gnd),
	.datae(!\LessThan0~10_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~16 .extended_lut = "off";
defparam \Selector52~16 .lut_mask = 64'hAAAAA0A0A8A8A0A0;
defparam \Selector52~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \Selector52~18 (
// Equation(s):
// \Selector52~18_combout  = ( \Equal6~2_combout  & ( \Equal6~11_combout  & ( (!\Selector52~16_combout ) # ((!\LessThan1~15_combout  & (\Equal6~4_combout  & !\Selector52~17_combout ))) ) ) )

	.dataa(!\LessThan1~15_combout ),
	.datab(!\Equal6~4_combout ),
	.datac(!\Selector52~17_combout ),
	.datad(!\Selector52~16_combout ),
	.datae(!\Equal6~2_combout ),
	.dataf(!\Equal6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~18 .extended_lut = "off";
defparam \Selector52~18 .lut_mask = 64'h000000000000FF20;
defparam \Selector52~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \Selector52~20 (
// Equation(s):
// \Selector52~20_combout  = ( \Selector52~15_combout  & ( \Selector52~18_combout  & ( (!\Selector52~14_combout  & (!\Selector52~19_combout  & ((!\Selector52~12_combout ) # (!\Equal6~12_combout )))) ) ) ) # ( !\Selector52~15_combout  & ( 
// \Selector52~18_combout  & ( (!\Selector52~14_combout  & (!\Selector52~19_combout  & ((!\Selector52~12_combout ) # (!\Equal6~12_combout )))) ) ) ) # ( \Selector52~15_combout  & ( !\Selector52~18_combout  & ( (!\Selector52~14_combout  & 
// ((!\Selector52~12_combout ) # (!\Equal6~12_combout ))) ) ) ) # ( !\Selector52~15_combout  & ( !\Selector52~18_combout  & ( (!\Selector52~14_combout  & (!\Selector52~19_combout  & ((!\Selector52~12_combout ) # (!\Equal6~12_combout )))) ) ) )

	.dataa(!\Selector52~14_combout ),
	.datab(!\Selector52~12_combout ),
	.datac(!\Selector52~19_combout ),
	.datad(!\Equal6~12_combout ),
	.datae(!\Selector52~15_combout ),
	.dataf(!\Selector52~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~20 .extended_lut = "off";
defparam \Selector52~20 .lut_mask = 64'hA080AA88A080A080;
defparam \Selector52~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \Selector52~21 (
// Equation(s):
// \Selector52~21_combout  = ( \Selector52~5_combout  & ( \Selector52~20_combout  & ( (\Selector52~6_combout  & (\Selector52~7_combout  & ((!\Selector52~10_combout ) # (\Selector52~11_combout )))) ) ) ) # ( !\Selector52~5_combout  & ( \Selector52~20_combout  
// ) ) # ( \Selector52~5_combout  & ( !\Selector52~20_combout  & ( \Selector52~6_combout  ) ) ) # ( !\Selector52~5_combout  & ( !\Selector52~20_combout  ) )

	.dataa(!\Selector52~11_combout ),
	.datab(!\Selector52~6_combout ),
	.datac(!\Selector52~7_combout ),
	.datad(!\Selector52~10_combout ),
	.datae(!\Selector52~5_combout ),
	.dataf(!\Selector52~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~21 .extended_lut = "off";
defparam \Selector52~21 .lut_mask = 64'hFFFF3333FFFF0301;
defparam \Selector52~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \memaddr_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector52~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0] .is_wysiwyg = "true";
defparam \memaddr_M[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \mem_fwd[0]~3 (
// Equation(s):
// \mem_fwd[0]~3_combout  = ( \mem_fwd[3]~2_combout  & ( \KEY[0]~input_o  & ( (!\Equal9~8_combout ) # ((\SW[0]~input_o  & memaddr_M[4])) ) ) ) # ( \mem_fwd[3]~2_combout  & ( !\KEY[0]~input_o  & ( ((!\Equal9~8_combout ) # (!memaddr_M[4])) # (\SW[0]~input_o ) 
// ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Equal9~8_combout ),
	.datac(!memaddr_M[4]),
	.datad(gnd),
	.datae(!\mem_fwd[3]~2_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[0]~3 .extended_lut = "off";
defparam \mem_fwd[0]~3 .lut_mask = 64'h0000FDFD0000CDCD;
defparam \mem_fwd[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N38
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !wmemval_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N55
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08D13719B1A31F47DC3BD14A8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \mem_fwd[0]~0 (
// Equation(s):
// \mem_fwd[0]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[29]) # ((dmem_rtl_0_bypass[30] & !\dmem~6_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[30] & (((!dmem_rtl_0_bypass[29])))) # (dmem_rtl_0_bypass[30] & ((!\dmem~6_combout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~6_combout  & ((!dmem_rtl_0_bypass[29]))))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[30] & 
// (((!dmem_rtl_0_bypass[29])))) # (dmem_rtl_0_bypass[30] & ((!\dmem~6_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~6_combout  & ((!dmem_rtl_0_bypass[29]))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[29] & ((!dmem_rtl_0_bypass[30]) # (\dmem~6_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!\dmem~6_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[29]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[0]~0 .extended_lut = "off";
defparam \mem_fwd[0]~0 .lut_mask = 64'hBB00FB40BF04FF44;
defparam \mem_fwd[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N39
cyclonev_lcell_comb \mem_fwd[0]~4 (
// Equation(s):
// \mem_fwd[0]~4_combout  = ( \mem_fwd[0]~0_combout  & ( (((memaddr_M[0] & !\ldmem_M~q )) # (\mem_fwd[29]~1_combout )) # (\mem_fwd[0]~3_combout ) ) ) # ( !\mem_fwd[0]~0_combout  & ( ((memaddr_M[0] & !\ldmem_M~q )) # (\mem_fwd[0]~3_combout ) ) )

	.dataa(!memaddr_M[0]),
	.datab(!\ldmem_M~q ),
	.datac(!\mem_fwd[0]~3_combout ),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[0]~4 .extended_lut = "off";
defparam \mem_fwd[0]~4 .lut_mask = 64'h4F4F4F4F4FFF4FFF;
defparam \mem_fwd[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \regs[12][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \regs[4][0]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[8][0]~q )) # (\imem~16_combout  & ((\regs[0][0]~q ))) ) ) ) # ( !\regs[4][0]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[8][0]~q )) # 
// (\imem~16_combout  & ((\regs[0][0]~q ))) ) ) ) # ( \regs[4][0]~q  & ( !\imem~13_combout  & ( (\regs[12][0]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[4][0]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & \regs[12][0]~q ) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[8][0]~q ),
	.datac(!\regs[12][0]~q ),
	.datad(!\regs[0][0]~q ),
	.datae(!\regs[4][0]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N18
cyclonev_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = ( \regs[13][0]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[9][0]~q )) # (\imem~16_combout  & ((\regs[1][0]~q ))) ) ) ) # ( !\regs[13][0]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[9][0]~q )) # 
// (\imem~16_combout  & ((\regs[1][0]~q ))) ) ) ) # ( \regs[13][0]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout ) # (\regs[5][0]~q ) ) ) ) # ( !\regs[13][0]~q  & ( !\imem~13_combout  & ( (\regs[5][0]~q  & \imem~16_combout ) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[9][0]~q ),
	.datad(!\regs[1][0]~q ),
	.datae(!\regs[13][0]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~1 .extended_lut = "off";
defparam \Mux63~1 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = ( \regs[15][0]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[11][0]~q )) # (\imem~16_combout  & ((\regs[3][0]~q ))) ) ) ) # ( !\regs[15][0]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & (\regs[11][0]~q )) # 
// (\imem~16_combout  & ((\regs[3][0]~q ))) ) ) ) # ( \regs[15][0]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout ) # (\regs[7][0]~q ) ) ) ) # ( !\regs[15][0]~q  & ( !\imem~13_combout  & ( (\regs[7][0]~q  & \imem~16_combout ) ) ) )

	.dataa(!\regs[7][0]~q ),
	.datab(!\regs[11][0]~q ),
	.datac(!\regs[3][0]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[15][0]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~3 .extended_lut = "off";
defparam \Mux63~3 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = ( \imem~16_combout  & ( \imem~13_combout  & ( \regs[2][0]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_combout  & ( \regs[10][0]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_combout  & ( \regs[6][0]~q  ) ) ) # ( !\imem~16_combout  & ( 
// !\imem~13_combout  & ( \regs[14][0]~q  ) ) )

	.dataa(!\regs[6][0]~q ),
	.datab(!\regs[10][0]~q ),
	.datac(!\regs[14][0]~q ),
	.datad(!\regs[2][0]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~2 .extended_lut = "off";
defparam \Mux63~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
cyclonev_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = ( \Mux63~2_combout  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\Mux63~0_combout ) ) ) ) # ( !\Mux63~2_combout  & ( \imem~18_combout  & ( (\Mux63~0_combout  & !\imem~17_combout ) ) ) ) # ( \Mux63~2_combout  & ( !\imem~18_combout  
// & ( (!\imem~17_combout  & (\Mux63~1_combout )) # (\imem~17_combout  & ((\Mux63~3_combout ))) ) ) ) # ( !\Mux63~2_combout  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\Mux63~1_combout )) # (\imem~17_combout  & ((\Mux63~3_combout ))) ) ) )

	.dataa(!\Mux63~0_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux63~1_combout ),
	.datad(!\Mux63~3_combout ),
	.datae(!\Mux63~2_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~4 .extended_lut = "off";
defparam \Mux63~4 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \RTval_D[0]~0_Duplicate (
// Equation(s):
// \RTval_D[0]~0_Duplicate_40  = ( \rt_match_A~combout  & ( \rt_match_M~combout  & ( \Selector52~21_Duplicate_27  ) ) ) # ( !\rt_match_A~combout  & ( \rt_match_M~combout  & ( \mem_fwd[0]~4_combout  ) ) ) # ( \rt_match_A~combout  & ( !\rt_match_M~combout  & ( 
// \Selector52~21_Duplicate_27  ) ) ) # ( !\rt_match_A~combout  & ( !\rt_match_M~combout  & ( \Mux63~4_combout  ) ) )

	.dataa(!\mem_fwd[0]~4_combout ),
	.datab(!\Mux63~4_combout ),
	.datac(!\Selector52~21_Duplicate_27 ),
	.datad(gnd),
	.datae(!\rt_match_A~combout ),
	.dataf(!\rt_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[0]~0_Duplicate_40 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[0]~0_Duplicate .extended_lut = "off";
defparam \RTval_D[0]~0_Duplicate .lut_mask = 64'h33330F0F55550F0F;
defparam \RTval_D[0]~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N20
dffeas \RTval_D[0]~0_Duplicate_NEW_REG1084 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[0]~0_Duplicate_40 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTval_D[0]~0_Duplicate_OTERM1085 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_D[0]~0_Duplicate_NEW_REG1084 .is_wysiwyg = "true";
defparam \RTval_D[0]~0_Duplicate_NEW_REG1084 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \aluin2_A~31 (
// Equation(s):
// \aluin2_A~31_combout  = ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( \destreg_D[0]~5_OTERM925_OTERM1039  & ( (\aluin2_A[4]_OTERM307 ) # (\RTval_D[0]~0_Duplicate_OTERM1085 ) ) ) ) # ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( \destreg_D[0]~5_OTERM925_OTERM1039  
// & ( (\RTval_D[0]~0_Duplicate_OTERM1085  & !\aluin2_A[4]_OTERM307 ) ) ) ) # ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( !\destreg_D[0]~5_OTERM925_OTERM1039  & ( (\RTval_D[0]~0_Duplicate_OTERM1085  & !\aluin2_A[4]_OTERM307 ) ) ) ) # ( 
// !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( !\destreg_D[0]~5_OTERM925_OTERM1039  & ( (\RTval_D[0]~0_Duplicate_OTERM1085  & !\aluin2_A[4]_OTERM307 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RTval_D[0]~0_Duplicate_OTERM1085 ),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.dataf(!\destreg_D[0]~5_OTERM925_OTERM1039 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~31 .extended_lut = "off";
defparam \aluin2_A~31 .lut_mask = 64'h0F000F000F000FFF;
defparam \aluin2_A~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N51
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~27_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~27_combout  & ( (!\aluin2_A~31_combout  & ((!\ShiftLeft0~12_combout  & ((\aluin1_A[31]~DUPLICATE_q ))) 
// # (\ShiftLeft0~12_combout  & (\aluin1_A[30]~DUPLICATE_q )))) # (\aluin2_A~31_combout  & (((\aluin1_A[31]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A~31_combout ),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h000000000F270F0F;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N30
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[17] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[15] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[16] ) ) ) # ( 
// !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[14]~DUPLICATE_q  ) ) )

	.dataa(!aluin1_A[15]),
	.datab(!aluin1_A[17]),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!aluin1_A[16]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h0F0F00FF55553333;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N48
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~38_combout  & ( \ShiftRight0~37_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & (\ShiftRight0~31_combout )) # (\aluin2_A~29_combout  & ((\ShiftRight0~32_combout )))) ) ) ) # ( 
// !\ShiftRight0~38_combout  & ( \ShiftRight0~37_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftRight0~31_combout )) # (\aluin2_A~29_combout  & ((\ShiftRight0~32_combout ))))) 
// ) ) ) # ( \ShiftRight0~38_combout  & ( !\ShiftRight0~37_combout  & ( (!\aluin2_A~28_combout  & (((\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftRight0~31_combout )) # (\aluin2_A~29_combout  & 
// ((\ShiftRight0~32_combout ))))) ) ) ) # ( !\ShiftRight0~38_combout  & ( !\ShiftRight0~37_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftRight0~31_combout )) # (\aluin2_A~29_combout  & ((\ShiftRight0~32_combout ))))) ) ) )

	.dataa(!\ShiftRight0~31_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftRight0~38_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N0
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \ShiftRight0~57_combout  & ( \ShiftRight0~5_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & \Selector30~1_combout ) ) ) ) # ( !\ShiftRight0~57_combout  & ( \ShiftRight0~5_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & 
// \Selector30~1_combout ) ) ) ) # ( \ShiftRight0~57_combout  & ( !\ShiftRight0~5_combout  & ( (\Selector30~1_combout  & ((!\aluin2_A~27_combout ) # (\Selector38~0_combout ))) ) ) ) # ( !\ShiftRight0~57_combout  & ( !\ShiftRight0~5_combout  & ( 
// (\Selector30~1_combout  & \Selector38~0_combout ) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\Selector30~1_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\ShiftRight0~57_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h000F0C0F05050505;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N38
dffeas \pcpred_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[14] .is_wysiwyg = "true";
defparam \pcpred_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \aluin1_A[14]~DUPLICATE_q  & ( \aluin2_A~20_combout  & ( (!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[0] & alufunc_A[1])) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( 
// \aluin2_A~20_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!alufunc_A[1]))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & !alufunc_A[1])) ) ) ) # ( \aluin1_A[14]~DUPLICATE_q  & ( !\aluin2_A~20_combout  & ( (!alufunc_A[0] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (!alufunc_A[1]))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & !alufunc_A[1])) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( !\aluin2_A~20_combout  & ( (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[0]) # (!alufunc_A[1]))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!alufunc_A[1]),
	.datae(!\aluin1_A[14]~DUPLICATE_q ),
	.dataf(!\aluin2_A~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h332266886688CC22;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \Selector34~0_combout  & ( \Selector38~2_combout  ) ) # ( !\Selector34~0_combout  & ( \Selector38~2_combout  & ( (pcpred_A[14] & \Selector36~0_combout ) ) ) ) # ( \Selector34~0_combout  & ( !\Selector38~2_combout  & ( 
// (pcpred_A[14] & \Selector36~0_combout ) ) ) ) # ( !\Selector34~0_combout  & ( !\Selector38~2_combout  & ( (pcpred_A[14] & \Selector36~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!pcpred_A[14]),
	.datac(!\Selector36~0_combout ),
	.datad(gnd),
	.datae(!\Selector34~0_combout ),
	.dataf(!\Selector38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h030303030303FFFF;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N48
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( \ShiftLeft0~23_combout  & ( !\Selector38~3_combout  & ( (!\Selector51~0_combout ) # ((!alufunc_A[0]) # ((\aluin2_A~27_combout ) # (\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( !\Selector38~3_combout  ) )

	.dataa(!\Selector51~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\ShiftLeft0~23_combout ),
	.dataf(!\Selector38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'hFFFFEFFF00000000;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N54
cyclonev_lcell_comb \RSval_D[14]~43 (
// Equation(s):
// \RSval_D[14]~43_combout  = ( \Selector38~4_combout  & ( (!\Selector38~1_combout  & ((!\Selector31~0_combout ) # (!\Add3~109_sumout ))) ) )

	.dataa(gnd),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector38~1_combout ),
	.datad(!\Add3~109_sumout ),
	.datae(gnd),
	.dataf(!\Selector38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[14]~43 .extended_lut = "off";
defparam \RSval_D[14]~43 .lut_mask = 64'h00000000F0C0F0C0;
defparam \RSval_D[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \regs[13][14]~q  & ( \imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & (\regs[1][14]~q )) # (\imem~89_Duplicate_168  & ((\regs[5][14]~q ))) ) ) ) # ( !\regs[13][14]~q  & ( \imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & 
// (\regs[1][14]~q )) # (\imem~89_Duplicate_168  & ((\regs[5][14]~q ))) ) ) ) # ( \regs[13][14]~q  & ( !\imem~87_Duplicate_166  & ( (\imem~89_Duplicate_168 ) # (\regs[9][14]~q ) ) ) ) # ( !\regs[13][14]~q  & ( !\imem~87_Duplicate_166  & ( (\regs[9][14]~q  & 
// !\imem~89_Duplicate_168 ) ) ) )

	.dataa(!\regs[1][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\regs[9][14]~q ),
	.datad(!\imem~89_Duplicate_168 ),
	.datae(!\regs[13][14]~q ),
	.dataf(!\imem~87_Duplicate_166 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \regs[14][14]~q  & ( \imem~89_combout  & ( (!\imem~87_combout ) # (\regs[6][14]~q ) ) ) ) # ( !\regs[14][14]~q  & ( \imem~89_combout  & ( (\regs[6][14]~q  & \imem~87_combout ) ) ) ) # ( \regs[14][14]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & ((\regs[10][14]~q ))) # (\imem~87_combout  & (\regs[2][14]~q )) ) ) ) # ( !\regs[14][14]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & ((\regs[10][14]~q ))) # (\imem~87_combout  & (\regs[2][14]~q )) ) ) )

	.dataa(!\regs[6][14]~q ),
	.datab(!\regs[2][14]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[10][14]~q ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N54
cyclonev_lcell_comb \imem~89_Duplicate_162 (
// Equation(s):
// \imem~89_Duplicate_163  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_163 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_162 .extended_lut = "off";
defparam \imem~89_Duplicate_162 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~89_Duplicate_162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N6
cyclonev_lcell_comb \Mux17~0_Duplicate (
// Equation(s):
// \Mux17~0_Duplicate_5  = ( \imem~89_Duplicate_163  & ( \imem~87_combout  & ( \regs[4][14]~q  ) ) ) # ( !\imem~89_Duplicate_163  & ( \imem~87_combout  & ( \regs[0][14]~q  ) ) ) # ( \imem~89_Duplicate_163  & ( !\imem~87_combout  & ( \regs[12][14]~q  ) ) ) # 
// ( !\imem~89_Duplicate_163  & ( !\imem~87_combout  & ( \regs[8][14]~q  ) ) )

	.dataa(!\regs[8][14]~q ),
	.datab(!\regs[0][14]~q ),
	.datac(!\regs[4][14]~q ),
	.datad(!\regs[12][14]~q ),
	.datae(!\imem~89_Duplicate_163 ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0_Duplicate .extended_lut = "off";
defparam \Mux17~0_Duplicate .lut_mask = 64'h555500FF33330F0F;
defparam \Mux17~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
cyclonev_lcell_comb \Mux17~3_Duplicate (
// Equation(s):
// \Mux17~3_Duplicate_6  = ( \regs[7][14]~q  & ( \imem~87_combout  & ( (\imem~89_Duplicate_165 ) # (\regs[3][14]~q ) ) ) ) # ( !\regs[7][14]~q  & ( \imem~87_combout  & ( (\regs[3][14]~q  & !\imem~89_Duplicate_165 ) ) ) ) # ( \regs[7][14]~q  & ( 
// !\imem~87_combout  & ( (!\imem~89_Duplicate_165  & (\regs[11][14]~q )) # (\imem~89_Duplicate_165  & ((\regs[15][14]~q ))) ) ) ) # ( !\regs[7][14]~q  & ( !\imem~87_combout  & ( (!\imem~89_Duplicate_165  & (\regs[11][14]~q )) # (\imem~89_Duplicate_165  & 
// ((\regs[15][14]~q ))) ) ) )

	.dataa(!\regs[11][14]~q ),
	.datab(!\regs[3][14]~q ),
	.datac(!\imem~89_Duplicate_165 ),
	.datad(!\regs[15][14]~q ),
	.datae(!\regs[7][14]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3_Duplicate .extended_lut = "off";
defparam \Mux17~3_Duplicate .lut_mask = 64'h505F505F30303F3F;
defparam \Mux17~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \RSval_D[14]~42 (
// Equation(s):
// \RSval_D[14]~42_combout  = ( \Mux17~0_Duplicate_5  & ( \Mux17~3_Duplicate_6  & ( (!\imem~135_combout  & ((!\imem~88_Duplicate_159 ) # ((\Mux17~1_combout )))) # (\imem~135_combout  & (((\Mux17~2_combout )) # (\imem~88_Duplicate_159 ))) ) ) ) # ( 
// !\Mux17~0_Duplicate_5  & ( \Mux17~3_Duplicate_6  & ( (!\imem~135_combout  & (\imem~88_Duplicate_159  & (\Mux17~1_combout ))) # (\imem~135_combout  & (((\Mux17~2_combout )) # (\imem~88_Duplicate_159 ))) ) ) ) # ( \Mux17~0_Duplicate_5  & ( 
// !\Mux17~3_Duplicate_6  & ( (!\imem~135_combout  & ((!\imem~88_Duplicate_159 ) # ((\Mux17~1_combout )))) # (\imem~135_combout  & (!\imem~88_Duplicate_159  & ((\Mux17~2_combout )))) ) ) ) # ( !\Mux17~0_Duplicate_5  & ( !\Mux17~3_Duplicate_6  & ( 
// (!\imem~135_combout  & (\imem~88_Duplicate_159  & (\Mux17~1_combout ))) # (\imem~135_combout  & (!\imem~88_Duplicate_159  & ((\Mux17~2_combout )))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_Duplicate_159 ),
	.datac(!\Mux17~1_combout ),
	.datad(!\Mux17~2_combout ),
	.datae(!\Mux17~0_Duplicate_5 ),
	.dataf(!\Mux17~3_Duplicate_6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[14]~42 .extended_lut = "off";
defparam \RSval_D[14]~42 .lut_mask = 64'h02468ACE13579BDF;
defparam \RSval_D[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \RSval_D[14]~44 (
// Equation(s):
// \RSval_D[14]~44_combout  = ( \RSval_D[14]~42_combout  & ( (!\rs_match_M~_Duplicate_2 ) # (\mem_fwd[14]~37_combout ) ) ) # ( !\RSval_D[14]~42_combout  & ( (\mem_fwd[14]~37_combout  & \rs_match_M~_Duplicate_2 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[14]~37_combout ),
	.datad(!\rs_match_M~_Duplicate_2 ),
	.datae(gnd),
	.dataf(!\RSval_D[14]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[14]~44 .extended_lut = "off";
defparam \RSval_D[14]~44 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \RSval_D[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \RSval_D[14]~22 (
// Equation(s):
// \RSval_D[14]~22_combout  = ( \RSval_D[14]~44_combout  & ( (!\rs_match_A~_Duplicate_3 ) # ((!\RSval_D[14]~43_combout ) # ((\Selector31~1_combout  & \Add4~109_sumout ))) ) ) # ( !\RSval_D[14]~44_combout  & ( (\rs_match_A~_Duplicate_3  & 
// ((!\RSval_D[14]~43_combout ) # ((\Selector31~1_combout  & \Add4~109_sumout )))) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\rs_match_A~_Duplicate_3 ),
	.datac(!\Add4~109_sumout ),
	.datad(!\RSval_D[14]~43_combout ),
	.datae(gnd),
	.dataf(!\RSval_D[14]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[14]~22 .extended_lut = "off";
defparam \RSval_D[14]~22 .lut_mask = 64'h33013301FFCDFFCD;
defparam \RSval_D[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N16
dffeas \aluin1_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[14]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N36
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( \Selector38~1_combout  & ( \Selector38~4_combout  ) ) # ( !\Selector38~1_combout  & ( \Selector38~4_combout  & ( (!\Add4~109_sumout  & (\Add3~109_sumout  & (\Selector31~0_combout ))) # (\Add4~109_sumout  & (((\Add3~109_sumout  & 
// \Selector31~0_combout )) # (\Selector31~1_combout ))) ) ) ) # ( \Selector38~1_combout  & ( !\Selector38~4_combout  ) ) # ( !\Selector38~1_combout  & ( !\Selector38~4_combout  ) )

	.dataa(!\Add4~109_sumout ),
	.datab(!\Add3~109_sumout ),
	.datac(!\Selector31~0_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(!\Selector38~1_combout ),
	.dataf(!\Selector38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'hFFFFFFFF0357FFFF;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \memaddr_M[14]~feeder (
// Equation(s):
// \memaddr_M[14]~feeder_combout  = ( \Selector38~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector38~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[14]~feeder .extended_lut = "off";
defparam \memaddr_M[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \memaddr_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14] .is_wysiwyg = "true";
defparam \memaddr_M[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y17_N20
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \mem_fwd[13]~58 (
// Equation(s):
// \mem_fwd[13]~58_combout  = ( dmem_rtl_0_bypass[55] & ( \dmem~6_combout  & ( ((!\ldmem_M~q  & \memaddr_M[13]~DUPLICATE_q )) # (\mem_fwd[29]~1_combout ) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( \dmem~6_combout  & ( (!\ldmem_M~q  & \memaddr_M[13]~DUPLICATE_q ) ) 
// ) ) # ( dmem_rtl_0_bypass[55] & ( !\dmem~6_combout  & ( (!\ldmem_M~q  & (((\mem_fwd[29]~1_combout  & !dmem_rtl_0_bypass[56])) # (\memaddr_M[13]~DUPLICATE_q ))) # (\ldmem_M~q  & (\mem_fwd[29]~1_combout  & (!dmem_rtl_0_bypass[56]))) ) ) ) # ( 
// !dmem_rtl_0_bypass[55] & ( !\dmem~6_combout  & ( (!\ldmem_M~q  & \memaddr_M[13]~DUPLICATE_q ) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\mem_fwd[29]~1_combout ),
	.datac(!dmem_rtl_0_bypass[56]),
	.datad(!\memaddr_M[13]~DUPLICATE_q ),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[13]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[13]~58 .extended_lut = "off";
defparam \mem_fwd[13]~58 .lut_mask = 64'h00AA30BA00AA33BB;
defparam \mem_fwd[13]~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016104E0380F61098040000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \mem_fwd[13]~95 (
// Equation(s):
// \mem_fwd[13]~95_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((dmem_rtl_0_bypass[56] & (\mem_fwd[29]~1_combout  & (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & !\dmem~6_combout )))) # (\mem_fwd[13]~58_combout ) ) ) # ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((dmem_rtl_0_bypass[56] & (\mem_fwd[29]~1_combout  & (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & !\dmem~6_combout )))) # (\mem_fwd[13]~58_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[56]),
	.datab(!\mem_fwd[29]~1_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(!\dmem~6_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[13]~58_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[13]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[13]~95 .extended_lut = "on";
defparam \mem_fwd[13]~95 .lut_mask = 64'h01000100FFFFFFFF;
defparam \mem_fwd[13]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N48
cyclonev_lcell_comb \Mux50~0_Duplicate (
// Equation(s):
// \Mux50~0_Duplicate_6  = ( \regs[2][13]~q  & ( \imem~18_Duplicate_194  & ( (\regs[0][13]~q ) # (\imem~17_Duplicate_193 ) ) ) ) # ( !\regs[2][13]~q  & ( \imem~18_Duplicate_194  & ( (!\imem~17_Duplicate_193  & \regs[0][13]~q ) ) ) ) # ( \regs[2][13]~q  & ( 
// !\imem~18_Duplicate_194  & ( (!\imem~17_Duplicate_193  & ((\regs[1][13]~q ))) # (\imem~17_Duplicate_193  & (\regs[3][13]~q )) ) ) ) # ( !\regs[2][13]~q  & ( !\imem~18_Duplicate_194  & ( (!\imem~17_Duplicate_193  & ((\regs[1][13]~q ))) # 
// (\imem~17_Duplicate_193  & (\regs[3][13]~q )) ) ) )

	.dataa(!\imem~17_Duplicate_193 ),
	.datab(!\regs[0][13]~q ),
	.datac(!\regs[3][13]~q ),
	.datad(!\regs[1][13]~q ),
	.datae(!\regs[2][13]~q ),
	.dataf(!\imem~18_Duplicate_194 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0_Duplicate .extended_lut = "off";
defparam \Mux50~0_Duplicate .lut_mask = 64'h05AF05AF22227777;
defparam \Mux50~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[5][13]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][13]~q )) # (\imem~17_combout  & ((\regs[6][13]~q ))) ) ) ) # ( !\regs[5][13]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][13]~q )) # 
// (\imem~17_combout  & ((\regs[6][13]~q ))) ) ) ) # ( \regs[5][13]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[7][13]~q ) ) ) ) # ( !\regs[5][13]~q  & ( !\imem~18_combout  & ( (\regs[7][13]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[7][13]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[4][13]~q ),
	.datad(!\regs[6][13]~q ),
	.datae(!\regs[5][13]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \regs[14][13]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[12][13]~q ) ) ) ) # ( !\regs[14][13]~q  & ( \imem~18_combout  & ( (\regs[12][13]~q  & !\imem~17_combout ) ) ) ) # ( \regs[14][13]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[13][13]~q )) # (\imem~17_combout  & ((\regs[15][13]~q ))) ) ) ) # ( !\regs[14][13]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[13][13]~q )) # (\imem~17_combout  & ((\regs[15][13]~q ))) ) ) )

	.dataa(!\regs[13][13]~q ),
	.datab(!\regs[12][13]~q ),
	.datac(!\regs[15][13]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \regs[9][13]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[8][13]~q )) # (\imem~17_combout  & ((\regs[10][13]~q ))) ) ) ) # ( !\regs[9][13]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[8][13]~q )) # 
// (\imem~17_combout  & ((\regs[10][13]~q ))) ) ) ) # ( \regs[9][13]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[11][13]~q ) ) ) ) # ( !\regs[9][13]~q  & ( !\imem~18_combout  & ( (\regs[11][13]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[11][13]~q ),
	.datab(!\regs[8][13]~q ),
	.datac(!\regs[10][13]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[9][13]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N6
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \Mux50~3_combout  & ( \Mux50~2_combout  & ( (!\imem~16_combout ) # ((!\imem~13_combout  & ((\Mux50~1_combout ))) # (\imem~13_combout  & (\Mux50~0_Duplicate_6 ))) ) ) ) # ( !\Mux50~3_combout  & ( \Mux50~2_combout  & ( 
// (!\imem~16_combout  & (((\imem~13_combout )))) # (\imem~16_combout  & ((!\imem~13_combout  & ((\Mux50~1_combout ))) # (\imem~13_combout  & (\Mux50~0_Duplicate_6 )))) ) ) ) # ( \Mux50~3_combout  & ( !\Mux50~2_combout  & ( (!\imem~16_combout  & 
// (((!\imem~13_combout )))) # (\imem~16_combout  & ((!\imem~13_combout  & ((\Mux50~1_combout ))) # (\imem~13_combout  & (\Mux50~0_Duplicate_6 )))) ) ) ) # ( !\Mux50~3_combout  & ( !\Mux50~2_combout  & ( (\imem~16_combout  & ((!\imem~13_combout  & 
// ((\Mux50~1_combout ))) # (\imem~13_combout  & (\Mux50~0_Duplicate_6 )))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\Mux50~0_Duplicate_6 ),
	.datac(!\Mux50~1_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\Mux50~3_combout ),
	.dataf(!\Mux50~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N42
cyclonev_lcell_comb \RTval_D[13]~22 (
// Equation(s):
// \RTval_D[13]~22_combout  = ( \Mux50~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[13]~95_combout )))) # (\rt_match_A~combout  & (((\Selector39~4_combout )))) ) ) # ( !\Mux50~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & ((\mem_fwd[13]~95_combout )))) # (\rt_match_A~combout  & (((\Selector39~4_combout )))) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\rt_match_A~combout ),
	.datac(!\Selector39~4_combout ),
	.datad(!\mem_fwd[13]~95_combout ),
	.datae(gnd),
	.dataf(!\Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[13]~22 .extended_lut = "off";
defparam \RTval_D[13]~22 .lut_mask = 64'h034703478BCF8BCF;
defparam \RTval_D[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N43
dffeas \RTreg_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[13]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[13] .is_wysiwyg = "true";
defparam \RTreg_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N43
dffeas \aluin2_A[13]_NEW_REG938 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[13]_OTERM939 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13]_NEW_REG938 .is_wysiwyg = "true";
defparam \aluin2_A[13]_NEW_REG938 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N24
cyclonev_lcell_comb \aluin2_A~21 (
// Equation(s):
// \aluin2_A~21_combout  = ( \aluin2_A[13]_OTERM939  & ( (!\aluin2_A[4]_OTERM307  & ((RTreg_A[13]))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[4]_OTERM305 )) ) ) # ( !\aluin2_A[13]_OTERM939  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[13]) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(!\aluin2_A[4]_OTERM305 ),
	.datac(gnd),
	.datad(!RTreg_A[13]),
	.datae(gnd),
	.dataf(!\aluin2_A[13]_OTERM939 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~21 .extended_lut = "off";
defparam \aluin2_A~21 .lut_mask = 64'h00AA00AA11BB11BB;
defparam \aluin2_A~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N39
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( \aluin2_A~21_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin1_A[13]~DUPLICATE_q  $ (alufunc_A[1])))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1])))) ) ) # ( !\aluin2_A~21_combout  & ( 
// (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin1_A[13]~DUPLICATE_q ) # (!alufunc_A[1]))))) # (alufunc_A[0] & (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin1_A[13]~DUPLICATE_q )))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[0]),
	.datac(!\aluin1_A[13]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\aluin2_A~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h564856486A846A84;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N35
dffeas \pcpred_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[13] .is_wysiwyg = "true";
defparam \pcpred_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N9
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( pcpred_A[13] & ( ((\Selector34~0_combout  & \Selector39~1_combout )) # (\Selector36~0_combout ) ) ) # ( !pcpred_A[13] & ( (\Selector34~0_combout  & \Selector39~1_combout ) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector39~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h0303030357575757;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \ShiftLeft0~30_combout  & ( \ShiftLeft0~29_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & ((\ShiftLeft0~1_combout ))) # (\aluin2_A~29_combout  & (\ShiftLeft0~0_combout ))) ) ) ) # ( !\ShiftLeft0~30_combout  
// & ( \ShiftLeft0~29_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftLeft0~1_combout ))) # (\aluin2_A~29_combout  & (\ShiftLeft0~0_combout )))) ) ) ) # ( 
// \ShiftLeft0~30_combout  & ( !\ShiftLeft0~29_combout  & ( (!\aluin2_A~28_combout  & (((\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftLeft0~1_combout ))) # (\aluin2_A~29_combout  & (\ShiftLeft0~0_combout )))) ) ) ) 
// # ( !\ShiftLeft0~30_combout  & ( !\ShiftLeft0~29_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftLeft0~1_combout ))) # (\aluin2_A~29_combout  & (\ShiftLeft0~0_combout )))) ) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(!\ShiftLeft0~30_combout ),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( \ShiftLeft0~31_combout  & ( \ShiftRight0~5_combout  & ( !\Selector39~2_combout  ) ) ) # ( !\ShiftLeft0~31_combout  & ( \ShiftRight0~5_combout  & ( !\Selector39~2_combout  ) ) ) # ( \ShiftLeft0~31_combout  & ( 
// !\ShiftRight0~5_combout  & ( (!\Selector39~2_combout  & ((!\Selector51~0_combout ) # ((!alufunc_A[0]) # (\aluin2_A~27_combout )))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !\ShiftRight0~5_combout  & ( !\Selector39~2_combout  ) ) )

	.dataa(!\Selector51~0_combout ),
	.datab(!\Selector39~2_combout ),
	.datac(!\aluin2_A~27_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'hCCCCCC8CCCCCCCCC;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N48
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \aluin2_A~30_combout  & ( aluin1_A[16] & ( (\aluin2_A~31_combout ) # (\aluin1_A[15]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A~30_combout  & ( aluin1_A[16] & ( (!\aluin2_A~31_combout  & (\aluin1_A[13]~DUPLICATE_q )) # 
// (\aluin2_A~31_combout  & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A~30_combout  & ( !aluin1_A[16] & ( (\aluin1_A[15]~DUPLICATE_q  & !\aluin2_A~31_combout ) ) ) ) # ( !\aluin2_A~30_combout  & ( !aluin1_A[16] & ( (!\aluin2_A~31_combout  & 
// (\aluin1_A[13]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin1_A[13]~DUPLICATE_q ),
	.datab(!\aluin1_A[15]~DUPLICATE_q ),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!\aluin2_A~31_combout ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h550F3300550F33FF;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~7_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )) # (\ShiftRight0~13_combout ))) # (\aluin2_A~28_combout  & (((\ShiftRight0~6_combout ) # (\aluin2_A~29_combout )))) 
// ) ) ) # ( !\ShiftRight0~12_combout  & ( \ShiftRight0~7_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~13_combout  & (\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & (((\ShiftRight0~6_combout ) # (\aluin2_A~29_combout )))) ) ) ) # ( 
// \ShiftRight0~12_combout  & ( !\ShiftRight0~7_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )) # (\ShiftRight0~13_combout ))) # (\aluin2_A~28_combout  & (((!\aluin2_A~29_combout  & \ShiftRight0~6_combout )))) ) ) ) # ( 
// !\ShiftRight0~12_combout  & ( !\ShiftRight0~7_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~13_combout  & (\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & (((!\aluin2_A~29_combout  & \ShiftRight0~6_combout )))) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h0434C4F40737C7F7;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N36
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \aluin2_A~30_combout  & ( \ShiftLeft0~12_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A~31_combout  & ((aluin1_A[29]))) # (\aluin2_A~31_combout  & 
// (\aluin1_A[30]~DUPLICATE_q )) ) ) ) # ( \aluin2_A~30_combout  & ( !\ShiftLeft0~12_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( !\ShiftLeft0~12_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[30]~DUPLICATE_q ),
	.datab(!aluin1_A[29]),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\aluin2_A~31_combout ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h0F0F0F0F33550F0F;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N0
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \ShiftRight0~58_combout  & ( \Selector23~1_combout  & ( (\Selector30~1_combout  & ((!\ShiftRight0~5_combout ) # (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~58_combout  & ( \Selector23~1_combout  & ( 
// (\Selector30~1_combout  & ((!\ShiftRight0~5_combout  & ((\aluin2_A~27_combout ))) # (\ShiftRight0~5_combout  & (\aluin1_A[31]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~58_combout  & ( !\Selector23~1_combout  & ( (\Selector30~1_combout  & 
// ((!\ShiftRight0~5_combout  & ((!\aluin2_A~27_combout ))) # (\ShiftRight0~5_combout  & (\aluin1_A[31]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~58_combout  & ( !\Selector23~1_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & (\Selector30~1_combout  & 
// \ShiftRight0~5_combout )) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\Selector30~1_combout ),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~58_combout ),
	.dataf(!\Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h0011301103113311;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \RSval_D[13]~40 (
// Equation(s):
// \RSval_D[13]~40_combout  = ( !\Selector39~0_combout  & ( (\Selector39~3_combout  & ((!\Selector31~0_combout ) # (!\Add3~121_sumout ))) ) )

	.dataa(gnd),
	.datab(!\Selector31~0_combout ),
	.datac(!\Add3~121_sumout ),
	.datad(!\Selector39~3_combout ),
	.datae(gnd),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[13]~40 .extended_lut = "off";
defparam \RSval_D[13]~40 .lut_mask = 64'h00FC00FC00000000;
defparam \RSval_D[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \RSval_D[13]~21 (
// Equation(s):
// \RSval_D[13]~21_combout  = ( \RSval_D[13]~41_combout  & ( (!\rs_match_A~_Duplicate_3 ) # ((!\RSval_D[13]~40_combout ) # ((\Selector31~1_combout  & \Add4~121_sumout ))) ) ) # ( !\RSval_D[13]~41_combout  & ( (\rs_match_A~_Duplicate_3  & 
// ((!\RSval_D[13]~40_combout ) # ((\Selector31~1_combout  & \Add4~121_sumout )))) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\rs_match_A~_Duplicate_3 ),
	.datac(!\RSval_D[13]~40_combout ),
	.datad(!\Add4~121_sumout ),
	.datae(gnd),
	.dataf(!\RSval_D[13]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[13]~21 .extended_lut = "off";
defparam \RSval_D[13]~21 .lut_mask = 64'h30313031FCFDFCFD;
defparam \RSval_D[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \aluin1_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[13]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13] .is_wysiwyg = "true";
defparam \aluin1_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( \Add4~121_sumout  & ( \Selector39~0_combout  ) ) # ( !\Add4~121_sumout  & ( \Selector39~0_combout  ) ) # ( \Add4~121_sumout  & ( !\Selector39~0_combout  & ( ((!\Selector39~3_combout ) # ((\Selector31~0_combout  & 
// \Add3~121_sumout ))) # (\Selector31~1_combout ) ) ) ) # ( !\Add4~121_sumout  & ( !\Selector39~0_combout  & ( (!\Selector39~3_combout ) # ((\Selector31~0_combout  & \Add3~121_sumout )) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Add3~121_sumout ),
	.datad(!\Selector39~3_combout ),
	.datae(!\Add4~121_sumout ),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "off";
defparam \Selector39~4 .lut_mask = 64'hFF03FF57FFFFFFFF;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N52
dffeas \memaddr_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13] .is_wysiwyg = "true";
defparam \memaddr_M[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N50
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N45
cyclonev_lcell_comb \mem_fwd[12]~70 (
// Equation(s):
// \mem_fwd[12]~70_combout  = ( !\dmem~6_combout  & ( (dmem_rtl_0_bypass[54] & \mem_fwd[29]~1_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[54]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[12]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[12]~70 .extended_lut = "off";
defparam \mem_fwd[12]~70 .lut_mask = 64'h0055005500000000;
defparam \mem_fwd[12]~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000151848200024180840FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~5_combout  = !wmemval_M[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[53]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dmem_rtl_0_bypass[53]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N33
cyclonev_lcell_comb \mem_fwd[12]~69 (
// Equation(s):
// \mem_fwd[12]~69_combout  = ( \mem_fwd[29]~1_combout  & ( \dmem~6_combout  & ( (!dmem_rtl_0_bypass[53]) # ((!\ldmem_M~q  & memaddr_M[12])) ) ) ) # ( !\mem_fwd[29]~1_combout  & ( \dmem~6_combout  & ( (!\ldmem_M~q  & memaddr_M[12]) ) ) ) # ( 
// \mem_fwd[29]~1_combout  & ( !\dmem~6_combout  & ( (!\ldmem_M~q  & (((!dmem_rtl_0_bypass[53] & !dmem_rtl_0_bypass[54])) # (memaddr_M[12]))) # (\ldmem_M~q  & (!dmem_rtl_0_bypass[53] & ((!dmem_rtl_0_bypass[54])))) ) ) ) # ( !\mem_fwd[29]~1_combout  & ( 
// !\dmem~6_combout  & ( (!\ldmem_M~q  & memaddr_M[12]) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(!memaddr_M[12]),
	.datad(!dmem_rtl_0_bypass[54]),
	.datae(!\mem_fwd[29]~1_combout ),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[12]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[12]~69 .extended_lut = "off";
defparam \mem_fwd[12]~69 .lut_mask = 64'h0A0ACE0A0A0ACECE;
defparam \mem_fwd[12]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N0
cyclonev_lcell_comb \mem_fwd[12]~38 (
// Equation(s):
// \mem_fwd[12]~38_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \mem_fwd[12]~69_combout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \mem_fwd[12]~69_combout  ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\mem_fwd[12]~69_combout  & ( ((\mem_fwd[12]~70_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )))) # (\mem_fwd[31]~6_combout 
// ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\mem_fwd[12]~69_combout  & ( ((\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & \mem_fwd[12]~70_combout ))) # 
// (\mem_fwd[31]~6_combout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\mem_fwd[31]~6_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\mem_fwd[12]~70_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\mem_fwd[12]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[12]~38 .extended_lut = "off";
defparam \mem_fwd[12]~38 .lut_mask = 64'h333733BFFFFFFFFF;
defparam \mem_fwd[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \regs[4][12]~q  & ( \imem~89_combout  & ( (\imem~87_combout ) # (\regs[12][12]~q ) ) ) ) # ( !\regs[4][12]~q  & ( \imem~89_combout  & ( (\regs[12][12]~q  & !\imem~87_combout ) ) ) ) # ( \regs[4][12]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & ((\regs[8][12]~q ))) # (\imem~87_combout  & (\regs[0][12]~q )) ) ) ) # ( !\regs[4][12]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & ((\regs[8][12]~q ))) # (\imem~87_combout  & (\regs[0][12]~q )) ) ) )

	.dataa(!\regs[0][12]~q ),
	.datab(!\regs[8][12]~q ),
	.datac(!\regs[12][12]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[4][12]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h335533550F000FFF;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N40
dffeas \regs[1][12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N0
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \regs[13][12]~q  & ( \imem~89_combout  & ( (!\imem~87_combout ) # (\regs[5][12]~q ) ) ) ) # ( !\regs[13][12]~q  & ( \imem~89_combout  & ( (\regs[5][12]~q  & \imem~87_combout ) ) ) ) # ( \regs[13][12]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & ((\regs[9][12]~q ))) # (\imem~87_combout  & (\regs[1][12]~DUPLICATE_q )) ) ) ) # ( !\regs[13][12]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & ((\regs[9][12]~q ))) # (\imem~87_combout  & (\regs[1][12]~DUPLICATE_q )) ) ) )

	.dataa(!\regs[5][12]~q ),
	.datab(!\regs[1][12]~DUPLICATE_q ),
	.datac(!\regs[9][12]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[13][12]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N12
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \regs[11][12]~q  & ( \imem~89_Duplicate_212  & ( (!\imem~87_combout  & (\regs[15][12]~q )) # (\imem~87_combout  & ((\regs[7][12]~q ))) ) ) ) # ( !\regs[11][12]~q  & ( \imem~89_Duplicate_212  & ( (!\imem~87_combout  & (\regs[15][12]~q 
// )) # (\imem~87_combout  & ((\regs[7][12]~q ))) ) ) ) # ( \regs[11][12]~q  & ( !\imem~89_Duplicate_212  & ( (!\imem~87_combout ) # (\regs[3][12]~q ) ) ) ) # ( !\regs[11][12]~q  & ( !\imem~89_Duplicate_212  & ( (\imem~87_combout  & \regs[3][12]~q ) ) ) )

	.dataa(!\regs[15][12]~q ),
	.datab(!\regs[7][12]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[3][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\imem~89_Duplicate_212 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N42
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \regs[14][12]~q  & ( \imem~89_Duplicate_226  & ( (!\imem~87_combout ) # (\regs[6][12]~q ) ) ) ) # ( !\regs[14][12]~q  & ( \imem~89_Duplicate_226  & ( (\imem~87_combout  & \regs[6][12]~q ) ) ) ) # ( \regs[14][12]~q  & ( 
// !\imem~89_Duplicate_226  & ( (!\imem~87_combout  & (\regs[10][12]~q )) # (\imem~87_combout  & ((\regs[2][12]~q ))) ) ) ) # ( !\regs[14][12]~q  & ( !\imem~89_Duplicate_226  & ( (!\imem~87_combout  & (\regs[10][12]~q )) # (\imem~87_combout  & 
// ((\regs[2][12]~q ))) ) ) )

	.dataa(!\regs[10][12]~q ),
	.datab(!\imem~87_combout ),
	.datac(!\regs[6][12]~q ),
	.datad(!\regs[2][12]~q ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\imem~89_Duplicate_226 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h447744770303CFCF;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \Mux19~3_combout  & ( \Mux19~2_combout  & ( ((!\imem~88_Duplicate_200  & (\Mux19~0_combout )) # (\imem~88_Duplicate_200  & ((\Mux19~1_combout )))) # (\imem~135_combout ) ) ) ) # ( !\Mux19~3_combout  & ( \Mux19~2_combout  & ( 
// (!\imem~135_combout  & ((!\imem~88_Duplicate_200  & (\Mux19~0_combout )) # (\imem~88_Duplicate_200  & ((\Mux19~1_combout ))))) # (\imem~135_combout  & (!\imem~88_Duplicate_200 )) ) ) ) # ( \Mux19~3_combout  & ( !\Mux19~2_combout  & ( (!\imem~135_combout  
// & ((!\imem~88_Duplicate_200  & (\Mux19~0_combout )) # (\imem~88_Duplicate_200  & ((\Mux19~1_combout ))))) # (\imem~135_combout  & (\imem~88_Duplicate_200 )) ) ) ) # ( !\Mux19~3_combout  & ( !\Mux19~2_combout  & ( (!\imem~135_combout  & 
// ((!\imem~88_Duplicate_200  & (\Mux19~0_combout )) # (\imem~88_Duplicate_200  & ((\Mux19~1_combout ))))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_Duplicate_200 ),
	.datac(!\Mux19~0_combout ),
	.datad(!\Mux19~1_combout ),
	.datae(!\Mux19~3_combout ),
	.dataf(!\Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N3
cyclonev_lcell_comb \RSval_D[12]~20 (
// Equation(s):
// \RSval_D[12]~20_combout  = ( \rs_match_M~_Duplicate_2  & ( \Mux19~4_combout  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[12]~38_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector40~3_combout ))) ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( \Mux19~4_combout 
//  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector40~3_combout ) ) ) ) # ( \rs_match_M~_Duplicate_2  & ( !\Mux19~4_combout  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[12]~38_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector40~3_combout ))) ) ) ) # ( 
// !\rs_match_M~_Duplicate_2  & ( !\Mux19~4_combout  & ( (\rs_match_A~_Duplicate_3  & \Selector40~3_combout ) ) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(!\mem_fwd[12]~38_combout ),
	.datac(gnd),
	.datad(!\Selector40~3_combout ),
	.datae(!\rs_match_M~_Duplicate_2 ),
	.dataf(!\Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[12]~20 .extended_lut = "off";
defparam \RSval_D[12]~20 .lut_mask = 64'h00552277AAFF2277;
defparam \RSval_D[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N38
dffeas \aluin1_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[12] .is_wysiwyg = "true";
defparam \aluin1_A[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N9
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( !alufunc_A[0] & ( (!alufunc_A[5] & (alufunc_A[2] & (!alufunc_A[1] & \alufunc_A[3]~DUPLICATE_q ))) ) )

	.dataa(!alufunc_A[5]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h0020002000000000;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N32
dffeas \pcpred_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[12] .is_wysiwyg = "true";
defparam \pcpred_A[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N0
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \aluin2_A~22_combout  & ( (!alufunc_A[0] & (!alufunc_A[1] $ (!aluin1_A[12] $ (\alufunc_A[3]~DUPLICATE_q )))) # (alufunc_A[0] & (!alufunc_A[1] & ((!\alufunc_A[3]~DUPLICATE_q )))) ) ) # ( !\aluin2_A~22_combout  & ( (!alufunc_A[0] 
// & (!\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[1]) # (!aluin1_A[12]))))) # (alufunc_A[0] & (!alufunc_A[1] & (!aluin1_A[12] $ (!\alufunc_A[3]~DUPLICATE_q )))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!aluin1_A[12]),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N30
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( alufunc_A[2] & ( (!alufunc_A[5] & (\Selector48~0_combout  & (pcpred_A[12]))) # (alufunc_A[5] & (((\Selector48~0_combout  & pcpred_A[12])) # (\Selector40~0_combout ))) ) ) # ( !alufunc_A[2] & ( (\Selector48~0_combout  & 
// pcpred_A[12]) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector48~0_combout ),
	.datac(!pcpred_A[12]),
	.datad(!\Selector40~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h0303030303570357;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \aluin2_A~28_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A~29_combout ) # (\ShiftRight0~23_combout ) ) ) ) # ( !\aluin2_A~28_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~28_combout 
// )) # (\aluin2_A~29_combout  & ((\ShiftRight0~29_combout ))) ) ) ) # ( \aluin2_A~28_combout  & ( !\ShiftRight0~22_combout  & ( (\ShiftRight0~23_combout  & \aluin2_A~29_combout ) ) ) ) # ( !\aluin2_A~28_combout  & ( !\ShiftRight0~22_combout  & ( 
// (!\aluin2_A~29_combout  & (\ShiftRight0~28_combout )) # (\aluin2_A~29_combout  & ((\ShiftRight0~29_combout ))) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\aluin2_A~28_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h550F0033550FFF33;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N54
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~59_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~59_combout  & ( (!\aluin2_A~27_combout ) # ((!\ShiftLeft0~12_combout  & 
// (\aluin1_A[31]~DUPLICATE_q )) # (\ShiftLeft0~12_combout  & ((\ShiftRight0~24_combout )))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~59_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftRight0~59_combout  & ( 
// (\aluin2_A~27_combout  & ((!\ShiftLeft0~12_combout  & (\aluin1_A[31]~DUPLICATE_q )) # (\ShiftLeft0~12_combout  & ((\ShiftRight0~24_combout ))))) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~24_combout ),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "off";
defparam \Selector40~4 .lut_mask = 64'h05035555F5F35555;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N45
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \ShiftLeft0~39_combout  & ( (!\aluin2_A~27_combout  & (alufunc_A[0] & (\Selector51~0_combout  & !\ShiftRight0~5_combout ))) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector51~0_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h0000000002000200;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N36
cyclonev_lcell_comb \Selector40~5 (
// Equation(s):
// \Selector40~5_combout  = ( alufunc_A[4] & ( !\Selector40~2_combout  & ( (!\Selector40~4_combout ) # (!\Selector30~1_combout ) ) ) ) # ( !alufunc_A[4] & ( !\Selector40~2_combout  & ( (!\Selector40~1_combout  & ((!\Selector40~4_combout ) # 
// (!\Selector30~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Selector40~1_combout ),
	.datac(!\Selector40~4_combout ),
	.datad(!\Selector30~1_combout ),
	.datae(!alufunc_A[4]),
	.dataf(!\Selector40~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~5 .extended_lut = "off";
defparam \Selector40~5 .lut_mask = 64'hCCC0FFF000000000;
defparam \Selector40~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N54
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \Selector40~5_combout  & ( \Add3~125_sumout  & ( (\Selector30~0_combout  & (!alufunc_A[4] & ((!\alufunc_A[3]~DUPLICATE_q ) # (\Add4~125_sumout )))) ) ) ) # ( !\Selector40~5_combout  & ( \Add3~125_sumout  ) ) # ( 
// \Selector40~5_combout  & ( !\Add3~125_sumout  & ( (\Selector30~0_combout  & (\alufunc_A[3]~DUPLICATE_q  & (\Add4~125_sumout  & !alufunc_A[4]))) ) ) ) # ( !\Selector40~5_combout  & ( !\Add3~125_sumout  ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\Add4~125_sumout ),
	.datad(!alufunc_A[4]),
	.datae(!\Selector40~5_combout ),
	.dataf(!\Add3~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'hFFFF0100FFFF4500;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \memaddr_M[12]~feeder (
// Equation(s):
// \memaddr_M[12]~feeder_combout  = ( \Selector40~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[12]~feeder .extended_lut = "off";
defparam \memaddr_M[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N38
dffeas \memaddr_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12] .is_wysiwyg = "true";
defparam \memaddr_M[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020804512000A8246523812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \mem_fwd[11]~39 (
// Equation(s):
// \mem_fwd[11]~39_combout  = ( \mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  ) ) # ( !\mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( ((\mem_fwd[11]~72_combout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\mem_fwd[11]~71_combout ) ) ) ) # ( \mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  ) ) # ( 
// !\mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( ((\dmem_rtl_0|auto_generated|address_reg_b [0] & (\mem_fwd[11]~72_combout  & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # (\mem_fwd[11]~71_combout ) ) 
// ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\mem_fwd[11]~72_combout ),
	.datac(!\mem_fwd[11]~71_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\mem_fwd[31]~6_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[11]~39 .extended_lut = "off";
defparam \mem_fwd[11]~39 .lut_mask = 64'h0F1FFFFF2F3FFFFF;
defparam \mem_fwd[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \Mux52~3_Duplicate (
// Equation(s):
// \Mux52~3_Duplicate_6  = ( \imem~17_Duplicate_214  & ( \imem~18_Duplicate_216  & ( \regs[14][11]~q  ) ) ) # ( !\imem~17_Duplicate_214  & ( \imem~18_Duplicate_216  & ( \regs[12][11]~q  ) ) ) # ( \imem~17_Duplicate_214  & ( !\imem~18_Duplicate_216  & ( 
// \regs[15][11]~q  ) ) ) # ( !\imem~17_Duplicate_214  & ( !\imem~18_Duplicate_216  & ( \regs[13][11]~q  ) ) )

	.dataa(!\regs[15][11]~q ),
	.datab(!\regs[12][11]~q ),
	.datac(!\regs[14][11]~q ),
	.datad(!\regs[13][11]~q ),
	.datae(!\imem~17_Duplicate_214 ),
	.dataf(!\imem~18_Duplicate_216 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3_Duplicate .extended_lut = "off";
defparam \Mux52~3_Duplicate .lut_mask = 64'h00FF555533330F0F;
defparam \Mux52~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \Mux52~0_Duplicate (
// Equation(s):
// \Mux52~0_Duplicate_7  = ( \imem~17_Duplicate_214  & ( \imem~18_Duplicate_216  & ( \regs[2][11]~q  ) ) ) # ( !\imem~17_Duplicate_214  & ( \imem~18_Duplicate_216  & ( \regs[0][11]~q  ) ) ) # ( \imem~17_Duplicate_214  & ( !\imem~18_Duplicate_216  & ( 
// \regs[3][11]~q  ) ) ) # ( !\imem~17_Duplicate_214  & ( !\imem~18_Duplicate_216  & ( \regs[1][11]~q  ) ) )

	.dataa(!\regs[1][11]~q ),
	.datab(!\regs[2][11]~q ),
	.datac(!\regs[0][11]~q ),
	.datad(!\regs[3][11]~q ),
	.datae(!\imem~17_Duplicate_214 ),
	.dataf(!\imem~18_Duplicate_216 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0_Duplicate .extended_lut = "off";
defparam \Mux52~0_Duplicate .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux52~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[7][11]~q  & ( \imem~17_combout  & ( (!\imem~18_combout ) # (\regs[6][11]~q ) ) ) ) # ( !\regs[7][11]~q  & ( \imem~17_combout  & ( (\regs[6][11]~q  & \imem~18_combout ) ) ) ) # ( \regs[7][11]~q  & ( !\imem~17_combout  & ( 
// (!\imem~18_combout  & (\regs[5][11]~q )) # (\imem~18_combout  & ((\regs[4][11]~q ))) ) ) ) # ( !\regs[7][11]~q  & ( !\imem~17_combout  & ( (!\imem~18_combout  & (\regs[5][11]~q )) # (\imem~18_combout  & ((\regs[4][11]~q ))) ) ) )

	.dataa(!\regs[6][11]~q ),
	.datab(!\regs[5][11]~q ),
	.datac(!\regs[4][11]~q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[7][11]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \imem~17_Duplicate_195 (
// Equation(s):
// \imem~17_Duplicate_196  = ( \imem~0_combout  & ( \imem~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~5_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_Duplicate_196 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17_Duplicate_195 .extended_lut = "off";
defparam \imem~17_Duplicate_195 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~17_Duplicate_195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N3
cyclonev_lcell_comb \imem~18_Duplicate_197 (
// Equation(s):
// \imem~18_Duplicate_198  = ( !\imem~10_combout  & ( \imem~0_combout  ) )

	.dataa(!\imem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_Duplicate_198 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18_Duplicate_197 .extended_lut = "off";
defparam \imem~18_Duplicate_197 .lut_mask = 64'h5555555500000000;
defparam \imem~18_Duplicate_197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[11][11]~q  & ( \imem~18_Duplicate_198  & ( (!\imem~17_Duplicate_196  & (\regs[8][11]~q )) # (\imem~17_Duplicate_196  & ((\regs[10][11]~q ))) ) ) ) # ( !\regs[11][11]~q  & ( \imem~18_Duplicate_198  & ( (!\imem~17_Duplicate_196  
// & (\regs[8][11]~q )) # (\imem~17_Duplicate_196  & ((\regs[10][11]~q ))) ) ) ) # ( \regs[11][11]~q  & ( !\imem~18_Duplicate_198  & ( (\imem~17_Duplicate_196 ) # (\regs[9][11]~q ) ) ) ) # ( !\regs[11][11]~q  & ( !\imem~18_Duplicate_198  & ( (\regs[9][11]~q  
// & !\imem~17_Duplicate_196 ) ) ) )

	.dataa(!\regs[9][11]~q ),
	.datab(!\regs[8][11]~q ),
	.datac(!\regs[10][11]~q ),
	.datad(!\imem~17_Duplicate_196 ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\imem~18_Duplicate_198 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h550055FF330F330F;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~1_combout  & ( \Mux52~2_combout  & ( (!\imem~13_combout  & (((\Mux52~3_Duplicate_6 )) # (\imem~16_combout ))) # (\imem~13_combout  & ((!\imem~16_combout ) # ((\Mux52~0_Duplicate_7 )))) ) ) ) # ( !\Mux52~1_combout  & ( 
// \Mux52~2_combout  & ( (!\imem~13_combout  & (!\imem~16_combout  & (\Mux52~3_Duplicate_6 ))) # (\imem~13_combout  & ((!\imem~16_combout ) # ((\Mux52~0_Duplicate_7 )))) ) ) ) # ( \Mux52~1_combout  & ( !\Mux52~2_combout  & ( (!\imem~13_combout  & 
// (((\Mux52~3_Duplicate_6 )) # (\imem~16_combout ))) # (\imem~13_combout  & (\imem~16_combout  & ((\Mux52~0_Duplicate_7 )))) ) ) ) # ( !\Mux52~1_combout  & ( !\Mux52~2_combout  & ( (!\imem~13_combout  & (!\imem~16_combout  & (\Mux52~3_Duplicate_6 ))) # 
// (\imem~13_combout  & (\imem~16_combout  & ((\Mux52~0_Duplicate_7 )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux52~3_Duplicate_6 ),
	.datad(!\Mux52~0_Duplicate_7 ),
	.datae(!\Mux52~1_combout ),
	.dataf(!\Mux52~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \RTval_D[11]~24 (
// Equation(s):
// \RTval_D[11]~24_combout  = ( \Mux52~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[11]~39_combout )))) # (\rt_match_A~combout  & (((\Selector41~3_combout )))) ) ) # ( !\Mux52~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & (\mem_fwd[11]~39_combout ))) # (\rt_match_A~combout  & (((\Selector41~3_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\mem_fwd[11]~39_combout ),
	.datad(!\Selector41~3_combout ),
	.datae(gnd),
	.dataf(!\Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[11]~24 .extended_lut = "off";
defparam \RTval_D[11]~24 .lut_mask = 64'h025702578ADF8ADF;
defparam \RTval_D[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N44
dffeas \RTreg_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[11]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[11] .is_wysiwyg = "true";
defparam \RTreg_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N28
dffeas \aluin2_A[11]_NEW_REG942 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[11]_OTERM943 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11]_NEW_REG942 .is_wysiwyg = "true";
defparam \aluin2_A[11]_NEW_REG942 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N57
cyclonev_lcell_comb \aluin2_A~23 (
// Equation(s):
// \aluin2_A~23_combout  = ( \aluin2_A[4]_OTERM307  & ( (\aluin2_A[4]_OTERM305~DUPLICATE_q  & \aluin2_A[11]_OTERM943 ) ) ) # ( !\aluin2_A[4]_OTERM307  & ( RTreg_A[11] ) )

	.dataa(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datab(gnd),
	.datac(!RTreg_A[11]),
	.datad(!\aluin2_A[11]_OTERM943 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM307 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~23 .extended_lut = "off";
defparam \aluin2_A~23 .lut_mask = 64'h0F0F0F0F00550055;
defparam \aluin2_A~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \ShiftLeft0~4_combout  & ( \ShiftLeft0~3_combout  & ( (!\aluin2_A~28_combout  & ((\aluin2_A~29_combout ) # (\ShiftLeft0~14_combout ))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ))) ) ) ) # ( !\ShiftLeft0~4_combout  & ( 
// \ShiftLeft0~3_combout  & ( (!\aluin2_A~29_combout  & ((\ShiftLeft0~14_combout ) # (\aluin2_A~28_combout ))) ) ) ) # ( \ShiftLeft0~4_combout  & ( !\ShiftLeft0~3_combout  & ( (!\aluin2_A~28_combout  & ((\aluin2_A~29_combout ) # (\ShiftLeft0~14_combout ))) ) 
// ) ) # ( !\ShiftLeft0~4_combout  & ( !\ShiftLeft0~3_combout  & ( (!\aluin2_A~28_combout  & (\ShiftLeft0~14_combout  & !\aluin2_A~29_combout )) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h0C000CCC3F003FCC;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N29
dffeas \pcpred_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[11] .is_wysiwyg = "true";
defparam \pcpred_A[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \alufunc_A[1]~DUPLICATE_q  & ( \aluin2_A~23_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (aluin1_A[11]))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( \aluin2_A~23_combout  & ( !\alufunc_A[3]~DUPLICATE_q  $ 
// (((!alufunc_A[0] & !aluin1_A[11]))) ) ) ) # ( \alufunc_A[1]~DUPLICATE_q  & ( !\aluin2_A~23_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[11]))) ) ) ) # ( !\alufunc_A[1]~DUPLICATE_q  & ( !\aluin2_A~23_combout  & ( 
// !\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[0]) # (!aluin1_A[11]))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[0]),
	.datac(gnd),
	.datad(!aluin1_A[11]),
	.datae(!\alufunc_A[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h5566448866AA8844;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( \Selector41~0_combout  & ( ((\Selector36~0_combout  & pcpred_A[11])) # (\Selector34~0_combout ) ) ) # ( !\Selector41~0_combout  & ( (\Selector36~0_combout  & pcpred_A[11]) ) )

	.dataa(gnd),
	.datab(!\Selector36~0_combout ),
	.datac(!pcpred_A[11]),
	.datad(!\Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h0303030303FF03FF;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N51
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( \ShiftLeft0~45_combout  & ( !\Selector41~1_combout  & ( (!\Selector51~0_combout ) # ((!alufunc_A[0]) # ((\ShiftRight0~5_combout ) # (\aluin2_A~27_combout ))) ) ) ) # ( !\ShiftLeft0~45_combout  & ( !\Selector41~1_combout  ) )

	.dataa(!\Selector51~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftLeft0~45_combout ),
	.dataf(!\Selector41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'hFFFFEFFF00000000;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N18
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[14]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[12] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// \aluin1_A[13]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[11] ) ) )

	.dataa(!aluin1_A[11]),
	.datab(!\aluin1_A[14]~DUPLICATE_q ),
	.datac(!\aluin1_A[13]~DUPLICATE_q ),
	.datad(!aluin1_A[12]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h55550F0F00FF3333;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~16_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )) # (\ShiftRight0~17_combout ))) # (\aluin2_A~28_combout  & (((\ShiftRight0~18_combout ) # (\aluin2_A~29_combout 
// )))) ) ) ) # ( !\ShiftRight0~16_combout  & ( \ShiftRight0~21_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~17_combout  & (\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & (((\ShiftRight0~18_combout ) # (\aluin2_A~29_combout )))) ) ) ) # ( 
// \ShiftRight0~16_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )) # (\ShiftRight0~17_combout ))) # (\aluin2_A~28_combout  & (((!\aluin2_A~29_combout  & \ShiftRight0~18_combout )))) ) ) ) # ( 
// !\ShiftRight0~16_combout  & ( !\ShiftRight0~21_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~17_combout  & (\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & (((!\aluin2_A~29_combout  & \ShiftRight0~18_combout )))) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftRight0~18_combout ),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h0434C4F40737C7F7;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( !\aluin2_A~27_combout  & ( (\Selector30~1_combout  & (((!\ShiftRight0~5_combout  & (\ShiftRight0~52_combout )) # (\ShiftRight0~5_combout  & ((aluin1_A[31])))))) ) ) # ( \aluin2_A~27_combout  & ( (\Selector30~1_combout  & 
// ((!\ShiftLeft0~12_combout  & (((aluin1_A[31])))) # (\ShiftLeft0~12_combout  & ((!\ShiftRight0~5_combout  & (\ShiftRight0~20_combout )) # (\ShiftRight0~5_combout  & ((aluin1_A[31]))))))) ) )

	.dataa(!\Selector30~1_combout ),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\aluin2_A~27_combout ),
	.dataf(!aluin1_A[31]),
	.datag(!\ShiftRight0~52_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "on";
defparam \Selector41~4 .lut_mask = 64'h0500010005555155;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N6
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Add4~81_sumout  & ( \Selector41~4_combout  ) ) # ( !\Add4~81_sumout  & ( \Selector41~4_combout  ) ) # ( \Add4~81_sumout  & ( !\Selector41~4_combout  & ( (!\Selector41~2_combout ) # (((\Selector31~0_combout  & \Add3~81_sumout )) 
// # (\Selector31~1_combout )) ) ) ) # ( !\Add4~81_sumout  & ( !\Selector41~4_combout  & ( (!\Selector41~2_combout ) # ((\Selector31~0_combout  & \Add3~81_sumout )) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Add3~81_sumout ),
	.datac(!\Selector41~2_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(!\Add4~81_sumout ),
	.dataf(!\Selector41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'hF1F1F1FFFFFFFFFF;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N49
dffeas \memaddr_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11] .is_wysiwyg = "true";
defparam \memaddr_M[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BFE828200080800000000D200000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N0
cyclonev_lcell_comb \mem_fwd[6]~115 (
// Equation(s):
// \mem_fwd[6]~115_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[42] & (!dmem_rtl_0_bypass[41])) # (dmem_rtl_0_bypass[42] & ((!\dmem~6_combout  & 
// ((!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\dmem~6_combout  & (!dmem_rtl_0_bypass[41])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[42] & (!dmem_rtl_0_bypass[41])) # 
// (dmem_rtl_0_bypass[42] & ((!\dmem~6_combout  & ((!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) # (\dmem~6_combout  & (!dmem_rtl_0_bypass[41])))))) ) )

	.dataa(!dmem_rtl_0_bypass[41]),
	.datab(!dmem_rtl_0_bypass[42]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\dmem~6_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~115 .extended_lut = "on";
defparam \mem_fwd[6]~115 .lut_mask = 64'h00000000B8AAB8AA;
defparam \mem_fwd[6]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \RSval_D[6]~14 (
// Equation(s):
// \RSval_D[6]~14_combout  = ( \Selector46~5_combout  & ( \rs_match_A~_Duplicate_3  ) ) # ( \Selector46~5_combout  & ( !\rs_match_A~_Duplicate_3  & ( (!\rs_match_M~_Duplicate_2  & (((\Mux25~4_combout )))) # (\rs_match_M~_Duplicate_2  & 
// (\mem_fwd[6]~10_combout  & ((!\mem_fwd[6]~115_combout )))) ) ) ) # ( !\Selector46~5_combout  & ( !\rs_match_A~_Duplicate_3  & ( (!\rs_match_M~_Duplicate_2  & (((\Mux25~4_combout )))) # (\rs_match_M~_Duplicate_2  & (\mem_fwd[6]~10_combout  & 
// ((!\mem_fwd[6]~115_combout )))) ) ) )

	.dataa(!\mem_fwd[6]~10_combout ),
	.datab(!\Mux25~4_combout ),
	.datac(!\mem_fwd[6]~115_combout ),
	.datad(!\rs_match_M~_Duplicate_2 ),
	.datae(!\Selector46~5_combout ),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[6]~14 .extended_lut = "off";
defparam \RSval_D[6]~14 .lut_mask = 64'h335033500000FFFF;
defparam \RSval_D[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N37
dffeas \aluin1_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N3
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \aluin2_A~30_combout  ) + ( \RSval_D[1]~0_combout  ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( \aluin2_A~30_combout  ) + ( \RSval_D[1]~0_combout  ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RSval_D[1]~0_combout ),
	.datad(!\aluin2_A~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N6
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( aluin1_A[2] ) + ( \aluin2_A~29_combout  ) + ( \Add3~26  ))
// \Add3~22  = CARRY(( aluin1_A[2] ) + ( \aluin2_A~29_combout  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~29_combout ),
	.datad(!aluin1_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N9
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( aluin1_A[3] ) + ( \aluin2_A~28_combout  ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( aluin1_A[3] ) + ( \aluin2_A~28_combout  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~28_combout ),
	.datad(!aluin1_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \aluin2_A~27_combout  ) + ( \aluin1_A[4]~DUPLICATE_q  ) + ( \Add3~18  ))
// \Add3~10  = CARRY(( \aluin2_A~27_combout  ) + ( \aluin1_A[4]~DUPLICATE_q  ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!\aluin1_A[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluin2_A~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N15
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( aluin1_A[5] ) + ( \aluin2_A~2_combout  ) + ( \Add3~10  ))
// \Add3~2  = CARRY(( aluin1_A[5] ) + ( \aluin2_A~2_combout  ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~2_combout ),
	.datad(!aluin1_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \aluin2_A~1_combout  ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add3~2  ))
// \Add3~14  = CARRY(( \aluin2_A~1_combout  ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!\aluin2_A~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( \aluin2_A~1_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!alufunc_A[1] $ (\aluin1_A[6]~DUPLICATE_q )))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1]))) ) ) # ( !\aluin2_A~1_combout  & ( 
// (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[1]) # (!\aluin1_A[6]~DUPLICATE_q ))))) # (alufunc_A[0] & (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin1_A[6]~DUPLICATE_q )))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!\aluin1_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h5468546868A468A4;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N6
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( \Selector48~0_combout  & ( ((alufunc_A[5] & (alufunc_A[2] & \Selector46~2_combout ))) # (pcpred_A[6]) ) ) # ( !\Selector48~0_combout  & ( (alufunc_A[5] & (alufunc_A[2] & \Selector46~2_combout )) ) )

	.dataa(!alufunc_A[5]),
	.datab(!alufunc_A[2]),
	.datac(!\Selector46~2_combout ),
	.datad(!pcpred_A[6]),
	.datae(gnd),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h0101010101FF01FF;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N12
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( !\Selector46~3_combout  & ( (!\Selector30~0_combout ) # ((!\alufunc_A[3]~DUPLICATE_q  & ((!\Add3~13_sumout ))) # (\alufunc_A[3]~DUPLICATE_q  & (!\Add4~13_sumout ))) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\Add4~13_sumout ),
	.datad(!\Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\Selector46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'hFEBAFEBA00000000;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N24
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \aluin1_A[8]~DUPLICATE_q  & ( \aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & ((aluin1_A[7]))) # (\aluin2_A~30_combout  & (aluin1_A[9])) ) ) ) # ( !\aluin1_A[8]~DUPLICATE_q  & ( \aluin2_A~31_combout  & ( 
// (!\aluin2_A~30_combout  & ((aluin1_A[7]))) # (\aluin2_A~30_combout  & (aluin1_A[9])) ) ) ) # ( \aluin1_A[8]~DUPLICATE_q  & ( !\aluin2_A~31_combout  & ( (\aluin2_A~30_combout ) # (\aluin1_A[6]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[8]~DUPLICATE_q  & ( 
// !\aluin2_A~31_combout  & ( (\aluin1_A[6]~DUPLICATE_q  & !\aluin2_A~30_combout ) ) ) )

	.dataa(!\aluin1_A[6]~DUPLICATE_q ),
	.datab(!aluin1_A[9]),
	.datac(!\aluin2_A~30_combout ),
	.datad(!aluin1_A[7]),
	.datae(!\aluin1_A[8]~DUPLICATE_q ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h50505F5F03F303F3;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N12
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[13]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[11] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// aluin1_A[12] ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[10] ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin1_A[11]),
	.datac(!aluin1_A[10]),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h0F0F5555333300FF;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N48
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \aluin2_A~29_combout  & ( \ShiftRight0~37_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~36_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~38_combout ))) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftRight0~37_combout 
//  & ( (\aluin2_A~28_combout ) # (\ShiftRight0~35_combout ) ) ) ) # ( \aluin2_A~29_combout  & ( !\ShiftRight0~37_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~36_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~38_combout ))) ) ) ) # ( 
// !\aluin2_A~29_combout  & ( !\ShiftRight0~37_combout  & ( (\ShiftRight0~35_combout  & !\aluin2_A~28_combout ) ) ) )

	.dataa(!\ShiftRight0~35_combout ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h5050303F5F5F303F;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( \ShiftRight0~34_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~5_combout  & ((\ShiftRight0~39_combout ) # (\aluin2_A~27_combout )))) ) ) # ( !\ShiftRight0~34_combout  & ( (!\aluin2_A~27_combout  & (!alufunc_A[0] & 
// (\ShiftRight0~39_combout  & !\ShiftRight0~5_combout ))) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftRight0~39_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h080008004C004C00;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \ShiftLeft0~11_combout  & ( (!alufunc_A[0] & (\ShiftRight0~5_combout  & (aluin1_A[31]))) # (alufunc_A[0] & (!\ShiftRight0~5_combout  & ((!\aluin2_A~27_combout )))) ) ) # ( !\ShiftLeft0~11_combout  & ( (!alufunc_A[0] & 
// (\ShiftRight0~5_combout  & aluin1_A[31])) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\aluin2_A~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h0202020246024602;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N51
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( \Selector46~0_combout  & ( ((!alufunc_A[4] & !\Selector46~4_combout )) # (\Selector51~0_combout ) ) ) # ( !\Selector46~0_combout  & ( (!alufunc_A[4] & ((!\Selector46~4_combout ) # ((\Selector51~0_combout  & \Selector46~1_combout 
// )))) # (alufunc_A[4] & (\Selector51~0_combout  & ((\Selector46~1_combout )))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!\Selector51~0_combout ),
	.datac(!\Selector46~4_combout ),
	.datad(!\Selector46~1_combout ),
	.datae(gnd),
	.dataf(!\Selector46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'hA0B3A0B3B3B3B3B3;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N52
dffeas \memaddr_M[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector46~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~2_combout  = ( !wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N58
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22A8876384090103800840020FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \mem_fwd[5]~111 (
// Equation(s):
// \mem_fwd[5]~111_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[40] & ((!dmem_rtl_0_bypass[39]))) # (dmem_rtl_0_bypass[40] & 
// (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (\dmem~6_combout  & (((!dmem_rtl_0_bypass[39])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[40] & 
// ((!dmem_rtl_0_bypass[39]))) # (dmem_rtl_0_bypass[40] & (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )))) # (\dmem~6_combout  & (((!dmem_rtl_0_bypass[39])))))) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[40]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(!dmem_rtl_0_bypass[39]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~111 .extended_lut = "on";
defparam \mem_fwd[5]~111 .lut_mask = 64'h00000000DF02DF02;
defparam \mem_fwd[5]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \regs[11][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \regs[8][5]~q  & ( \imem~88_Duplicate_170  & ( (!\imem~135_combout  & ((\regs[9][5]~q ))) # (\imem~135_combout  & (\regs[11][5]~q )) ) ) ) # ( !\regs[8][5]~q  & ( \imem~88_Duplicate_170  & ( (!\imem~135_combout  & ((\regs[9][5]~q ))) 
// # (\imem~135_combout  & (\regs[11][5]~q )) ) ) ) # ( \regs[8][5]~q  & ( !\imem~88_Duplicate_170  & ( (!\imem~135_combout ) # (\regs[10][5]~q ) ) ) ) # ( !\regs[8][5]~q  & ( !\imem~88_Duplicate_170  & ( (\regs[10][5]~q  & \imem~135_combout ) ) ) )

	.dataa(!\regs[11][5]~q ),
	.datab(!\regs[10][5]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\regs[9][5]~q ),
	.datae(!\regs[8][5]~q ),
	.dataf(!\imem~88_Duplicate_170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \regs[7][5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \regs[5][5]~q  & ( \imem~88_combout  & ( (!\imem~135_combout ) # (\regs[7][5]~DUPLICATE_q ) ) ) ) # ( !\regs[5][5]~q  & ( \imem~88_combout  & ( (\regs[7][5]~DUPLICATE_q  & \imem~135_combout ) ) ) ) # ( \regs[5][5]~q  & ( 
// !\imem~88_combout  & ( (!\imem~135_combout  & (\regs[4][5]~q )) # (\imem~135_combout  & ((\regs[6][5]~q ))) ) ) ) # ( !\regs[5][5]~q  & ( !\imem~88_combout  & ( (!\imem~135_combout  & (\regs[4][5]~q )) # (\imem~135_combout  & ((\regs[6][5]~q ))) ) ) )

	.dataa(!\regs[7][5]~DUPLICATE_q ),
	.datab(!\regs[4][5]~q ),
	.datac(!\regs[6][5]~q ),
	.datad(!\imem~135_combout ),
	.datae(!\regs[5][5]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N16
dffeas \regs[13][5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \imem~88_Duplicate_191 (
// Equation(s):
// \imem~88_Duplicate_192  = ( \imem~0_combout  & ( \imem~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_192 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_191 .extended_lut = "off";
defparam \imem~88_Duplicate_191 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[15][5]~q  & ( \imem~135_combout  & ( (\imem~88_Duplicate_192 ) # (\regs[14][5]~q ) ) ) ) # ( !\regs[15][5]~q  & ( \imem~135_combout  & ( (\regs[14][5]~q  & !\imem~88_Duplicate_192 ) ) ) ) # ( \regs[15][5]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & (\regs[12][5]~q )) # (\imem~88_Duplicate_192  & ((\regs[13][5]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][5]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & (\regs[12][5]~q )) # 
// (\imem~88_Duplicate_192  & ((\regs[13][5]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[12][5]~q ),
	.datab(!\regs[14][5]~q ),
	.datac(!\regs[13][5]~DUPLICATE_q ),
	.datad(!\imem~88_Duplicate_192 ),
	.datae(!\regs[15][5]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[1][5]~q  & ( \imem~88_Duplicate_170  & ( (!\imem~135_combout ) # (\regs[3][5]~q ) ) ) ) # ( !\regs[1][5]~q  & ( \imem~88_Duplicate_170  & ( (\regs[3][5]~q  & \imem~135_combout ) ) ) ) # ( \regs[1][5]~q  & ( 
// !\imem~88_Duplicate_170  & ( (!\imem~135_combout  & ((\regs[0][5]~q ))) # (\imem~135_combout  & (\regs[2][5]~q )) ) ) ) # ( !\regs[1][5]~q  & ( !\imem~88_Duplicate_170  & ( (!\imem~135_combout  & ((\regs[0][5]~q ))) # (\imem~135_combout  & (\regs[2][5]~q 
// )) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!\regs[2][5]~q ),
	.datac(!\regs[0][5]~q ),
	.datad(!\imem~135_combout ),
	.datae(!\regs[1][5]~q ),
	.dataf(!\imem~88_Duplicate_170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~3_combout  & ( \Mux26~0_combout  & ( (!\imem~89_combout  & (((\Mux26~2_combout )) # (\imem~87_combout ))) # (\imem~89_combout  & ((!\imem~87_combout ) # ((\Mux26~1_combout )))) ) ) ) # ( !\Mux26~3_combout  & ( \Mux26~0_combout 
//  & ( (!\imem~89_combout  & (((\Mux26~2_combout )) # (\imem~87_combout ))) # (\imem~89_combout  & (\imem~87_combout  & ((\Mux26~1_combout )))) ) ) ) # ( \Mux26~3_combout  & ( !\Mux26~0_combout  & ( (!\imem~89_combout  & (!\imem~87_combout  & 
// (\Mux26~2_combout ))) # (\imem~89_combout  & ((!\imem~87_combout ) # ((\Mux26~1_combout )))) ) ) ) # ( !\Mux26~3_combout  & ( !\Mux26~0_combout  & ( (!\imem~89_combout  & (!\imem~87_combout  & (\Mux26~2_combout ))) # (\imem~89_combout  & (\imem~87_combout 
//  & ((\Mux26~1_combout )))) ) ) )

	.dataa(!\imem~89_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux26~2_combout ),
	.datad(!\Mux26~1_combout ),
	.datae(!\Mux26~3_combout ),
	.dataf(!\Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \RSval_D[5]~2 (
// Equation(s):
// \RSval_D[5]~2_combout  = ( \rs_match_M~_Duplicate_2  & ( \rs_match_A~_Duplicate_3  & ( \Selector47~5_combout  ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( \rs_match_A~_Duplicate_3  & ( \Selector47~5_combout  ) ) ) # ( \rs_match_M~_Duplicate_2  & ( 
// !\rs_match_A~_Duplicate_3  & ( (\mem_fwd[5]~111_combout ) # (\mem_fwd[5]~107_combout ) ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( !\rs_match_A~_Duplicate_3  & ( \Mux26~4_combout  ) ) )

	.dataa(!\Selector47~5_combout ),
	.datab(!\mem_fwd[5]~107_combout ),
	.datac(!\mem_fwd[5]~111_combout ),
	.datad(!\Mux26~4_combout ),
	.datae(!\rs_match_M~_Duplicate_2 ),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[5]~2 .extended_lut = "off";
defparam \RSval_D[5]~2 .lut_mask = 64'h00FF3F3F55555555;
defparam \RSval_D[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \aluin1_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[5] .is_wysiwyg = "true";
defparam \aluin1_A[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N24
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( \aluin2_A~30_combout  & ( \aluin1_A[6]~DUPLICATE_q  & ( (!\aluin2_A~31_combout  & (aluin1_A[7])) # (\aluin2_A~31_combout  & ((\aluin1_A[8]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin1_A[6]~DUPLICATE_q  & ( 
// (\aluin2_A~31_combout ) # (aluin1_A[5]) ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin1_A[6]~DUPLICATE_q  & ( (!\aluin2_A~31_combout  & (aluin1_A[7])) # (\aluin2_A~31_combout  & ((\aluin1_A[8]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A~30_combout  & ( 
// !\aluin1_A[6]~DUPLICATE_q  & ( (aluin1_A[5] & !\aluin2_A~31_combout ) ) ) )

	.dataa(!aluin1_A[7]),
	.datab(!aluin1_A[5]),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!\aluin2_A~31_combout ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin1_A[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h3300550F33FF550F;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N54
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( aluin1_A[11] & ( \aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & ((aluin1_A[10]))) # (\aluin2_A~30_combout  & (aluin1_A[12])) ) ) ) # ( !aluin1_A[11] & ( \aluin2_A~31_combout  & ( (!\aluin2_A~30_combout  & 
// ((aluin1_A[10]))) # (\aluin2_A~30_combout  & (aluin1_A[12])) ) ) ) # ( aluin1_A[11] & ( !\aluin2_A~31_combout  & ( (\aluin2_A~30_combout ) # (aluin1_A[9]) ) ) ) # ( !aluin1_A[11] & ( !\aluin2_A~31_combout  & ( (aluin1_A[9] & !\aluin2_A~30_combout ) ) ) )

	.dataa(!aluin1_A[9]),
	.datab(!aluin1_A[12]),
	.datac(!\aluin2_A~30_combout ),
	.datad(!aluin1_A[10]),
	.datae(!aluin1_A[11]),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h50505F5F03F303F3;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N42
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[4]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[2] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// aluin1_A[3] ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \RSval_D[1]~0_combout  ) ) )

	.dataa(!\aluin1_A[4]~DUPLICATE_q ),
	.datab(!aluin1_A[2]),
	.datac(!\RSval_D[1]~0_combout ),
	.datad(!aluin1_A[3]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N0
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \ShiftRight0~11_combout  & ( \ShiftRight0~47_combout  & ( (!\aluin2_A~29_combout ) # ((!\aluin2_A~28_combout  & (\ShiftRight0~10_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~12_combout )))) ) ) ) # ( 
// !\ShiftRight0~11_combout  & ( \ShiftRight0~47_combout  & ( (!\aluin2_A~29_combout  & (!\aluin2_A~28_combout )) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftRight0~10_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~12_combout ))))) ) ) 
// ) # ( \ShiftRight0~11_combout  & ( !\ShiftRight0~47_combout  & ( (!\aluin2_A~29_combout  & (\aluin2_A~28_combout )) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftRight0~10_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~12_combout 
// ))))) ) ) ) # ( !\ShiftRight0~11_combout  & ( !\ShiftRight0~47_combout  & ( (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftRight0~10_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~12_combout ))))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\ShiftRight0~12_combout ),
	.datae(!\ShiftRight0~11_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N15
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( \ShiftRight0~5_combout  & ( \aluin1_A[31]~DUPLICATE_q  ) ) # ( !\ShiftRight0~5_combout  & ( (!\aluin2_A~27_combout  & (\ShiftRight0~48_combout )) # (\aluin2_A~27_combout  & ((\ShiftRight0~46_combout ))) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftRight0~48_combout ),
	.datad(!\ShiftRight0~46_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'h0C3F0C3F55555555;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( \ShiftLeft0~12_combout  & ( (alufunc_A[0] & (!\aluin2_A~27_combout  & \ShiftLeft0~0_combout )) ) )

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'h0000000000500050;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N33
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( alufunc_A[1] & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\RSval_D[1]~0_combout  $ (\aluin2_A~30_combout )))) ) ) # ( !alufunc_A[1] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[0] & ((!\RSval_D[1]~0_combout ) # 
// (!\aluin2_A~30_combout ))) # (alufunc_A[0] & (!\RSval_D[1]~0_combout  & !\aluin2_A~30_combout )))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\RSval_D[1]~0_combout ),
	.datad(!\aluin2_A~30_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'h366C366C28822882;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( \Selector51~0_combout  & ( \ShiftRight0~5_combout  & ( (\Selector51~2_combout  & \Selector34~0_combout ) ) ) ) # ( !\Selector51~0_combout  & ( \ShiftRight0~5_combout  & ( (\Selector51~2_combout  & \Selector34~0_combout ) ) ) ) # 
// ( \Selector51~0_combout  & ( !\ShiftRight0~5_combout  & ( ((\Selector51~2_combout  & \Selector34~0_combout )) # (\Selector51~3_combout ) ) ) ) # ( !\Selector51~0_combout  & ( !\ShiftRight0~5_combout  & ( (\Selector51~2_combout  & \Selector34~0_combout ) ) 
// ) )

	.dataa(gnd),
	.datab(!\Selector51~3_combout ),
	.datac(!\Selector51~2_combout ),
	.datad(!\Selector34~0_combout ),
	.datae(!\Selector51~0_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'h000F333F000F000F;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N2
dffeas \PC[1]_OTERM95_NEW_REG1000 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM95_OTERM1001 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM95_NEW_REG1000 .is_wysiwyg = "true";
defparam \PC[1]_OTERM95_NEW_REG1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N2
dffeas \PC[1]_OTERM95_NEW_REG1002 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[1]_NEW_REG94_OTERM987 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM95_OTERM1003 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM95_NEW_REG1002 .is_wysiwyg = "true";
defparam \PC[1]_OTERM95_NEW_REG1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \PC[1]_NEW_REG94_NEW986 (
// Equation(s):
// \PC[1]_NEW_REG94_OTERM987  = ( \PC[0]_OTERM107_OTERM997  & ( \PC[1]_OTERM95_OTERM1001  ) ) # ( !\PC[0]_OTERM107_OTERM997  & ( \PC[1]_OTERM95_OTERM1003  ) )

	.dataa(gnd),
	.datab(!\PC[1]_OTERM95_OTERM1001 ),
	.datac(gnd),
	.datad(!\PC[1]_OTERM95_OTERM1003 ),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM107_OTERM997 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_NEW_REG94_OTERM987 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_NEW_REG94_NEW986 .extended_lut = "off";
defparam \PC[1]_NEW_REG94_NEW986 .lut_mask = 64'h00FF00FF33333333;
defparam \PC[1]_NEW_REG94_NEW986 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N38
dffeas \PC[1]_OTERM97_OTERM587_NEW_REG1022 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM97_NEW_REG586_OTERM977 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM587_OTERM1023 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM587_NEW_REG1022 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM587_NEW_REG1022 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \regs[6][1]~feeder (
// Equation(s):
// \regs[6][1]~feeder_combout  = ( \mem_fwd[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][1]~feeder .extended_lut = "off";
defparam \regs[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N37
dffeas \regs[6][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N59
dffeas \regs[7][1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N50
dffeas \regs[4][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N37
dffeas \regs[5][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \regs[5][1]~q  & ( \imem~135_combout  & ( (!\imem~88_combout  & (\regs[6][1]~q )) # (\imem~88_combout  & ((\regs[7][1]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][1]~q  & ( \imem~135_combout  & ( (!\imem~88_combout  & (\regs[6][1]~q )) # 
// (\imem~88_combout  & ((\regs[7][1]~DUPLICATE_q ))) ) ) ) # ( \regs[5][1]~q  & ( !\imem~135_combout  & ( (\imem~88_combout ) # (\regs[4][1]~q ) ) ) ) # ( !\regs[5][1]~q  & ( !\imem~135_combout  & ( (\regs[4][1]~q  & !\imem~88_combout ) ) ) )

	.dataa(!\regs[6][1]~q ),
	.datab(!\regs[7][1]~DUPLICATE_q ),
	.datac(!\regs[4][1]~q ),
	.datad(!\imem~88_combout ),
	.datae(!\regs[5][1]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \regs[3][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N20
dffeas \regs[2][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N22
dffeas \regs[0][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N53
dffeas \regs[1][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N36
cyclonev_lcell_comb \Mux30~0_Duplicate (
// Equation(s):
// \Mux30~0_Duplicate_6  = ( \regs[1][1]~q  & ( \imem~135_combout  & ( (!\imem~88_Duplicate_170  & ((\regs[2][1]~q ))) # (\imem~88_Duplicate_170  & (\regs[3][1]~q )) ) ) ) # ( !\regs[1][1]~q  & ( \imem~135_combout  & ( (!\imem~88_Duplicate_170  & 
// ((\regs[2][1]~q ))) # (\imem~88_Duplicate_170  & (\regs[3][1]~q )) ) ) ) # ( \regs[1][1]~q  & ( !\imem~135_combout  & ( (\regs[0][1]~q ) # (\imem~88_Duplicate_170 ) ) ) ) # ( !\regs[1][1]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_170  & 
// \regs[0][1]~q ) ) ) )

	.dataa(!\regs[3][1]~q ),
	.datab(!\imem~88_Duplicate_170 ),
	.datac(!\regs[2][1]~q ),
	.datad(!\regs[0][1]~q ),
	.datae(!\regs[1][1]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0_Duplicate .extended_lut = "off";
defparam \Mux30~0_Duplicate .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux30~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \regs[12][1]~feeder (
// Equation(s):
// \regs[12][1]~feeder_combout  = ( \mem_fwd[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][1]~feeder .extended_lut = "off";
defparam \regs[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N50
dffeas \regs[12][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N8
dffeas \regs[14][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \regs[13][1]~feeder (
// Equation(s):
// \regs[13][1]~feeder_combout  = ( \mem_fwd[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][1]~feeder .extended_lut = "off";
defparam \regs[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \regs[13][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N50
dffeas \regs[15][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \regs[15][1]~q  & ( \imem~135_combout  & ( (\imem~88_Duplicate_192 ) # (\regs[14][1]~q ) ) ) ) # ( !\regs[15][1]~q  & ( \imem~135_combout  & ( (\regs[14][1]~q  & !\imem~88_Duplicate_192 ) ) ) ) # ( \regs[15][1]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & (\regs[12][1]~q )) # (\imem~88_Duplicate_192  & ((\regs[13][1]~q ))) ) ) ) # ( !\regs[15][1]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & (\regs[12][1]~q )) # (\imem~88_Duplicate_192  & 
// ((\regs[13][1]~q ))) ) ) )

	.dataa(!\regs[12][1]~q ),
	.datab(!\regs[14][1]~q ),
	.datac(!\regs[13][1]~q ),
	.datad(!\imem~88_Duplicate_192 ),
	.datae(!\regs[15][1]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N26
dffeas \regs[10][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \regs[9][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N53
dffeas \regs[8][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N8
dffeas \regs[11][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \regs[11][1]~q  & ( \imem~135_combout  & ( (\imem~88_combout ) # (\regs[10][1]~q ) ) ) ) # ( !\regs[11][1]~q  & ( \imem~135_combout  & ( (\regs[10][1]~q  & !\imem~88_combout ) ) ) ) # ( \regs[11][1]~q  & ( !\imem~135_combout  & ( 
// (!\imem~88_combout  & ((\regs[8][1]~q ))) # (\imem~88_combout  & (\regs[9][1]~q )) ) ) ) # ( !\regs[11][1]~q  & ( !\imem~135_combout  & ( (!\imem~88_combout  & ((\regs[8][1]~q ))) # (\imem~88_combout  & (\regs[9][1]~q )) ) ) )

	.dataa(!\regs[10][1]~q ),
	.datab(!\regs[9][1]~q ),
	.datac(!\regs[8][1]~q ),
	.datad(!\imem~88_combout ),
	.datae(!\regs[11][1]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \Mux30~3_combout  & ( \Mux30~2_combout  & ( (!\imem~87_combout ) # ((!\imem~89_combout  & ((\Mux30~0_Duplicate_6 ))) # (\imem~89_combout  & (\Mux30~1_combout ))) ) ) ) # ( !\Mux30~3_combout  & ( \Mux30~2_combout  & ( 
// (!\imem~89_combout  & (((!\imem~87_combout ) # (\Mux30~0_Duplicate_6 )))) # (\imem~89_combout  & (\Mux30~1_combout  & ((\imem~87_combout )))) ) ) ) # ( \Mux30~3_combout  & ( !\Mux30~2_combout  & ( (!\imem~89_combout  & (((\Mux30~0_Duplicate_6  & 
// \imem~87_combout )))) # (\imem~89_combout  & (((!\imem~87_combout )) # (\Mux30~1_combout ))) ) ) ) # ( !\Mux30~3_combout  & ( !\Mux30~2_combout  & ( (\imem~87_combout  & ((!\imem~89_combout  & ((\Mux30~0_Duplicate_6 ))) # (\imem~89_combout  & 
// (\Mux30~1_combout )))) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\imem~89_combout ),
	.datac(!\Mux30~0_Duplicate_6 ),
	.datad(!\imem~87_combout ),
	.datae(!\Mux30~3_combout ),
	.dataf(!\Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \PC[1]_OTERM97_OTERM587_NEW_REG1020 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM587_OTERM1021 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM587_NEW_REG1020 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM587_NEW_REG1020 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \PC[1]_OTERM97_NEW_REG586_NEW976 (
// Equation(s):
// \PC[1]_OTERM97_NEW_REG586_OTERM977  = ( \PC[1]_OTERM97_OTERM587_OTERM1021  & ( (\PC[1]_OTERM97_OTERM587_OTERM1023 ) # (\PC[0]_OTERM107_OTERM997 ) ) ) # ( !\PC[1]_OTERM97_OTERM587_OTERM1021  & ( (!\PC[0]_OTERM107_OTERM997  & 
// \PC[1]_OTERM97_OTERM587_OTERM1023 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[0]_OTERM107_OTERM997 ),
	.datad(!\PC[1]_OTERM97_OTERM587_OTERM1023 ),
	.datae(gnd),
	.dataf(!\PC[1]_OTERM97_OTERM587_OTERM1021 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM97_NEW_REG586_OTERM977 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_OTERM97_NEW_REG586_NEW976 .extended_lut = "off";
defparam \PC[1]_OTERM97_NEW_REG586_NEW976 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC[1]_OTERM97_NEW_REG586_NEW976 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N44
dffeas \PC[1]_OTERM97_NEW_REG584 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM585 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_NEW_REG584 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_NEW_REG584 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \PC[1]_OTERM97_OTERM579_NEW_REG1004 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector51~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM579_OTERM1005 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM579_NEW_REG1004 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM579_NEW_REG1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N53
dffeas \PC[1]_OTERM97_OTERM579_NEW_REG1006 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM97_NEW_REG578_OTERM983 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM97_OTERM579_OTERM1007 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_OTERM97_OTERM579_NEW_REG1006 .is_wysiwyg = "true";
defparam \PC[1]_OTERM97_OTERM579_NEW_REG1006 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N51
cyclonev_lcell_comb \PC[1]_OTERM97_NEW_REG578_NEW982 (
// Equation(s):
// \PC[1]_OTERM97_NEW_REG578_OTERM983  = (!\PC[0]_OTERM107_OTERM997  & ((\PC[1]_OTERM97_OTERM579_OTERM1007 ))) # (\PC[0]_OTERM107_OTERM997  & (\PC[1]_OTERM97_OTERM579_OTERM1005 ))

	.dataa(!\PC[0]_OTERM107_OTERM997 ),
	.datab(gnd),
	.datac(!\PC[1]_OTERM97_OTERM579_OTERM1005 ),
	.datad(!\PC[1]_OTERM97_OTERM579_OTERM1007 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM97_NEW_REG578_OTERM983 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_OTERM97_NEW_REG578_NEW982 .extended_lut = "off";
defparam \PC[1]_OTERM97_NEW_REG578_NEW982 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \PC[1]_OTERM97_NEW_REG578_NEW982 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \RSval_D[1]~0_Duplicate (
// Equation(s):
// \RSval_D[1]~0_Duplicate_63  = ( \PC[1]_OTERM97_NEW_REG578_OTERM983  & ( ((!\PC[1]_OTERM97_NEW_REG582_OTERM979  & (\PC[1]_OTERM97_NEW_REG586_OTERM977 )) # (\PC[1]_OTERM97_NEW_REG582_OTERM979  & ((\PC[1]_OTERM97_OTERM585 )))) # 
// (\PC[1]_OTERM97_NEW_REG580_OTERM981 ) ) ) # ( !\PC[1]_OTERM97_NEW_REG578_OTERM983  & ( (!\PC[1]_OTERM97_NEW_REG580_OTERM981  & ((!\PC[1]_OTERM97_NEW_REG582_OTERM979  & (\PC[1]_OTERM97_NEW_REG586_OTERM977 )) # (\PC[1]_OTERM97_NEW_REG582_OTERM979  & 
// ((\PC[1]_OTERM97_OTERM585 ))))) ) )

	.dataa(!\PC[1]_OTERM97_NEW_REG582_OTERM979 ),
	.datab(!\PC[1]_OTERM97_NEW_REG580_OTERM981 ),
	.datac(!\PC[1]_OTERM97_NEW_REG586_OTERM977 ),
	.datad(!\PC[1]_OTERM97_OTERM585 ),
	.datae(gnd),
	.dataf(!\PC[1]_OTERM97_NEW_REG578_OTERM983 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[1]~0_Duplicate_63 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[1]~0_Duplicate .extended_lut = "off";
defparam \RSval_D[1]~0_Duplicate .lut_mask = 64'h084C084C3B7F3B7F;
defparam \RSval_D[1]~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N27
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \RSval_D[1]~0_Duplicate_63  & ( (\ldPC_D~1_combout ) # (\PC[1]_NEW_REG94_OTERM987 ) ) ) # ( !\RSval_D[1]~0_Duplicate_63  & ( (\PC[1]_NEW_REG94_OTERM987  & !\ldPC_D~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[1]_NEW_REG94_OTERM987 ),
	.datad(!\ldPC_D~1_combout ),
	.datae(gnd),
	.dataf(!\RSval_D[1]~0_Duplicate_63 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N28
dffeas \pcpred_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[1] .is_wysiwyg = "true";
defparam \pcpred_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N15
cyclonev_lcell_comb \Selector51~5 (
// Equation(s):
// \Selector51~5_combout  = ( \Add3~25_sumout  & ( (\Selector30~0_combout  & ((!\alufunc_A[3]~DUPLICATE_q ) # (\Add4~25_sumout ))) ) ) # ( !\Add3~25_sumout  & ( (\Selector30~0_combout  & (\alufunc_A[3]~DUPLICATE_q  & \Add4~25_sumout )) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Add4~25_sumout ),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~5 .extended_lut = "off";
defparam \Selector51~5 .lut_mask = 64'h0011001144554455;
defparam \Selector51~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N51
cyclonev_lcell_comb \Selector51~6 (
// Equation(s):
// \Selector51~6_combout  = ( \Selector51~5_combout  & ( !alufunc_A[4] ) ) # ( !\Selector51~5_combout  & ( (!alufunc_A[4] & (pcpred_A[1] & \Selector48~0_combout )) ) )

	.dataa(!alufunc_A[4]),
	.datab(gnd),
	.datac(!pcpred_A[1]),
	.datad(!\Selector48~0_combout ),
	.datae(gnd),
	.dataf(!\Selector51~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~6 .extended_lut = "off";
defparam \Selector51~6 .lut_mask = 64'h000A000AAAAAAAAA;
defparam \Selector51~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \Selector51~7 (
// Equation(s):
// \Selector51~7_combout  = ( \Selector51~6_combout  ) # ( !\Selector51~6_combout  & ( ((\Selector30~1_combout  & \Selector51~1_combout )) # (\Selector51~4_combout ) ) )

	.dataa(!\Selector30~1_combout ),
	.datab(gnd),
	.datac(!\Selector51~1_combout ),
	.datad(!\Selector51~4_combout ),
	.datae(gnd),
	.dataf(!\Selector51~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~7 .extended_lut = "off";
defparam \Selector51~7 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \Selector51~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N59
dffeas \memaddr_M[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N18
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \regs[1][1]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[0][1]~q ))) # (\imem~17_combout  & (\regs[2][1]~q )) ) ) ) # ( !\regs[1][1]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & ((\regs[0][1]~q ))) # 
// (\imem~17_combout  & (\regs[2][1]~q )) ) ) ) # ( \regs[1][1]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[3][1]~q ) ) ) ) # ( !\regs[1][1]~q  & ( !\imem~18_combout  & ( (\regs[3][1]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[2][1]~q ),
	.datab(!\regs[0][1]~q ),
	.datac(!\regs[3][1]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[1][1]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = ( \regs[10][1]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[8][1]~q ) ) ) ) # ( !\regs[10][1]~q  & ( \imem~18_combout  & ( (\regs[8][1]~q  & !\imem~17_combout ) ) ) ) # ( \regs[10][1]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & ((\regs[9][1]~q ))) # (\imem~17_combout  & (\regs[11][1]~q )) ) ) ) # ( !\regs[10][1]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & ((\regs[9][1]~q ))) # (\imem~17_combout  & (\regs[11][1]~q )) ) ) )

	.dataa(!\regs[8][1]~q ),
	.datab(!\regs[11][1]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[9][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~2 .extended_lut = "off";
defparam \Mux62~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N58
dffeas \regs[7][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = ( \regs[4][1]~q  & ( \imem~18_combout  & ( (!\imem~17_combout ) # (\regs[6][1]~q ) ) ) ) # ( !\regs[4][1]~q  & ( \imem~18_combout  & ( (\regs[6][1]~q  & \imem~17_combout ) ) ) ) # ( \regs[4][1]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & ((\regs[5][1]~q ))) # (\imem~17_combout  & (\regs[7][1]~q )) ) ) ) # ( !\regs[4][1]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & ((\regs[5][1]~q ))) # (\imem~17_combout  & (\regs[7][1]~q )) ) ) )

	.dataa(!\regs[6][1]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[7][1]~q ),
	.datad(!\regs[5][1]~q ),
	.datae(!\regs[4][1]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~1 .extended_lut = "off";
defparam \Mux62~1 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = ( \imem~17_combout  & ( \imem~18_combout  & ( \regs[14][1]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~18_combout  & ( \regs[12][1]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~18_combout  & ( \regs[15][1]~q  ) ) ) # ( !\imem~17_combout  & 
// ( !\imem~18_combout  & ( \regs[13][1]~q  ) ) )

	.dataa(!\regs[13][1]~q ),
	.datab(!\regs[14][1]~q ),
	.datac(!\regs[15][1]~q ),
	.datad(!\regs[12][1]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~3 .extended_lut = "off";
defparam \Mux62~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ( \Mux62~1_combout  & ( \Mux62~3_combout  & ( (!\imem~13_combout ) # ((!\imem~16_combout  & ((\Mux62~2_combout ))) # (\imem~16_combout  & (\Mux62~0_combout ))) ) ) ) # ( !\Mux62~1_combout  & ( \Mux62~3_combout  & ( (!\imem~16_combout  
// & ((!\imem~13_combout ) # ((\Mux62~2_combout )))) # (\imem~16_combout  & (\imem~13_combout  & (\Mux62~0_combout ))) ) ) ) # ( \Mux62~1_combout  & ( !\Mux62~3_combout  & ( (!\imem~16_combout  & (\imem~13_combout  & ((\Mux62~2_combout )))) # 
// (\imem~16_combout  & ((!\imem~13_combout ) # ((\Mux62~0_combout )))) ) ) ) # ( !\Mux62~1_combout  & ( !\Mux62~3_combout  & ( (\imem~13_combout  & ((!\imem~16_combout  & ((\Mux62~2_combout ))) # (\imem~16_combout  & (\Mux62~0_combout )))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux62~0_combout ),
	.datad(!\Mux62~2_combout ),
	.datae(!\Mux62~1_combout ),
	.dataf(!\Mux62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~4 .extended_lut = "off";
defparam \Mux62~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \RTreg_A[1]_NEW_REG964 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux62~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[1]_OTERM965 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[1]_NEW_REG964 .is_wysiwyg = "true";
defparam \RTreg_A[1]_NEW_REG964 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N46
dffeas \RTreg_A[6]_NEW_REG382~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rt_match_M~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[6]_OTERM383~_Duplicate ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6]_NEW_REG382~_Duplicate .is_wysiwyg = "true";
defparam \RTreg_A[6]_NEW_REG382~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \RTval_D[1]~31 (
// Equation(s):
// \RTval_D[1]~31_combout  = ( \RTreg_A[6]_OTERM383~_Duplicate  & ( (!\RTreg_A[6]_OTERM381  & (\aluin1_A[1]_OTERM889 )) # (\RTreg_A[6]_OTERM381  & ((\memaddr_M[1]~DUPLICATE_q ))) ) ) # ( !\RTreg_A[6]_OTERM383~_Duplicate  & ( (!\RTreg_A[6]_OTERM381  & 
// ((\RTreg_A[1]_OTERM965 ))) # (\RTreg_A[6]_OTERM381  & (\memaddr_M[1]~DUPLICATE_q )) ) )

	.dataa(!\aluin1_A[1]_OTERM889 ),
	.datab(!\memaddr_M[1]~DUPLICATE_q ),
	.datac(!\RTreg_A[1]_OTERM965 ),
	.datad(!\RTreg_A[6]_OTERM381 ),
	.datae(gnd),
	.dataf(!\RTreg_A[6]_OTERM383~_Duplicate ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[1]~31 .extended_lut = "off";
defparam \RTval_D[1]~31 .lut_mask = 64'h0F330F3355335533;
defparam \RTval_D[1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N50
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y17_N8
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036DECEF6CEDDEAB82035A18120000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \mem_fwd[1]~53 (
// Equation(s):
// \mem_fwd[1]~53_combout  = ( dmem_rtl_0_bypass[31] & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!dmem_rtl_0_bypass[32]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ) # 
// (\dmem~6_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (dmem_rtl_0_bypass[32] & (!\dmem~6_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!dmem_rtl_0_bypass[32]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\dmem~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (dmem_rtl_0_bypass[32] & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~6_combout  & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[32]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~6_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datae(!dmem_rtl_0_bypass[31]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[1]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[1]~53 .extended_lut = "off";
defparam \mem_fwd[1]~53 .lut_mask = 64'h0010AFBF4050EFFF;
defparam \mem_fwd[1]~53 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \mem_fwd[1]~54 (
// Equation(s):
// \mem_fwd[1]~54_combout  = ( \mem_fwd[3]~2_combout  & ( \KEY[1]~input_o  & ( (!\Equal9~8_combout ) # ((memaddr_M[4] & \SW[1]~input_o )) ) ) ) # ( \mem_fwd[3]~2_combout  & ( !\KEY[1]~input_o  & ( (!\Equal9~8_combout ) # ((!memaddr_M[4]) # (\SW[1]~input_o )) 
// ) ) )

	.dataa(gnd),
	.datab(!\Equal9~8_combout ),
	.datac(!memaddr_M[4]),
	.datad(!\SW[1]~input_o ),
	.datae(!\mem_fwd[3]~2_combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[1]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[1]~54 .extended_lut = "off";
defparam \mem_fwd[1]~54 .lut_mask = 64'h0000FCFF0000CCCF;
defparam \mem_fwd[1]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \mem_fwd[1]~55 (
// Equation(s):
// \mem_fwd[1]~55_combout  = ( \mem_fwd[1]~54_combout  ) # ( !\mem_fwd[1]~54_combout  & ( (!\mem_fwd[29]~1_combout  & (!\ldmem_M~q  & ((\memaddr_M[1]~DUPLICATE_q )))) # (\mem_fwd[29]~1_combout  & (((!\ldmem_M~q  & \memaddr_M[1]~DUPLICATE_q )) # 
// (\mem_fwd[1]~53_combout ))) ) )

	.dataa(!\mem_fwd[29]~1_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!\mem_fwd[1]~53_combout ),
	.datad(!\memaddr_M[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\mem_fwd[1]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[1]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[1]~55 .extended_lut = "off";
defparam \mem_fwd[1]~55 .lut_mask = 64'h05CD05CDFFFFFFFF;
defparam \mem_fwd[1]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N2
dffeas \aluin1_A[1]_NEW_REG888 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[1]_OTERM889 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1]_NEW_REG888 .is_wysiwyg = "true";
defparam \aluin1_A[1]_NEW_REG888 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N32
dffeas \aluin1_A[1]_OTERM887~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rs_match_M~_Duplicate_4 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[1]_OTERM887~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1]_OTERM887~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[1]_OTERM887~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N38
dffeas \aluin1_A[1]_NEW_REG890 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[1]_OTERM891 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1]_NEW_REG890 .is_wysiwyg = "true";
defparam \aluin1_A[1]_NEW_REG890 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N51
cyclonev_lcell_comb \RSval_D[1]~0 (
// Equation(s):
// \RSval_D[1]~0_combout  = ( \aluin1_A[1]_OTERM885  & ( \memaddr_M[1]~DUPLICATE_q  ) ) # ( !\aluin1_A[1]_OTERM885  & ( (!\aluin1_A[1]_OTERM887~DUPLICATE_q  & ((\aluin1_A[1]_OTERM891 ))) # (\aluin1_A[1]_OTERM887~DUPLICATE_q  & (\aluin1_A[1]_OTERM889 )) ) )

	.dataa(!\aluin1_A[1]_OTERM889 ),
	.datab(!\memaddr_M[1]~DUPLICATE_q ),
	.datac(!\aluin1_A[1]_OTERM887~DUPLICATE_q ),
	.datad(!\aluin1_A[1]_OTERM891 ),
	.datae(gnd),
	.dataf(!\aluin1_A[1]_OTERM885 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[1]~0 .extended_lut = "off";
defparam \RSval_D[1]~0 .lut_mask = 64'h05F505F533333333;
defparam \RSval_D[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N9
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & \RSval_D[0]~1_combout ) ) ) # ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & ((aluin1_A[2]))) # (\aluin2_A~31_combout  & (\RSval_D[1]~0_combout )) ) )

	.dataa(!\RSval_D[1]~0_combout ),
	.datab(!\aluin2_A~31_combout ),
	.datac(!\RSval_D[0]~1_combout ),
	.datad(!aluin1_A[2]),
	.datae(gnd),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h11DD11DD0C0C0C0C;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N54
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( \aluin2_A~29_combout  & ( \ShiftLeft0~27_combout  & ( (!\aluin2_A~28_combout  & (\ShiftLeft0~21_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~9_combout ))) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftLeft0~27_combout  & ( 
// (!\aluin2_A~28_combout ) # (\ShiftLeft0~22_combout ) ) ) ) # ( \aluin2_A~29_combout  & ( !\ShiftLeft0~27_combout  & ( (!\aluin2_A~28_combout  & (\ShiftLeft0~21_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~9_combout ))) ) ) ) # ( 
// !\aluin2_A~29_combout  & ( !\ShiftLeft0~27_combout  & ( (\aluin2_A~28_combout  & \ShiftLeft0~22_combout ) ) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\ShiftLeft0~21_combout ),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h00552727AAFF2727;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( \ShiftLeft0~60_combout  & ( \Selector21~1_combout  & ( (!\aluin2_A~27_combout ) # ((\ShiftLeft0~12_combout  & \ShiftLeft0~10_combout )) ) ) ) # ( !\ShiftLeft0~60_combout  & ( \Selector21~1_combout  & ( (\ShiftLeft0~12_combout  & 
// (\aluin2_A~27_combout  & \ShiftLeft0~10_combout )) ) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~60_combout ),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "off";
defparam \Selector34~4 .lut_mask = 64'h000000000101CDCD;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \Selector34~5_combout  & ( \Add3~117_sumout  & ( (((\Selector31~1_combout  & \Add4~117_sumout )) # (\Selector31~0_combout )) # (\Selector34~4_combout ) ) ) ) # ( !\Selector34~5_combout  & ( \Add3~117_sumout  ) ) # ( 
// \Selector34~5_combout  & ( !\Add3~117_sumout  & ( ((\Selector31~1_combout  & \Add4~117_sumout )) # (\Selector34~4_combout ) ) ) ) # ( !\Selector34~5_combout  & ( !\Add3~117_sumout  ) )

	.dataa(!\Selector34~4_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Add4~117_sumout ),
	.datae(!\Selector34~5_combout ),
	.dataf(!\Add3~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'hFFFF555FFFFF777F;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \memaddr_M[18]~feeder (
// Equation(s):
// \memaddr_M[18]~feeder_combout  = ( \Selector34~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[18]~feeder .extended_lut = "off";
defparam \memaddr_M[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N55
dffeas \memaddr_M[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !memaddr_M[24] & ( (!\memaddr_M[18]~DUPLICATE_q  & (!memaddr_M[25] & !memaddr_M[19])) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[18]~DUPLICATE_q ),
	.datac(!memaddr_M[25]),
	.datad(!memaddr_M[19]),
	.datae(gnd),
	.dataf(!memaddr_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N26
dffeas \memaddr_M[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector35~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \memaddr_M[16]~feeder (
// Equation(s):
// \memaddr_M[16]~feeder_combout  = ( \Selector36~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[16]~feeder .extended_lut = "off";
defparam \memaddr_M[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N49
dffeas \memaddr_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[16] .is_wysiwyg = "true";
defparam \memaddr_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !memaddr_M[28] & ( !memaddr_M[16] & ( (!\memaddr_M[17]~DUPLICATE_q  & !\memaddr_M[29]~DUPLICATE_q ) ) ) )

	.dataa(!\memaddr_M[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memaddr_M[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!memaddr_M[28]),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N9
cyclonev_lcell_comb \mem_fwd[3]~2 (
// Equation(s):
// \mem_fwd[3]~2_combout  = ( \WideNor0~1_combout  & ( (\ldmem_M~q  & ((!\WideNor0~2_combout ) # ((!\WideNor0~0_combout ) # (!\WideNor0~3_combout )))) ) ) # ( !\WideNor0~1_combout  & ( \ldmem_M~q  ) )

	.dataa(!\WideNor0~2_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~2 .extended_lut = "off";
defparam \mem_fwd[3]~2 .lut_mask = 64'h3333333333323332;
defparam \mem_fwd[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \mem_fwd[3]~48 (
// Equation(s):
// \mem_fwd[3]~48_combout  = ( \mem_fwd[3]~2_combout  & ( \KEY[3]~input_o  & ( (\Equal9~8_combout  & (!\mem_fwd[3]~47_combout  & ((!memaddr_M[4]) # (!\SW[3]~input_o )))) ) ) ) # ( !\mem_fwd[3]~2_combout  & ( \KEY[3]~input_o  & ( !\mem_fwd[3]~47_combout  ) ) 
// ) # ( \mem_fwd[3]~2_combout  & ( !\KEY[3]~input_o  & ( (memaddr_M[4] & (\Equal9~8_combout  & (!\SW[3]~input_o  & !\mem_fwd[3]~47_combout ))) ) ) ) # ( !\mem_fwd[3]~2_combout  & ( !\KEY[3]~input_o  & ( !\mem_fwd[3]~47_combout  ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal9~8_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\mem_fwd[3]~47_combout ),
	.datae(!\mem_fwd[3]~2_combout ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~48 .extended_lut = "off";
defparam \mem_fwd[3]~48 .lut_mask = 64'hFF001000FF003200;
defparam \mem_fwd[3]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N39
cyclonev_lcell_comb \mem_fwd[3]~49 (
// Equation(s):
// \mem_fwd[3]~49_combout  = ( \mem_fwd[3]~48_combout  & ( \mem_fwd[3]~79_combout  ) ) # ( !\mem_fwd[3]~48_combout  & ( \mem_fwd[3]~79_combout  ) ) # ( !\mem_fwd[3]~48_combout  & ( !\mem_fwd[3]~79_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_fwd[3]~48_combout ),
	.dataf(!\mem_fwd[3]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~49 .extended_lut = "off";
defparam \mem_fwd[3]~49 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \mem_fwd[3]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N32
dffeas \regs[5][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \regs[6][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N10
dffeas \regs[7][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N32
dffeas \regs[4][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N30
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \regs[4][3]~q  & ( \imem~18_combout  & ( (!\imem~17_combout ) # (\regs[6][3]~q ) ) ) ) # ( !\regs[4][3]~q  & ( \imem~18_combout  & ( (\regs[6][3]~q  & \imem~17_combout ) ) ) ) # ( \regs[4][3]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[5][3]~q )) # (\imem~17_combout  & ((\regs[7][3]~q ))) ) ) ) # ( !\regs[4][3]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[5][3]~q )) # (\imem~17_combout  & ((\regs[7][3]~q ))) ) ) )

	.dataa(!\regs[5][3]~q ),
	.datab(!\regs[6][3]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[7][3]~q ),
	.datae(!\regs[4][3]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N28
dffeas \regs[12][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N2
dffeas \regs[13][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \regs[15][3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N47
dffeas \regs[14][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \imem~17_Duplicate_222  & ( \imem~18_combout  & ( \regs[14][3]~q  ) ) ) # ( !\imem~17_Duplicate_222  & ( \imem~18_combout  & ( \regs[12][3]~q  ) ) ) # ( \imem~17_Duplicate_222  & ( !\imem~18_combout  & ( \regs[15][3]~DUPLICATE_q  ) ) 
// ) # ( !\imem~17_Duplicate_222  & ( !\imem~18_combout  & ( \regs[13][3]~q  ) ) )

	.dataa(!\regs[12][3]~q ),
	.datab(!\regs[13][3]~q ),
	.datac(!\regs[15][3]~DUPLICATE_q ),
	.datad(!\regs[14][3]~q ),
	.datae(!\imem~17_Duplicate_222 ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N40
dffeas \regs[11][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \regs[9][3]~feeder (
// Equation(s):
// \regs[9][3]~feeder_combout  = ( \mem_fwd[3]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[3]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][3]~feeder .extended_lut = "off";
defparam \regs[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \regs[9][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N52
dffeas \regs[8][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N32
dffeas \regs[10][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \regs[10][3]~q  & ( \imem~18_combout  & ( (\regs[8][3]~q ) # (\imem~17_combout ) ) ) ) # ( !\regs[10][3]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & \regs[8][3]~q ) ) ) ) # ( \regs[10][3]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & ((\regs[9][3]~q ))) # (\imem~17_combout  & (\regs[11][3]~q )) ) ) ) # ( !\regs[10][3]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & ((\regs[9][3]~q ))) # (\imem~17_combout  & (\regs[11][3]~q )) ) ) )

	.dataa(!\regs[11][3]~q ),
	.datab(!\regs[9][3]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[8][3]~q ),
	.datae(!\regs[10][3]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N40
dffeas \regs[1][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N12
cyclonev_lcell_comb \regs[2][3]~feeder (
// Equation(s):
// \regs[2][3]~feeder_combout  = ( \mem_fwd[3]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[3]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~feeder .extended_lut = "off";
defparam \regs[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \regs[2][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N10
dffeas \regs[3][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \regs[0][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N27
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \regs[0][3]~q  & ( \imem~18_combout  & ( (!\imem~17_combout ) # (\regs[2][3]~q ) ) ) ) # ( !\regs[0][3]~q  & ( \imem~18_combout  & ( (\regs[2][3]~q  & \imem~17_combout ) ) ) ) # ( \regs[0][3]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[1][3]~q )) # (\imem~17_combout  & ((\regs[3][3]~q ))) ) ) ) # ( !\regs[0][3]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[1][3]~q )) # (\imem~17_combout  & ((\regs[3][3]~q ))) ) ) )

	.dataa(!\regs[1][3]~q ),
	.datab(!\regs[2][3]~q ),
	.datac(!\regs[3][3]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[0][3]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \Mux60~2_combout  & ( \Mux60~0_combout  & ( ((!\imem~16_combout  & ((\Mux60~3_combout ))) # (\imem~16_combout  & (\Mux60~1_combout ))) # (\imem~13_combout ) ) ) ) # ( !\Mux60~2_combout  & ( \Mux60~0_combout  & ( (!\imem~16_combout  & 
// (!\imem~13_combout  & ((\Mux60~3_combout )))) # (\imem~16_combout  & (((\Mux60~1_combout )) # (\imem~13_combout ))) ) ) ) # ( \Mux60~2_combout  & ( !\Mux60~0_combout  & ( (!\imem~16_combout  & (((\Mux60~3_combout )) # (\imem~13_combout ))) # 
// (\imem~16_combout  & (!\imem~13_combout  & (\Mux60~1_combout ))) ) ) ) # ( !\Mux60~2_combout  & ( !\Mux60~0_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout  & ((\Mux60~3_combout ))) # (\imem~16_combout  & (\Mux60~1_combout )))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux60~1_combout ),
	.datad(!\Mux60~3_combout ),
	.datae(!\Mux60~2_combout ),
	.dataf(!\Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N44
dffeas \RTreg_A[3]_NEW_REG390 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[3]_OTERM391 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[3]_NEW_REG390 .is_wysiwyg = "true";
defparam \RTreg_A[3]_NEW_REG390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N57
cyclonev_lcell_comb \RTval_D[3]~29 (
// Equation(s):
// \RTval_D[3]~29_combout  = ( \RTreg_A[3]_OTERM389  & ( (!\RTreg_A[6]_OTERM381  & (((\RTreg_A[3]_OTERM391 )) # (\RTreg_A[6]_OTERM383~_Duplicate_2 ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[3])))) ) ) # ( !\RTreg_A[3]_OTERM389  & ( (!\RTreg_A[6]_OTERM381  & 
// (!\RTreg_A[6]_OTERM383~_Duplicate_2  & (\RTreg_A[3]_OTERM391 ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[3])))) ) )

	.dataa(!\RTreg_A[6]_OTERM381 ),
	.datab(!\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.datac(!\RTreg_A[3]_OTERM391 ),
	.datad(!memaddr_M[3]),
	.datae(gnd),
	.dataf(!\RTreg_A[3]_OTERM389 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[3]~29 .extended_lut = "off";
defparam \RTval_D[3]~29 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RTval_D[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N59
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~9_combout  = ( !wmemval_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[35]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N17
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N14
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3400C8024008802001F18F342FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \mem_fwd[3]~79 (
// Equation(s):
// \mem_fwd[3]~79_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[36] & (!dmem_rtl_0_bypass[35])) # (dmem_rtl_0_bypass[36] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))))) # (\dmem~6_combout  & (!dmem_rtl_0_bypass[35])))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[36] & 
// (!dmem_rtl_0_bypass[35])) # (dmem_rtl_0_bypass[36] & ((\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ))))) # (\dmem~6_combout  & (!dmem_rtl_0_bypass[35])))) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[35]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(!dmem_rtl_0_bypass[36]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~79 .extended_lut = "on";
defparam \mem_fwd[3]~79 .lut_mask = 64'h00000000CC4ECC4E;
defparam \mem_fwd[3]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \regs[5][3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \Mux28~1_Duplicate (
// Equation(s):
// \Mux28~1_Duplicate_6  = ( \regs[6][3]~q  & ( \imem~135_combout  & ( (!\imem~88_combout ) # (\regs[7][3]~q ) ) ) ) # ( !\regs[6][3]~q  & ( \imem~135_combout  & ( (\regs[7][3]~q  & \imem~88_combout ) ) ) ) # ( \regs[6][3]~q  & ( !\imem~135_combout  & ( 
// (!\imem~88_combout  & (\regs[4][3]~q )) # (\imem~88_combout  & ((\regs[5][3]~DUPLICATE_q ))) ) ) ) # ( !\regs[6][3]~q  & ( !\imem~135_combout  & ( (!\imem~88_combout  & (\regs[4][3]~q )) # (\imem~88_combout  & ((\regs[5][3]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[4][3]~q ),
	.datab(!\regs[5][3]~DUPLICATE_q ),
	.datac(!\regs[7][3]~q ),
	.datad(!\imem~88_combout ),
	.datae(!\regs[6][3]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1_Duplicate .extended_lut = "off";
defparam \Mux28~1_Duplicate .lut_mask = 64'h55335533000FFF0F;
defparam \Mux28~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N22
dffeas \regs[15][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \regs[13][3]~q  & ( \imem~88_combout  & ( (!\imem~135_combout ) # (\regs[15][3]~q ) ) ) ) # ( !\regs[13][3]~q  & ( \imem~88_combout  & ( (\regs[15][3]~q  & \imem~135_combout ) ) ) ) # ( \regs[13][3]~q  & ( !\imem~88_combout  & ( 
// (!\imem~135_combout  & ((\regs[12][3]~q ))) # (\imem~135_combout  & (\regs[14][3]~q )) ) ) ) # ( !\regs[13][3]~q  & ( !\imem~88_combout  & ( (!\imem~135_combout  & ((\regs[12][3]~q ))) # (\imem~135_combout  & (\regs[14][3]~q )) ) ) )

	.dataa(!\regs[14][3]~q ),
	.datab(!\regs[12][3]~q ),
	.datac(!\regs[15][3]~q ),
	.datad(!\imem~135_combout ),
	.datae(!\regs[13][3]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N39
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \regs[11][3]~q  & ( \imem~135_combout  & ( (\imem~88_combout ) # (\regs[10][3]~q ) ) ) ) # ( !\regs[11][3]~q  & ( \imem~135_combout  & ( (\regs[10][3]~q  & !\imem~88_combout ) ) ) ) # ( \regs[11][3]~q  & ( !\imem~135_combout  & ( 
// (!\imem~88_combout  & (\regs[8][3]~q )) # (\imem~88_combout  & ((\regs[9][3]~q ))) ) ) ) # ( !\regs[11][3]~q  & ( !\imem~135_combout  & ( (!\imem~88_combout  & (\regs[8][3]~q )) # (\imem~88_combout  & ((\regs[9][3]~q ))) ) ) )

	.dataa(!\regs[8][3]~q ),
	.datab(!\regs[9][3]~q ),
	.datac(!\regs[10][3]~q ),
	.datad(!\imem~88_combout ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h553355330F000FFF;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \Mux28~0_Duplicate (
// Equation(s):
// \Mux28~0_Duplicate_7  = ( \imem~135_combout  & ( \imem~88_Duplicate_170  & ( \regs[3][3]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_170  & ( \regs[1][3]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_170  & ( \regs[2][3]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_Duplicate_170  & ( \regs[0][3]~q  ) ) )

	.dataa(!\regs[2][3]~q ),
	.datab(!\regs[0][3]~q ),
	.datac(!\regs[1][3]~q ),
	.datad(!\regs[3][3]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0_Duplicate .extended_lut = "off";
defparam \Mux28~0_Duplicate .lut_mask = 64'h333355550F0F00FF;
defparam \Mux28~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \imem~87_combout  & ( \Mux28~0_Duplicate_7  & ( (!\imem~89_combout ) # (\Mux28~1_Duplicate_6 ) ) ) ) # ( !\imem~87_combout  & ( \Mux28~0_Duplicate_7  & ( (!\imem~89_combout  & ((\Mux28~2_combout ))) # (\imem~89_combout  & 
// (\Mux28~3_combout )) ) ) ) # ( \imem~87_combout  & ( !\Mux28~0_Duplicate_7  & ( (\Mux28~1_Duplicate_6  & \imem~89_combout ) ) ) ) # ( !\imem~87_combout  & ( !\Mux28~0_Duplicate_7  & ( (!\imem~89_combout  & ((\Mux28~2_combout ))) # (\imem~89_combout  & 
// (\Mux28~3_combout )) ) ) )

	.dataa(!\Mux28~1_Duplicate_6 ),
	.datab(!\Mux28~3_combout ),
	.datac(!\Mux28~2_combout ),
	.datad(!\imem~89_combout ),
	.datae(!\imem~87_combout ),
	.dataf(!\Mux28~0_Duplicate_7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h0F3300550F33FF55;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \RSval_D[3]~4 (
// Equation(s):
// \RSval_D[3]~4_combout  = ( \Mux28~4_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (((!\mem_fwd[3]~48_combout )) # (\mem_fwd[3]~79_combout ))) # (\rs_match_A~_Duplicate_3  & (((\Selector49~4_combout )))) ) ) ) # ( 
// !\Mux28~4_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (((!\mem_fwd[3]~48_combout )) # (\mem_fwd[3]~79_combout ))) # (\rs_match_A~_Duplicate_3  & (((\Selector49~4_combout )))) ) ) ) # ( \Mux28~4_combout  & ( 
// !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector49~4_combout ) ) ) ) # ( !\Mux28~4_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\Selector49~4_combout  & \rs_match_A~_Duplicate_3 ) ) ) )

	.dataa(!\mem_fwd[3]~79_combout ),
	.datab(!\Selector49~4_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\mem_fwd[3]~48_combout ),
	.datae(!\Mux28~4_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[3]~4 .extended_lut = "off";
defparam \RSval_D[3]~4 .lut_mask = 64'h0303F3F3F353F353;
defparam \RSval_D[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N31
dffeas \aluin1_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[3] .is_wysiwyg = "true";
defparam \aluin1_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( \aluin2_A~28_combout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & (!aluin1_A[3] $ (alufunc_A[1]))) ) ) ) # ( !\aluin2_A~28_combout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (!aluin1_A[3] & ((!alufunc_A[0]) # (!alufunc_A[1]))) 
// # (aluin1_A[3] & (!alufunc_A[0] & !alufunc_A[1])) ) ) ) # ( \aluin2_A~28_combout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( !alufunc_A[1] $ (((!aluin1_A[3] & !alufunc_A[0]))) ) ) ) # ( !\aluin2_A~28_combout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (aluin1_A[3] & 
// (!alufunc_A[0] $ (!alufunc_A[1]))) ) ) )

	.dataa(!aluin1_A[3]),
	.datab(gnd),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[1]),
	.datae(!\aluin2_A~28_combout ),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h05505FA0FAA0A050;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N0
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( \ShiftLeft0~3_combout  & ( \ShiftLeft0~12_combout  & ( (!\ShiftRight0~5_combout  & (alufunc_A[0] & ((!\aluin2_A~27_combout )))) # (\ShiftRight0~5_combout  & (!alufunc_A[0] & (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( 
// !\ShiftLeft0~3_combout  & ( \ShiftLeft0~12_combout  & ( (\ShiftRight0~5_combout  & (!alufunc_A[0] & \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( \ShiftLeft0~3_combout  & ( !\ShiftLeft0~12_combout  & ( (\ShiftRight0~5_combout  & (!alufunc_A[0] & 
// \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !\ShiftLeft0~3_combout  & ( !\ShiftLeft0~12_combout  & ( (\ShiftRight0~5_combout  & (!alufunc_A[0] & \aluin1_A[31]~DUPLICATE_q )) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\ShiftLeft0~3_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h0404040404042604;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \pcpred_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[3] .is_wysiwyg = "true";
defparam \pcpred_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N18
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( \Selector36~0_combout  & ( \Add4~17_sumout  & ( (!pcpred_A[3] & (!\Selector31~1_combout  & ((!\Selector31~0_combout ) # (!\Add3~17_sumout )))) ) ) ) # ( !\Selector36~0_combout  & ( \Add4~17_sumout  & ( (!\Selector31~1_combout  & 
// ((!\Selector31~0_combout ) # (!\Add3~17_sumout ))) ) ) ) # ( \Selector36~0_combout  & ( !\Add4~17_sumout  & ( (!pcpred_A[3] & ((!\Selector31~0_combout ) # (!\Add3~17_sumout ))) ) ) ) # ( !\Selector36~0_combout  & ( !\Add4~17_sumout  & ( 
// (!\Selector31~0_combout ) # (!\Add3~17_sumout ) ) ) )

	.dataa(!pcpred_A[3]),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\Selector36~0_combout ),
	.dataf(!\Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N12
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[10] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[8]~DUPLICATE_q  ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( 
// aluin1_A[9] ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[7] ) ) )

	.dataa(!aluin1_A[7]),
	.datab(!aluin1_A[9]),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!aluin1_A[10]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h555533330F0F00FF;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N12
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \aluin1_A[4]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (aluin1_A[5])) # (\aluin2_A~31_combout  & ((\aluin1_A[6]~DUPLICATE_q ))) ) ) ) # ( !\aluin1_A[4]~DUPLICATE_q  & ( \aluin2_A~30_combout  & ( 
// (!\aluin2_A~31_combout  & (aluin1_A[5])) # (\aluin2_A~31_combout  & ((\aluin1_A[6]~DUPLICATE_q ))) ) ) ) # ( \aluin1_A[4]~DUPLICATE_q  & ( !\aluin2_A~30_combout  & ( (aluin1_A[3]) # (\aluin2_A~31_combout ) ) ) ) # ( !\aluin1_A[4]~DUPLICATE_q  & ( 
// !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & aluin1_A[3]) ) ) )

	.dataa(!aluin1_A[5]),
	.datab(!\aluin2_A~31_combout ),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[3]),
	.datae(!\aluin1_A[4]~DUPLICATE_q ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h00CC33FF47474747;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N6
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~17_combout  & ( \ShiftRight0~41_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftRight0~16_combout ))) # (\aluin2_A~29_combout  & (((\aluin2_A~28_combout ) # (\ShiftRight0~15_combout 
// )))) ) ) ) # ( !\ShiftRight0~17_combout  & ( \ShiftRight0~41_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftRight0~16_combout ))) # (\aluin2_A~29_combout  & (((\ShiftRight0~15_combout  & !\aluin2_A~28_combout )))) ) ) ) # ( 
// \ShiftRight0~17_combout  & ( !\ShiftRight0~41_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~16_combout  & ((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((\aluin2_A~28_combout ) # (\ShiftRight0~15_combout )))) ) ) ) # ( 
// !\ShiftRight0~17_combout  & ( !\ShiftRight0~41_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~16_combout  & ((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & (((\ShiftRight0~15_combout  & !\aluin2_A~28_combout )))) ) ) )

	.dataa(!\ShiftRight0~16_combout ),
	.datab(!\ShiftRight0~15_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftRight0~17_combout ),
	.dataf(!\ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( \ShiftRight0~42_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~5_combout  & ((!\aluin2_A~27_combout ) # (\ShiftRight0~40_combout )))) ) ) # ( !\ShiftRight0~42_combout  & ( (!alufunc_A[0] & (\aluin2_A~27_combout  & 
// (\ShiftRight0~40_combout  & !\ShiftRight0~5_combout ))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h020002008A008A00;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( \Selector49~3_combout  & ( \Selector49~1_combout  & ( ((\Selector49~2_combout  & \Selector34~0_combout )) # (\Selector51~0_combout ) ) ) ) # ( !\Selector49~3_combout  & ( \Selector49~1_combout  ) ) # ( \Selector49~3_combout  & ( 
// !\Selector49~1_combout  & ( (!\Selector49~2_combout  & (((\Selector49~0_combout  & \Selector51~0_combout )))) # (\Selector49~2_combout  & (((\Selector49~0_combout  & \Selector51~0_combout )) # (\Selector34~0_combout ))) ) ) ) # ( !\Selector49~3_combout  & 
// ( !\Selector49~1_combout  ) )

	.dataa(!\Selector49~2_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector49~0_combout ),
	.datad(!\Selector51~0_combout ),
	.datae(!\Selector49~3_combout ),
	.dataf(!\Selector49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'hFFFF111FFFFF11FF;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N46
dffeas \memaddr_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[3] .is_wysiwyg = "true";
defparam \memaddr_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~8_combout  = ( !wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N4
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF044A40A1D00501098678432A0FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N6
cyclonev_lcell_comb \mem_fwd[9]~91 (
// Equation(s):
// \mem_fwd[9]~91_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[48] & (((!dmem_rtl_0_bypass[47])))) # (dmem_rtl_0_bypass[48] & ((!\dmem~6_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\dmem~6_combout  & ((!dmem_rtl_0_bypass[47]))))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[48] & (((!dmem_rtl_0_bypass[47])))) # 
// (dmem_rtl_0_bypass[48] & ((!\dmem~6_combout  & (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )) # (\dmem~6_combout  & ((!dmem_rtl_0_bypass[47]))))))) ) )

	.dataa(!dmem_rtl_0_bypass[48]),
	.datab(!\dmem~6_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!dmem_rtl_0_bypass[47]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~91 .extended_lut = "on";
defparam \mem_fwd[9]~91 .lut_mask = 64'h00000000BF04BF04;
defparam \mem_fwd[9]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N57
cyclonev_lcell_comb \mem_fwd[9]~42 (
// Equation(s):
// \mem_fwd[9]~42_combout  = ( \mem_fwd[9]~41_combout  & ( \mem_fwd[9]~91_combout  ) ) # ( !\mem_fwd[9]~41_combout  & ( \mem_fwd[9]~91_combout  ) ) # ( \mem_fwd[9]~41_combout  & ( !\mem_fwd[9]~91_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_fwd[9]~41_combout ),
	.dataf(!\mem_fwd[9]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~42 .extended_lut = "off";
defparam \mem_fwd[9]~42 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \mem_fwd[9]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N2
dffeas \regs[4][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N8
dffeas \regs[5][9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \imem~17_combout  & ( \imem~18_combout  & ( \regs[6][9]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~18_combout  & ( \regs[4][9]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~18_combout  & ( \regs[7][9]~q  ) ) ) # ( !\imem~17_combout  & ( 
// !\imem~18_combout  & ( \regs[5][9]~DUPLICATE_q  ) ) )

	.dataa(!\regs[4][9]~q ),
	.datab(!\regs[7][9]~q ),
	.datac(!\regs[6][9]~q ),
	.datad(!\regs[5][9]~DUPLICATE_q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[10][9]~q  & ( \imem~17_combout  & ( (\imem~18_combout ) # (\regs[11][9]~q ) ) ) ) # ( !\regs[10][9]~q  & ( \imem~17_combout  & ( (\regs[11][9]~q  & !\imem~18_combout ) ) ) ) # ( \regs[10][9]~q  & ( !\imem~17_combout  & ( 
// (!\imem~18_combout  & ((\regs[9][9]~q ))) # (\imem~18_combout  & (\regs[8][9]~q )) ) ) ) # ( !\regs[10][9]~q  & ( !\imem~17_combout  & ( (!\imem~18_combout  & ((\regs[9][9]~q ))) # (\imem~18_combout  & (\regs[8][9]~q )) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[11][9]~q ),
	.datac(!\regs[9][9]~q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[10][9]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \regs[12][9]~q  & ( \imem~18_combout  & ( (!\imem~17_combout ) # (\regs[14][9]~q ) ) ) ) # ( !\regs[12][9]~q  & ( \imem~18_combout  & ( (\imem~17_combout  & \regs[14][9]~q ) ) ) ) # ( \regs[12][9]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & (\regs[13][9]~q )) # (\imem~17_combout  & ((\regs[15][9]~q ))) ) ) ) # ( !\regs[12][9]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\regs[13][9]~q )) # (\imem~17_combout  & ((\regs[15][9]~q ))) ) ) )

	.dataa(!\regs[13][9]~q ),
	.datab(!\regs[15][9]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[14][9]~q ),
	.datae(!\regs[12][9]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[1][9]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][9]~q )) # (\imem~17_combout  & ((\regs[2][9]~q ))) ) ) ) # ( !\regs[1][9]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][9]~q )) # 
// (\imem~17_combout  & ((\regs[2][9]~q ))) ) ) ) # ( \regs[1][9]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[3][9]~q ) ) ) ) # ( !\regs[1][9]~q  & ( !\imem~18_combout  & ( (\regs[3][9]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[0][9]~q ),
	.datab(!\regs[3][9]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[2][9]~q ),
	.datae(!\regs[1][9]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \Mux54~3_combout  & ( \Mux54~0_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout ) # ((\Mux54~1_combout )))) # (\imem~13_combout  & (((\Mux54~2_combout )) # (\imem~16_combout ))) ) ) ) # ( !\Mux54~3_combout  & ( \Mux54~0_combout 
//  & ( (!\imem~13_combout  & (\imem~16_combout  & (\Mux54~1_combout ))) # (\imem~13_combout  & (((\Mux54~2_combout )) # (\imem~16_combout ))) ) ) ) # ( \Mux54~3_combout  & ( !\Mux54~0_combout  & ( (!\imem~13_combout  & ((!\imem~16_combout ) # 
// ((\Mux54~1_combout )))) # (\imem~13_combout  & (!\imem~16_combout  & ((\Mux54~2_combout )))) ) ) ) # ( !\Mux54~3_combout  & ( !\Mux54~0_combout  & ( (!\imem~13_combout  & (\imem~16_combout  & (\Mux54~1_combout ))) # (\imem~13_combout  & (!\imem~16_combout 
//  & ((\Mux54~2_combout )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux54~1_combout ),
	.datad(!\Mux54~2_combout ),
	.datae(!\Mux54~3_combout ),
	.dataf(!\Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \RTreg_A[9]_NEW_REG398 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux54~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[9]_OTERM399 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[9]_NEW_REG398 .is_wysiwyg = "true";
defparam \RTreg_A[9]_NEW_REG398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N18
cyclonev_lcell_comb \RTval_D[9]~26_Duplicate (
// Equation(s):
// \RTval_D[9]~26_Duplicate_38  = ( \RTreg_A[9]_OTERM397~_Duplicate  & ( (!\RTreg_A[6]_OTERM381  & (((\RTreg_A[6]_OTERM383~_Duplicate_1 )) # (\RTreg_A[9]_OTERM399 ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[9])))) ) ) # ( !\RTreg_A[9]_OTERM397~_Duplicate  & 
// ( (!\RTreg_A[6]_OTERM381  & (\RTreg_A[9]_OTERM399  & (!\RTreg_A[6]_OTERM383~_Duplicate_1 ))) # (\RTreg_A[6]_OTERM381  & (((memaddr_M[9])))) ) )

	.dataa(!\RTreg_A[9]_OTERM399 ),
	.datab(!\RTreg_A[6]_OTERM383~_Duplicate_1 ),
	.datac(!memaddr_M[9]),
	.datad(!\RTreg_A[6]_OTERM381 ),
	.datae(gnd),
	.dataf(!\RTreg_A[9]_OTERM397~_Duplicate ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[9]~26_Duplicate_38 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[9]~26_Duplicate .extended_lut = "off";
defparam \RTval_D[9]~26_Duplicate .lut_mask = 64'h440F440F770F770F;
defparam \RTval_D[9]~26_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N51
cyclonev_lcell_comb \aluin2_A~25 (
// Equation(s):
// \aluin2_A~25_combout  = ( \RTval_D[9]~26_Duplicate_38  & ( (!\aluin2_A[4]_OTERM307 ) # ((\aluin2_A[4]_OTERM305  & \aluin2_A~25_OTERM605_OTERM771 )) ) ) # ( !\RTval_D[9]~26_Duplicate_38  & ( (\aluin2_A[4]_OTERM307  & (\aluin2_A[4]_OTERM305  & 
// \aluin2_A~25_OTERM605_OTERM771 )) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(gnd),
	.datac(!\aluin2_A[4]_OTERM305 ),
	.datad(!\aluin2_A~25_OTERM605_OTERM771 ),
	.datae(gnd),
	.dataf(!\RTval_D[9]~26_Duplicate_38 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~25 .extended_lut = "off";
defparam \aluin2_A~25 .lut_mask = 64'h00050005AAAFAAAF;
defparam \aluin2_A~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( aluin1_A[9] & ( \aluin2_A~25_combout  & ( (!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[0] & alufunc_A[1])) ) ) ) # ( !aluin1_A[9] & ( \aluin2_A~25_combout  & ( 
// (!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[0] $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[0] & !alufunc_A[1])) ) ) ) # ( aluin1_A[9] & ( !\aluin2_A~25_combout  & ( (!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[0] $ (!alufunc_A[1]))) # 
// (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[0] & !alufunc_A[1])) ) ) ) # ( !aluin1_A[9] & ( !\aluin2_A~25_combout  & ( (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[0]) # (!alufunc_A[1]))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[0]),
	.datac(gnd),
	.datad(!alufunc_A[1]),
	.datae(!aluin1_A[9]),
	.dataf(!\aluin2_A~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h554466886688AA44;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N45
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \Selector43~2_combout  & ( ((\Selector36~0_combout  & pcpred_A[9])) # (\Selector34~0_combout ) ) ) # ( !\Selector43~2_combout  & ( (\Selector36~0_combout  & pcpred_A[9]) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(!pcpred_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector43~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'h0505050537373737;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \ShiftRight0~7_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout ) # (\ShiftRight0~8_combout )))) # (\aluin2_A~28_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) # ( !\ShiftRight0~7_combout  & ( (!\aluin2_A~28_combout 
//  & (((\aluin2_A~29_combout  & \ShiftRight0~8_combout )))) # (\aluin2_A~28_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N45
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~11_combout  & ( \ShiftRight0~13_combout  & ( (!\aluin2_A~29_combout ) # ((!\aluin2_A~28_combout  & (\ShiftRight0~12_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~6_combout )))) ) ) ) # ( 
// !\ShiftRight0~11_combout  & ( \ShiftRight0~13_combout  & ( (!\aluin2_A~28_combout  & (\aluin2_A~29_combout  & (\ShiftRight0~12_combout ))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ) # ((\ShiftRight0~6_combout )))) ) ) ) # ( 
// \ShiftRight0~11_combout  & ( !\ShiftRight0~13_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ) # ((\ShiftRight0~12_combout )))) # (\aluin2_A~28_combout  & (\aluin2_A~29_combout  & ((\ShiftRight0~6_combout )))) ) ) ) # ( 
// !\ShiftRight0~11_combout  & ( !\ShiftRight0~13_combout  & ( (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftRight0~12_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~6_combout ))))) ) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftRight0~11_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N18
cyclonev_lcell_comb \Selector43~5 (
// Equation(s):
// \Selector43~5_combout  = ( \ShiftRight0~54_combout  & ( !\ShiftRight0~5_combout  & ( (!alufunc_A[0] & ((!\aluin2_A~27_combout ) # (\Selector43~0_combout ))) ) ) ) # ( !\ShiftRight0~54_combout  & ( !\ShiftRight0~5_combout  & ( (!alufunc_A[0] & 
// (\Selector43~0_combout  & \aluin2_A~27_combout )) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[0]),
	.datac(!\Selector43~0_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\ShiftRight0~54_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~5 .extended_lut = "off";
defparam \Selector43~5 .lut_mask = 64'h000CCC0C00000000;
defparam \Selector43~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N9
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \ShiftRight0~5_combout  & ( (!alufunc_A[0] & \aluin1_A[31]~DUPLICATE_q ) ) ) # ( !\ShiftRight0~5_combout  & ( (alufunc_A[0] & (!\aluin2_A~27_combout  & \ShiftLeft0~49_combout )) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftLeft0~49_combout ),
	.datad(!\aluin1_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h0404040400AA00AA;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N27
cyclonev_lcell_comb \Selector43~6 (
// Equation(s):
// \Selector43~6_combout  = ( \Selector43~1_combout  & ( \Selector51~0_combout  ) ) # ( !\Selector43~1_combout  & ( (\Selector43~5_combout  & \Selector51~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector43~5_combout ),
	.datad(!\Selector51~0_combout ),
	.datae(gnd),
	.dataf(!\Selector43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~6 .extended_lut = "off";
defparam \Selector43~6 .lut_mask = 64'h000F000F00FF00FF;
defparam \Selector43~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N55
dffeas \aluin1_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8] .is_wysiwyg = "true";
defparam \aluin1_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N21
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( aluin1_A[7] ) + ( \aluin2_A~0_combout  ) + ( \Add3~14  ))
// \Add3~6  = CARRY(( aluin1_A[7] ) + ( \aluin2_A~0_combout  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~0_combout ),
	.datad(!aluin1_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( aluin1_A[8] ) + ( \aluin2_A~26_combout  ) + ( \Add3~6  ))
// \Add3~94  = CARRY(( aluin1_A[8] ) + ( \aluin2_A~26_combout  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~26_combout ),
	.datad(!aluin1_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N27
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( \aluin2_A~25_combout  ) + ( aluin1_A[9] ) + ( \Add3~94  ))
// \Add3~90  = CARRY(( \aluin2_A~25_combout  ) + ( aluin1_A[9] ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[9]),
	.datad(!\aluin2_A~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N57
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( \Selector43~6_combout  & ( \Add3~89_sumout  ) ) # ( !\Selector43~6_combout  & ( \Add3~89_sumout  & ( (((\Selector31~1_combout  & \Add4~89_sumout )) # (\Selector43~4_combout )) # (\Selector31~0_combout ) ) ) ) # ( 
// \Selector43~6_combout  & ( !\Add3~89_sumout  ) ) # ( !\Selector43~6_combout  & ( !\Add3~89_sumout  & ( ((\Selector31~1_combout  & \Add4~89_sumout )) # (\Selector43~4_combout ) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Add4~89_sumout ),
	.datad(!\Selector43~4_combout ),
	.datae(!\Selector43~6_combout ),
	.dataf(!\Add3~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'h05FFFFFF37FFFFFF;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \memaddr_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9] .is_wysiwyg = "true";
defparam \memaddr_M[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \mem_fwd[9]~41 (
// Equation(s):
// \mem_fwd[9]~41_combout  = ( \SW[9]~input_o  & ( \Equal9~8_combout  & ( (!memaddr_M[4] & (!\ldmem_M~q  & (memaddr_M[9]))) # (memaddr_M[4] & (((!\ldmem_M~q  & memaddr_M[9])) # (\mem_fwd[3]~2_combout ))) ) ) ) # ( !\SW[9]~input_o  & ( \Equal9~8_combout  & ( 
// (!\ldmem_M~q  & memaddr_M[9]) ) ) ) # ( \SW[9]~input_o  & ( !\Equal9~8_combout  & ( ((!\ldmem_M~q  & memaddr_M[9])) # (\mem_fwd[3]~2_combout ) ) ) ) # ( !\SW[9]~input_o  & ( !\Equal9~8_combout  & ( ((!\ldmem_M~q  & memaddr_M[9])) # (\mem_fwd[3]~2_combout 
// ) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[9]),
	.datad(!\mem_fwd[3]~2_combout ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\Equal9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~41 .extended_lut = "off";
defparam \mem_fwd[9]~41 .lut_mask = 64'h0CFF0CFF0C0C0C5D;
defparam \mem_fwd[9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \RSval_D[9]~17 (
// Equation(s):
// \RSval_D[9]~17_combout  = ( \Selector43~3_combout  & ( \rs_match_M~_Duplicate_2  & ( ((\mem_fwd[9]~91_combout ) # (\rs_match_A~_Duplicate_3 )) # (\mem_fwd[9]~41_combout ) ) ) ) # ( !\Selector43~3_combout  & ( \rs_match_M~_Duplicate_2  & ( 
// (!\rs_match_A~_Duplicate_3  & ((\mem_fwd[9]~91_combout ) # (\mem_fwd[9]~41_combout ))) ) ) ) # ( \Selector43~3_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\Mux22~4_combout ) # (\rs_match_A~_Duplicate_3 ) ) ) ) # ( !\Selector43~3_combout  & ( 
// !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & \Mux22~4_combout ) ) ) )

	.dataa(!\mem_fwd[9]~41_combout ),
	.datab(!\rs_match_A~_Duplicate_3 ),
	.datac(!\Mux22~4_combout ),
	.datad(!\mem_fwd[9]~91_combout ),
	.datae(!\Selector43~3_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[9]~17 .extended_lut = "off";
defparam \RSval_D[9]~17 .lut_mask = 64'h0C0C3F3F44CC77FF;
defparam \RSval_D[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N43
dffeas \aluin1_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[9]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[9] .is_wysiwyg = "true";
defparam \aluin1_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N0
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \aluin2_A~29_combout  & ( \ShiftRight0~38_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~37_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~31_combout ))) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftRight0~38_combout 
//  & ( (\ShiftRight0~36_combout ) # (\aluin2_A~28_combout ) ) ) ) # ( \aluin2_A~29_combout  & ( !\ShiftRight0~38_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~37_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~31_combout ))) ) ) ) # ( 
// !\aluin2_A~29_combout  & ( !\ShiftRight0~38_combout  & ( (!\aluin2_A~28_combout  & \ShiftRight0~36_combout ) ) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\ShiftRight0~37_combout ),
	.datac(!\ShiftRight0~31_combout ),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h00AA272755FF2727;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N33
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \ShiftRight0~32_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ) # ((\ShiftRight0~33_combout )))) # (\aluin2_A~28_combout  & (((\aluin1_A[31]~DUPLICATE_q )))) ) ) # ( !\ShiftRight0~32_combout  & ( 
// (!\aluin2_A~28_combout  & (\aluin2_A~29_combout  & (\ShiftRight0~33_combout ))) # (\aluin2_A~28_combout  & (((\aluin1_A[31]~DUPLICATE_q )))) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\ShiftRight0~33_combout ),
	.datad(!\aluin1_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N36
cyclonev_lcell_comb \Selector42~5 (
// Equation(s):
// \Selector42~5_combout  = ( \ShiftRight0~5_combout  & ( \Selector42~1_combout  & ( (\Selector51~0_combout  & (\aluin1_A[31]~DUPLICATE_q  & !alufunc_A[0])) ) ) ) # ( !\ShiftRight0~5_combout  & ( \Selector42~1_combout  & ( (\Selector51~0_combout  & 
// ((!\aluin2_A~27_combout ) # (!alufunc_A[0]))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\Selector42~1_combout  & ( (\Selector51~0_combout  & (\aluin1_A[31]~DUPLICATE_q  & !alufunc_A[0])) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\Selector42~1_combout  & ( 
// (!\aluin2_A~27_combout  & \Selector51~0_combout ) ) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!\Selector51~0_combout ),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!alufunc_A[0]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\Selector42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~5 .extended_lut = "off";
defparam \Selector42~5 .lut_mask = 64'h2222030033220300;
defparam \Selector42~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N6
cyclonev_lcell_comb \Selector42~6 (
// Equation(s):
// \Selector42~6_combout  = ( \Selector42~5_combout  & ( alufunc_A[0] & ( \ShiftLeft0~47_combout  ) ) ) # ( \Selector42~5_combout  & ( !alufunc_A[0] & ( ((\ShiftRight0~5_combout ) # (\ShiftRight0~53_combout )) # (\aluin2_A~27_combout ) ) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!\ShiftLeft0~47_combout ),
	.datac(!\ShiftRight0~53_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\Selector42~5_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~6 .extended_lut = "off";
defparam \Selector42~6 .lut_mask = 64'h00005FFF00003333;
defparam \Selector42~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N24
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \Selector42~6_combout  & ( \Add4~85_sumout  ) ) # ( !\Selector42~6_combout  & ( \Add4~85_sumout  & ( (((\Selector31~0_combout  & \Add3~85_sumout )) # (\Selector31~1_combout )) # (\Selector42~3_combout ) ) ) ) # ( 
// \Selector42~6_combout  & ( !\Add4~85_sumout  ) ) # ( !\Selector42~6_combout  & ( !\Add4~85_sumout  & ( ((\Selector31~0_combout  & \Add3~85_sumout )) # (\Selector42~3_combout ) ) ) )

	.dataa(!\Selector42~3_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Add3~85_sumout ),
	.datae(!\Selector42~6_combout ),
	.dataf(!\Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h5577FFFF5F7FFFFF;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N20
dffeas \memaddr_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10] .is_wysiwyg = "true";
defparam \memaddr_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N6
cyclonev_lcell_comb \mem_fwd[10]~73 (
// Equation(s):
// \mem_fwd[10]~73_combout  = ( \ldmem_M~q  & ( \mem_fwd[29]~1_combout  & ( (!dmem_rtl_0_bypass[49] & ((!dmem_rtl_0_bypass[50]) # (\dmem~6_combout ))) ) ) ) # ( !\ldmem_M~q  & ( \mem_fwd[29]~1_combout  & ( ((!dmem_rtl_0_bypass[49] & ((!dmem_rtl_0_bypass[50]) 
// # (\dmem~6_combout )))) # (memaddr_M[10]) ) ) ) # ( !\ldmem_M~q  & ( !\mem_fwd[29]~1_combout  & ( memaddr_M[10] ) ) )

	.dataa(!dmem_rtl_0_bypass[49]),
	.datab(!dmem_rtl_0_bypass[50]),
	.datac(!memaddr_M[10]),
	.datad(!\dmem~6_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[10]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[10]~73 .extended_lut = "off";
defparam \mem_fwd[10]~73 .lut_mask = 64'h0F0F00008FAF88AA;
defparam \mem_fwd[10]~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0C6635D52708802054A2E30FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N30
cyclonev_lcell_comb \mem_fwd[10]~40 (
// Equation(s):
// \mem_fwd[10]~40_combout  = ( \mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  ) ) # ( !\mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( ((\mem_fwd[10]~74_combout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) # (\mem_fwd[10]~73_combout ) ) ) ) # ( \mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  ) ) # ( 
// !\mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( ((\mem_fwd[10]~74_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # (\mem_fwd[10]~73_combout ) ) 
// ) )

	.dataa(!\mem_fwd[10]~74_combout ),
	.datab(!\mem_fwd[10]~73_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\mem_fwd[31]~6_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[10]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[10]~40 .extended_lut = "off";
defparam \mem_fwd[10]~40 .lut_mask = 64'h3337FFFF7377FFFF;
defparam \mem_fwd[10]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N4
dffeas \regs[0][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N36
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[12][10]~q  & ( \imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243  & ((\regs[8][10]~q ))) # (\imem~16_Duplicate_243  & (\regs[0][10]~q )) ) ) ) # ( !\regs[12][10]~q  & ( \imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243  & 
// ((\regs[8][10]~q ))) # (\imem~16_Duplicate_243  & (\regs[0][10]~q )) ) ) ) # ( \regs[12][10]~q  & ( !\imem~13_Duplicate_241  & ( (!\imem~16_Duplicate_243 ) # (\regs[4][10]~q ) ) ) ) # ( !\regs[12][10]~q  & ( !\imem~13_Duplicate_241  & ( (\regs[4][10]~q  & 
// \imem~16_Duplicate_243 ) ) ) )

	.dataa(!\regs[4][10]~q ),
	.datab(!\regs[0][10]~q ),
	.datac(!\regs[8][10]~q ),
	.datad(!\imem~16_Duplicate_243 ),
	.datae(!\regs[12][10]~q ),
	.dataf(!\imem~13_Duplicate_241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N42
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[9][10]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[1][10]~q ) ) ) ) # ( !\regs[9][10]~q  & ( \imem~13_combout  & ( (\regs[1][10]~q  & \imem~16_combout ) ) ) ) # ( \regs[9][10]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[13][10]~q )) # (\imem~16_combout  & ((\regs[5][10]~q ))) ) ) ) # ( !\regs[9][10]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[13][10]~q )) # (\imem~16_combout  & ((\regs[5][10]~q ))) ) ) )

	.dataa(!\regs[1][10]~q ),
	.datab(!\regs[13][10]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[5][10]~q ),
	.datae(!\regs[9][10]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N12
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[14][10]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & ((\regs[6][10]~q ))) # (\imem~13_combout  & (\regs[2][10]~q )) ) ) ) # ( !\regs[14][10]~q  & ( \imem~16_combout  & ( (!\imem~13_combout  & ((\regs[6][10]~q ))) # 
// (\imem~13_combout  & (\regs[2][10]~q )) ) ) ) # ( \regs[14][10]~q  & ( !\imem~16_combout  & ( (!\imem~13_combout ) # (\regs[10][10]~q ) ) ) ) # ( !\regs[14][10]~q  & ( !\imem~16_combout  & ( (\regs[10][10]~q  & \imem~13_combout ) ) ) )

	.dataa(!\regs[10][10]~q ),
	.datab(!\regs[2][10]~q ),
	.datac(!\regs[6][10]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N30
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[11][10]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[3][10]~q ) ) ) ) # ( !\regs[11][10]~q  & ( \imem~13_combout  & ( (\imem~16_combout  & \regs[3][10]~q ) ) ) ) # ( \regs[11][10]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[15][10]~q )) # (\imem~16_combout  & ((\regs[7][10]~q ))) ) ) ) # ( !\regs[11][10]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[15][10]~q )) # (\imem~16_combout  & ((\regs[7][10]~q ))) ) ) )

	.dataa(!\regs[15][10]~q ),
	.datab(!\regs[7][10]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[3][10]~q ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N12
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \Mux53~3_combout  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\Mux53~0_combout )) # (\imem~17_combout  & ((\Mux53~2_combout ))) ) ) ) # ( !\Mux53~3_combout  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\Mux53~0_combout )) # 
// (\imem~17_combout  & ((\Mux53~2_combout ))) ) ) ) # ( \Mux53~3_combout  & ( !\imem~18_combout  & ( (\imem~17_combout ) # (\Mux53~1_combout ) ) ) ) # ( !\Mux53~3_combout  & ( !\imem~18_combout  & ( (\Mux53~1_combout  & !\imem~17_combout ) ) ) )

	.dataa(!\Mux53~0_combout ),
	.datab(!\Mux53~1_combout ),
	.datac(!\imem~17_combout ),
	.datad(!\Mux53~2_combout ),
	.datae(!\Mux53~3_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N45
cyclonev_lcell_comb \RTval_D[10]~25 (
// Equation(s):
// \RTval_D[10]~25_combout  = ( \Mux53~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[10]~40_combout )))) # (\rt_match_A~combout  & (((\Selector42~4_combout )))) ) ) # ( !\Mux53~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & (\mem_fwd[10]~40_combout ))) # (\rt_match_A~combout  & (((\Selector42~4_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\mem_fwd[10]~40_combout ),
	.datad(!\Selector42~4_combout ),
	.datae(gnd),
	.dataf(!\Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[10]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[10]~25 .extended_lut = "off";
defparam \RTval_D[10]~25 .lut_mask = 64'h025702578ADF8ADF;
defparam \RTval_D[10]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N47
dffeas \RTreg_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[10] .is_wysiwyg = "true";
defparam \RTreg_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N52
dffeas \aluin2_A[10]_NEW_REG944 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[10]_OTERM945 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10]_NEW_REG944 .is_wysiwyg = "true";
defparam \aluin2_A[10]_NEW_REG944 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N21
cyclonev_lcell_comb \aluin2_A~24 (
// Equation(s):
// \aluin2_A~24_combout  = ( \aluin2_A[4]_OTERM307  & ( (\aluin2_A[4]_OTERM305~DUPLICATE_q  & \aluin2_A[10]_OTERM945 ) ) ) # ( !\aluin2_A[4]_OTERM307  & ( RTreg_A[10] ) )

	.dataa(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datab(gnd),
	.datac(!RTreg_A[10]),
	.datad(!\aluin2_A[10]_OTERM945 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM307 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~24 .extended_lut = "off";
defparam \aluin2_A~24 .lut_mask = 64'h0F0F0F0F00550055;
defparam \aluin2_A~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N48
cyclonev_lcell_comb \ShiftRight0~4_Duplicate (
// Equation(s):
// \ShiftRight0~4_Duplicate_61  = ( !\aluin2_A~22_combout  & ( !\aluin2_A~26_combout  & ( (!\aluin2_A~24_combout  & (!\aluin2_A~25_combout  & (!\aluin2_A~21_combout  & !\aluin2_A~23_combout ))) ) ) )

	.dataa(!\aluin2_A~24_combout ),
	.datab(!\aluin2_A~25_combout ),
	.datac(!\aluin2_A~21_combout ),
	.datad(!\aluin2_A~23_combout ),
	.datae(!\aluin2_A~22_combout ),
	.dataf(!\aluin2_A~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_Duplicate_61 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4_Duplicate .extended_lut = "off";
defparam \ShiftRight0~4_Duplicate .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N15
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !\aluin2_A~1_combout  & ( (!\aluin2_A~2_combout  & !\aluin2_A~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A~2_combout ),
	.datad(!\aluin2_A~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hF000F00000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N51
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !\aluin2_A~16_combout  & ( !\aluin2_A~20_combout  & ( (!\aluin2_A~18_combout  & (!\aluin2_A~19_combout  & (!\aluin2_A~17_combout  & !\aluin2_A~15_combout ))) ) ) )

	.dataa(!\aluin2_A~18_combout ),
	.datab(!\aluin2_A~19_combout ),
	.datac(!\aluin2_A~17_combout ),
	.datad(!\aluin2_A~15_combout ),
	.datae(!\aluin2_A~16_combout ),
	.dataf(!\aluin2_A~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N21
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !\aluin2_A~14_combout  & ( !\aluin2_A~11_combout  & ( (!\aluin2_A~12_combout  & (!\aluin2_A~10_combout  & (!\aluin2_A~9_combout  & !\aluin2_A~13_combout ))) ) ) )

	.dataa(!\aluin2_A~12_combout ),
	.datab(!\aluin2_A~10_combout ),
	.datac(!\aluin2_A~9_combout ),
	.datad(!\aluin2_A~13_combout ),
	.datae(!\aluin2_A~14_combout ),
	.dataf(!\aluin2_A~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \ShiftRight0~3_combout  & ( \ShiftRight0~2_combout  & ( (\Selector21~0_combout  & (\ShiftRight0~4_Duplicate_61  & (\ShiftRight0~1_combout  & \ShiftRight0~0_combout ))) ) ) )

	.dataa(!\Selector21~0_combout ),
	.datab(!\ShiftRight0~4_Duplicate_61 ),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0000000000000001;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( aluin1_A[29] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & ((\aluin1_A[27]~DUPLICATE_q ))) # (\aluin2_A~31_combout  & (\aluin1_A[26]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[29] & ( \aluin2_A~30_combout  & ( 
// (!\aluin2_A~31_combout  & ((\aluin1_A[27]~DUPLICATE_q ))) # (\aluin2_A~31_combout  & (\aluin1_A[26]~DUPLICATE_q )) ) ) ) # ( aluin1_A[29] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout ) # (aluin1_A[28]) ) ) ) # ( !aluin1_A[29] & ( 
// !\aluin2_A~30_combout  & ( (\aluin2_A~31_combout  & aluin1_A[28]) ) ) )

	.dataa(!\aluin1_A[26]~DUPLICATE_q ),
	.datab(!\aluin1_A[27]~DUPLICATE_q ),
	.datac(!\aluin2_A~31_combout ),
	.datad(!aluin1_A[28]),
	.datae(!aluin1_A[29]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h000FF0FF35353535;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( \aluin1_A[18]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[19] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( 
// aluin1_A[20] ) ) ) # ( !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[21] ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[19]),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h333355550F0F00FF;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N15
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \ShiftLeft0~32_combout  & ( \ShiftLeft0~34_combout  & ( (!\aluin2_A~29_combout ) # ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~35_combout )))) ) ) ) # ( !\ShiftLeft0~32_combout 
//  & ( \ShiftLeft0~34_combout  & ( (!\aluin2_A~29_combout  & (((\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~35_combout ))))) ) ) ) # ( 
// \ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~35_combout ))))) ) ) 
// ) # ( !\ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftLeft0~33_combout )) # (\aluin2_A~28_combout  & ((\ShiftLeft0~35_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \aluin2_A~5_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!alufunc_A[1] $ (aluin1_A[29])))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1]))) ) ) # ( !\aluin2_A~5_combout  & ( (!alufunc_A[0] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[1]) # (!aluin1_A[29]))))) # (alufunc_A[0] & (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[29])))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!aluin1_A[29]),
	.datae(gnd),
	.dataf(!\aluin2_A~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h5468546868A468A4;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N12
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Selector23~1_combout  & ( (\Selector30~1_combout  & (((!\ShiftRight0~5_combout  & !\aluin2_A~27_combout )) # (\aluin1_A[31]~DUPLICATE_q ))) ) ) # ( !\Selector23~1_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & 
// (\Selector30~1_combout  & ((\aluin2_A~27_combout ) # (\ShiftRight0~5_combout )))) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\Selector30~1_combout ),
	.datae(gnd),
	.dataf(!\Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h0015001500D500D5;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( !\Selector23~2_combout  & ( (!\Selector36~0_combout  & ((!\Selector34~0_combout ) # ((!\Selector23~0_combout )))) # (\Selector36~0_combout  & (!pcpred_A[29] & ((!\Selector34~0_combout ) # (!\Selector23~0_combout )))) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector23~0_combout ),
	.datad(!pcpred_A[29]),
	.datae(gnd),
	.dataf(!\Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'hFCA8FCA800000000;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = ( \ShiftLeft0~31_combout  & ( \Selector23~3_combout  & ( (!\Selector21~1_combout ) # ((!\aluin2_A~27_combout  & !\ShiftLeft0~36_combout )) ) ) ) # ( !\ShiftLeft0~31_combout  & ( \Selector23~3_combout  & ( ((!\Selector21~1_combout 
// ) # (!\ShiftLeft0~36_combout )) # (\aluin2_A~27_combout ) ) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(gnd),
	.datac(!\Selector21~1_combout ),
	.datad(!\ShiftLeft0~36_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\Selector23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~4 .extended_lut = "off";
defparam \Selector23~4 .lut_mask = 64'h00000000FFF5FAF0;
defparam \Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N51
cyclonev_lcell_comb \RSval_D[29]~38 (
// Equation(s):
// \RSval_D[29]~38_combout  = ( \Add3~41_sumout  & ( (!\Selector23~4_combout ) # (\Selector31~0_combout ) ) ) # ( !\Add3~41_sumout  & ( !\Selector23~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector31~0_combout ),
	.datad(!\Selector23~4_combout ),
	.datae(gnd),
	.dataf(!\Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[29]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[29]~38 .extended_lut = "off";
defparam \RSval_D[29]~38 .lut_mask = 64'hFF00FF00FF0FFF0F;
defparam \RSval_D[29]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N44
dffeas \regs[1][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N26
dffeas \regs[0][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N57
cyclonev_lcell_comb \regs[2][29]~feeder (
// Equation(s):
// \regs[2][29]~feeder_combout  = ( \mem_fwd[29]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][29]~feeder .extended_lut = "off";
defparam \regs[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N58
dffeas \regs[2][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N16
dffeas \regs[3][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[3][29]~q  & ( \imem~135_combout  & ( (\imem~88_Duplicate_192 ) # (\regs[2][29]~q ) ) ) ) # ( !\regs[3][29]~q  & ( \imem~135_combout  & ( (\regs[2][29]~q  & !\imem~88_Duplicate_192 ) ) ) ) # ( \regs[3][29]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & ((\regs[0][29]~q ))) # (\imem~88_Duplicate_192  & (\regs[1][29]~q )) ) ) ) # ( !\regs[3][29]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & ((\regs[0][29]~q ))) # (\imem~88_Duplicate_192  & 
// (\regs[1][29]~q )) ) ) )

	.dataa(!\regs[1][29]~q ),
	.datab(!\regs[0][29]~q ),
	.datac(!\regs[2][29]~q ),
	.datad(!\imem~88_Duplicate_192 ),
	.datae(!\regs[3][29]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h335533550F000FFF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N34
dffeas \regs[7][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N52
dffeas \regs[4][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \regs[5][29]~feeder (
// Equation(s):
// \regs[5][29]~feeder_combout  = ( \mem_fwd[29]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][29]~feeder .extended_lut = "off";
defparam \regs[5][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N44
dffeas \regs[5][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N52
dffeas \regs[6][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[6][29]~q  & ( \imem~135_combout  & ( (!\imem~88_Duplicate_192 ) # (\regs[7][29]~q ) ) ) ) # ( !\regs[6][29]~q  & ( \imem~135_combout  & ( (\regs[7][29]~q  & \imem~88_Duplicate_192 ) ) ) ) # ( \regs[6][29]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & (\regs[4][29]~q )) # (\imem~88_Duplicate_192  & ((\regs[5][29]~q ))) ) ) ) # ( !\regs[6][29]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & (\regs[4][29]~q )) # (\imem~88_Duplicate_192  & 
// ((\regs[5][29]~q ))) ) ) )

	.dataa(!\regs[7][29]~q ),
	.datab(!\regs[4][29]~q ),
	.datac(!\regs[5][29]~q ),
	.datad(!\imem~88_Duplicate_192 ),
	.datae(!\regs[6][29]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N55
dffeas \regs[10][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N43
dffeas \regs[11][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N12
cyclonev_lcell_comb \regs[8][29]~feeder (
// Equation(s):
// \regs[8][29]~feeder_combout  = ( \mem_fwd[29]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][29]~feeder .extended_lut = "off";
defparam \regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \regs[8][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \regs[9][29]~feeder (
// Equation(s):
// \regs[9][29]~feeder_combout  = ( \mem_fwd[29]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][29]~feeder .extended_lut = "off";
defparam \regs[9][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \regs[9][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \imem~88_combout  & ( \imem~135_combout  & ( \regs[11][29]~q  ) ) ) # ( !\imem~88_combout  & ( \imem~135_combout  & ( \regs[10][29]~q  ) ) ) # ( \imem~88_combout  & ( !\imem~135_combout  & ( \regs[9][29]~q  ) ) ) # ( !\imem~88_combout 
//  & ( !\imem~135_combout  & ( \regs[8][29]~q  ) ) )

	.dataa(!\regs[10][29]~q ),
	.datab(!\regs[11][29]~q ),
	.datac(!\regs[8][29]~q ),
	.datad(!\regs[9][29]~q ),
	.datae(!\imem~88_combout ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \regs[13][29]~feeder (
// Equation(s):
// \regs[13][29]~feeder_combout  = ( \mem_fwd[29]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][29]~feeder .extended_lut = "off";
defparam \regs[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N26
dffeas \regs[13][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N35
dffeas \regs[15][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mem_fwd[29]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N49
dffeas \regs[12][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \regs[14][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \regs[14][29]~q  & ( \imem~135_combout  & ( (!\imem~88_Duplicate_192 ) # (\regs[15][29]~q ) ) ) ) # ( !\regs[14][29]~q  & ( \imem~135_combout  & ( (\imem~88_Duplicate_192  & \regs[15][29]~q ) ) ) ) # ( \regs[14][29]~q  & ( 
// !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & ((\regs[12][29]~q ))) # (\imem~88_Duplicate_192  & (\regs[13][29]~q )) ) ) ) # ( !\regs[14][29]~q  & ( !\imem~135_combout  & ( (!\imem~88_Duplicate_192  & ((\regs[12][29]~q ))) # (\imem~88_Duplicate_192  
// & (\regs[13][29]~q )) ) ) )

	.dataa(!\regs[13][29]~q ),
	.datab(!\imem~88_Duplicate_192 ),
	.datac(!\regs[15][29]~q ),
	.datad(!\regs[12][29]~q ),
	.datae(!\regs[14][29]~q ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \RSval_D[29]~37 (
// Equation(s):
// \RSval_D[29]~37_combout  = ( \Mux2~2_combout  & ( \Mux2~3_combout  & ( (!\imem~87_combout ) # ((!\imem~89_combout  & (\Mux2~0_combout )) # (\imem~89_combout  & ((\Mux2~1_combout )))) ) ) ) # ( !\Mux2~2_combout  & ( \Mux2~3_combout  & ( (!\imem~89_combout  
// & (\imem~87_combout  & (\Mux2~0_combout ))) # (\imem~89_combout  & ((!\imem~87_combout ) # ((\Mux2~1_combout )))) ) ) ) # ( \Mux2~2_combout  & ( !\Mux2~3_combout  & ( (!\imem~89_combout  & ((!\imem~87_combout ) # ((\Mux2~0_combout )))) # (\imem~89_combout 
//  & (\imem~87_combout  & ((\Mux2~1_combout )))) ) ) ) # ( !\Mux2~2_combout  & ( !\Mux2~3_combout  & ( (\imem~87_combout  & ((!\imem~89_combout  & (\Mux2~0_combout )) # (\imem~89_combout  & ((\Mux2~1_combout ))))) ) ) )

	.dataa(!\imem~89_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux2~0_combout ),
	.datad(!\Mux2~1_combout ),
	.datae(!\Mux2~2_combout ),
	.dataf(!\Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[29]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[29]~37 .extended_lut = "off";
defparam \RSval_D[29]~37 .lut_mask = 64'h02138A9B4657CEDF;
defparam \RSval_D[29]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \RSval_D[29]~50 (
// Equation(s):
// \RSval_D[29]~50_combout  = ( !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & ((((\RSval_D[29]~37_combout ))))) # (\rs_match_A~_Duplicate_3  & ((((\Selector31~1_combout  & \Add4~41_sumout )) # (\RSval_D[29]~38_combout )))) ) ) # ( 
// \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & ((((\mem_fwd[29]~16_combout ))))) # (\rs_match_A~_Duplicate_3  & ((((\Selector31~1_combout  & \Add4~41_sumout )) # (\RSval_D[29]~38_combout )))) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Add4~41_sumout ),
	.datac(!\mem_fwd[29]~16_combout ),
	.datad(!\rs_match_A~_Duplicate_3 ),
	.datae(!\rs_match_M~_Duplicate_2 ),
	.dataf(!\RSval_D[29]~38_combout ),
	.datag(!\RSval_D[29]~37_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[29]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[29]~50 .extended_lut = "on";
defparam \RSval_D[29]~50 .lut_mask = 64'h0F110F110FFF0FFF;
defparam \RSval_D[29]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N59
dffeas \aluin1_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[29]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[29] .is_wysiwyg = "true";
defparam \aluin1_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \Selector23~5 (
// Equation(s):
// \Selector23~5_combout  = ( \Selector23~4_combout  & ( \Add3~41_sumout  & ( ((\Add4~41_sumout  & \Selector31~1_combout )) # (\Selector31~0_combout ) ) ) ) # ( !\Selector23~4_combout  & ( \Add3~41_sumout  ) ) # ( \Selector23~4_combout  & ( !\Add3~41_sumout  
// & ( (\Add4~41_sumout  & \Selector31~1_combout ) ) ) ) # ( !\Selector23~4_combout  & ( !\Add3~41_sumout  ) )

	.dataa(!\Add4~41_sumout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(gnd),
	.datae(!\Selector23~4_combout ),
	.dataf(!\Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~5 .extended_lut = "off";
defparam \Selector23~5 .lut_mask = 64'hFFFF0505FFFF3737;
defparam \Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N46
dffeas \memaddr_M[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N38
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N44
dffeas \regs[11][29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \regs[10][29]~q  & ( \imem~18_combout  & ( (\imem~17_combout ) # (\regs[8][29]~q ) ) ) ) # ( !\regs[10][29]~q  & ( \imem~18_combout  & ( (\regs[8][29]~q  & !\imem~17_combout ) ) ) ) # ( \regs[10][29]~q  & ( !\imem~18_combout  & ( 
// (!\imem~17_combout  & ((\regs[9][29]~q ))) # (\imem~17_combout  & (\regs[11][29]~DUPLICATE_q )) ) ) ) # ( !\regs[10][29]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & ((\regs[9][29]~q ))) # (\imem~17_combout  & (\regs[11][29]~DUPLICATE_q )) ) ) )

	.dataa(!\regs[8][29]~q ),
	.datab(!\regs[11][29]~DUPLICATE_q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[10][29]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N45
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( \regs[7][29]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][29]~q )) # (\imem~17_combout  & ((\regs[6][29]~q ))) ) ) ) # ( !\regs[7][29]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[4][29]~q )) # 
// (\imem~17_combout  & ((\regs[6][29]~q ))) ) ) ) # ( \regs[7][29]~q  & ( !\imem~18_combout  & ( (\imem~17_combout ) # (\regs[5][29]~q ) ) ) ) # ( !\regs[7][29]~q  & ( !\imem~18_combout  & ( (\regs[5][29]~q  & !\imem~17_combout ) ) ) )

	.dataa(!\regs[4][29]~q ),
	.datab(!\regs[6][29]~q ),
	.datac(!\regs[5][29]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[7][29]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \Mux34~3_Duplicate (
// Equation(s):
// \Mux34~3_Duplicate_6  = ( \regs[15][29]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[12][29]~q )) # (\imem~17_combout  & ((\regs[14][29]~q ))) ) ) ) # ( !\regs[15][29]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[12][29]~q )) # 
// (\imem~17_combout  & ((\regs[14][29]~q ))) ) ) ) # ( \regs[15][29]~q  & ( !\imem~18_combout  & ( (\regs[13][29]~q ) # (\imem~17_combout ) ) ) ) # ( !\regs[15][29]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout  & \regs[13][29]~q ) ) ) )

	.dataa(!\regs[12][29]~q ),
	.datab(!\regs[14][29]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[13][29]~q ),
	.datae(!\regs[15][29]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3_Duplicate .extended_lut = "off";
defparam \Mux34~3_Duplicate .lut_mask = 64'h00F00FFF53535353;
defparam \Mux34~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \regs[3][29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \regs[1][29]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][29]~q )) # (\imem~17_combout  & ((\regs[2][29]~q ))) ) ) ) # ( !\regs[1][29]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[0][29]~q )) # 
// (\imem~17_combout  & ((\regs[2][29]~q ))) ) ) ) # ( \regs[1][29]~q  & ( !\imem~18_combout  & ( (!\imem~17_combout ) # (\regs[3][29]~DUPLICATE_q ) ) ) ) # ( !\regs[1][29]~q  & ( !\imem~18_combout  & ( (\imem~17_combout  & \regs[3][29]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[0][29]~q ),
	.datab(!\regs[2][29]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[3][29]~DUPLICATE_q ),
	.datae(!\regs[1][29]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ( \Mux34~3_Duplicate_6  & ( \Mux34~0_combout  & ( (!\imem~16_combout  & (((!\imem~13_combout )) # (\Mux34~2_combout ))) # (\imem~16_combout  & (((\imem~13_combout ) # (\Mux34~1_combout )))) ) ) ) # ( !\Mux34~3_Duplicate_6  & ( 
// \Mux34~0_combout  & ( (!\imem~16_combout  & (\Mux34~2_combout  & ((\imem~13_combout )))) # (\imem~16_combout  & (((\imem~13_combout ) # (\Mux34~1_combout )))) ) ) ) # ( \Mux34~3_Duplicate_6  & ( !\Mux34~0_combout  & ( (!\imem~16_combout  & 
// (((!\imem~13_combout )) # (\Mux34~2_combout ))) # (\imem~16_combout  & (((\Mux34~1_combout  & !\imem~13_combout )))) ) ) ) # ( !\Mux34~3_Duplicate_6  & ( !\Mux34~0_combout  & ( (!\imem~16_combout  & (\Mux34~2_combout  & ((\imem~13_combout )))) # 
// (\imem~16_combout  & (((\Mux34~1_combout  & !\imem~13_combout )))) ) ) )

	.dataa(!\Mux34~2_combout ),
	.datab(!\Mux34~1_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\Mux34~3_Duplicate_6 ),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~4 .extended_lut = "off";
defparam \Mux34~4 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \RTval_D[29]~6 (
// Equation(s):
// \RTval_D[29]~6_combout  = ( \Mux34~4_combout  & ( (!\rt_match_A~combout  & (((!\rt_match_M~combout ) # (\mem_fwd[29]~16_combout )))) # (\rt_match_A~combout  & (\Selector23~5_combout )) ) ) # ( !\Mux34~4_combout  & ( (!\rt_match_A~combout  & 
// (((\mem_fwd[29]~16_combout  & \rt_match_M~combout )))) # (\rt_match_A~combout  & (\Selector23~5_combout )) ) )

	.dataa(!\Selector23~5_combout ),
	.datab(!\mem_fwd[29]~16_combout ),
	.datac(!\rt_match_A~combout ),
	.datad(!\rt_match_M~combout ),
	.datae(gnd),
	.dataf(!\Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[29]~6 .extended_lut = "off";
defparam \RTval_D[29]~6 .lut_mask = 64'h05350535F535F535;
defparam \RTval_D[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N50
dffeas \RTreg_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[29]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[29] .is_wysiwyg = "true";
defparam \RTreg_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N36
cyclonev_lcell_comb \wmemval_M[29]~feeder (
// Equation(s):
// \wmemval_M[29]~feeder_combout  = ( RTreg_A[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTreg_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[29]~feeder .extended_lut = "off";
defparam \wmemval_M[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N37
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD8340BB18D9040000000000000000";
// synopsys translate_on

// Location: FF_X39_Y20_N56
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N54
cyclonev_lcell_comb \mem_fwd[29]~15 (
// Equation(s):
// \mem_fwd[29]~15_combout  = ( dmem_rtl_0_bypass[87] & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (((!dmem_rtl_0_bypass[88]) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem~6_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~6_combout  & (dmem_rtl_0_bypass[88] & ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[87] & ( !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( ((!dmem_rtl_0_bypass[88]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # (\dmem~6_combout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~6_combout  & 
// (dmem_rtl_0_bypass[88] & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~6_combout ),
	.datac(!dmem_rtl_0_bypass[88]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datae(!dmem_rtl_0_bypass[87]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[29]~15 .extended_lut = "off";
defparam \mem_fwd[29]~15 .lut_mask = 64'h0008F3FB040CF7FF;
defparam \mem_fwd[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N33
cyclonev_lcell_comb \mem_fwd[29]~16 (
// Equation(s):
// \mem_fwd[29]~16_combout  = ( \memaddr_M[29]~DUPLICATE_q  & ( \mem_fwd[29]~15_combout  & ( (!\ldmem_M~q ) # (\mem_fwd[29]~1_combout ) ) ) ) # ( !\memaddr_M[29]~DUPLICATE_q  & ( \mem_fwd[29]~15_combout  & ( \mem_fwd[29]~1_combout  ) ) ) # ( 
// \memaddr_M[29]~DUPLICATE_q  & ( !\mem_fwd[29]~15_combout  & ( !\ldmem_M~q  ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(gnd),
	.datac(!\mem_fwd[29]~1_combout ),
	.datad(gnd),
	.datae(!\memaddr_M[29]~DUPLICATE_q ),
	.dataf(!\mem_fwd[29]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[29]~16 .extended_lut = "off";
defparam \mem_fwd[29]~16 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \mem_fwd[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N39
cyclonev_lcell_comb \aluin2_A~33 (
// Equation(s):
// \aluin2_A~33_combout  = ( \Mux34~4_combout  & ( (!\rt_match_M~combout ) # (\mem_fwd[29]~16_combout ) ) ) # ( !\Mux34~4_combout  & ( (\rt_match_M~combout  & \mem_fwd[29]~16_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rt_match_M~combout ),
	.datad(!\mem_fwd[29]~16_combout ),
	.datae(gnd),
	.dataf(!\Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~33 .extended_lut = "off";
defparam \aluin2_A~33 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N41
dffeas \aluin2_A[29]_NEW_REG934 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[29]_OTERM935 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29]_NEW_REG934 .is_wysiwyg = "true";
defparam \aluin2_A[29]_NEW_REG934 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N47
dffeas \memaddr_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29] .is_wysiwyg = "true";
defparam \memaddr_M[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N0
cyclonev_lcell_comb \aluin2_A~5 (
// Equation(s):
// \aluin2_A~5_combout  = ( \RTreg_A[6]_OTERM381  & ( \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & ((memaddr_M[29]))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[22]_OTERM931 )) ) ) ) # ( !\RTreg_A[6]_OTERM381  & ( 
// \aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (!\aluin2_A[4]_OTERM307  & ((\aluin2_A[29]_OTERM935 ))) # (\aluin2_A[4]_OTERM307  & (\aluin2_A[22]_OTERM931 )) ) ) ) # ( \RTreg_A[6]_OTERM381  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (memaddr_M[29] & 
// !\aluin2_A[4]_OTERM307 ) ) ) ) # ( !\RTreg_A[6]_OTERM381  & ( !\aluin2_A[4]_OTERM305~DUPLICATE_q  & ( (\aluin2_A[29]_OTERM935  & !\aluin2_A[4]_OTERM307 ) ) ) )

	.dataa(!\aluin2_A[22]_OTERM931 ),
	.datab(!\aluin2_A[29]_OTERM935 ),
	.datac(!memaddr_M[29]),
	.datad(!\aluin2_A[4]_OTERM307 ),
	.datae(!\RTreg_A[6]_OTERM381 ),
	.dataf(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~5 .extended_lut = "off";
defparam \aluin2_A~5 .lut_mask = 64'h33000F0033550F55;
defparam \aluin2_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N18
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !\aluin2_A~4_combout  & ( !\aluin2_A~6_combout  & ( (!\aluin2_A~5_combout  & (!\aluin2_A~7_combout  & (!\aluin2_A~3_combout  & !\aluin2_A~8_combout ))) ) ) )

	.dataa(!\aluin2_A~5_combout ),
	.datab(!\aluin2_A~7_combout ),
	.datac(!\aluin2_A~3_combout ),
	.datad(!\aluin2_A~8_combout ),
	.datae(!\aluin2_A~4_combout ),
	.dataf(!\aluin2_A~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N42
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \ShiftRight0~4_Duplicate_61  & ( \ShiftRight0~2_combout  & ( (!\ShiftRight0~1_combout ) # ((!\ShiftRight0~3_combout ) # (!\ShiftRight0~0_combout )) ) ) ) # ( !\ShiftRight0~4_Duplicate_61  & ( \ShiftRight0~2_combout  ) ) # ( 
// \ShiftRight0~4_Duplicate_61  & ( !\ShiftRight0~2_combout  ) ) # ( !\ShiftRight0~4_Duplicate_61  & ( !\ShiftRight0~2_combout  ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~3_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(!\ShiftRight0~4_Duplicate_61 ),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hFFFFFFFFFFFFFFFA;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \aluin2_A~29_combout  & ( \ShiftRight0~28_combout  & ( (!\aluin2_A~28_combout ) # (\ShiftRight0~22_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftRight0~28_combout  & ( (!\aluin2_A~28_combout  & ((\ShiftRight0~27_combout 
// ))) # (\aluin2_A~28_combout  & (\ShiftRight0~29_combout )) ) ) ) # ( \aluin2_A~29_combout  & ( !\ShiftRight0~28_combout  & ( (\ShiftRight0~22_combout  & \aluin2_A~28_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( !\ShiftRight0~28_combout  & ( 
// (!\aluin2_A~28_combout  & ((\ShiftRight0~27_combout ))) # (\aluin2_A~28_combout  & (\ShiftRight0~29_combout )) ) ) )

	.dataa(!\ShiftRight0~29_combout ),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\aluin2_A~28_combout ),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h3355000F3355FF0F;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \ShiftRight0~23_combout  & ( \aluin2_A~29_combout  & ( (!\aluin2_A~28_combout  & ((\ShiftRight0~24_combout ))) # (\aluin2_A~28_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !\ShiftRight0~23_combout  & ( \aluin2_A~29_combout 
//  & ( (!\aluin2_A~28_combout  & ((\ShiftRight0~24_combout ))) # (\aluin2_A~28_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( \ShiftRight0~23_combout  & ( !\aluin2_A~29_combout  & ( (!\aluin2_A~28_combout ) # (\aluin1_A[31]~DUPLICATE_q ) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( !\aluin2_A~29_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & \aluin2_A~28_combout ) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~24_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\aluin2_A~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h0505F5F535353535;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \Selector44~0_combout  & ( \ShiftRight0~5_combout  & ( (!alufunc_A[0] & (\Selector51~0_combout  & \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !\Selector44~0_combout  & ( \ShiftRight0~5_combout  & ( (!alufunc_A[0] & 
// (\Selector51~0_combout  & \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( \Selector44~0_combout  & ( !\ShiftRight0~5_combout  & ( (\Selector51~0_combout  & ((!alufunc_A[0]) # (!\aluin2_A~27_combout ))) ) ) ) # ( !\Selector44~0_combout  & ( !\ShiftRight0~5_combout  
// & ( (\Selector51~0_combout  & !\aluin2_A~27_combout ) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Selector51~0_combout ),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\Selector44~0_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h3300332202020202;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N54
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( \ShiftRight0~55_combout  & ( \Selector44~4_combout  & ( (!alufunc_A[0]) # (\ShiftLeft0~51_combout ) ) ) ) # ( !\ShiftRight0~55_combout  & ( \Selector44~4_combout  & ( (!alufunc_A[0] & (((\aluin2_A~27_combout )) # 
// (\ShiftRight0~5_combout ))) # (alufunc_A[0] & (((\ShiftLeft0~51_combout )))) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftLeft0~51_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\ShiftRight0~55_combout ),
	.dataf(!\Selector44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "off";
defparam \Selector44~5 .lut_mask = 64'h0000000047CFCFCF;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( \aluin2_A~26_combout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  $ (\aluin1_A[8]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A~26_combout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & 
// ((!\alufunc_A[1]~DUPLICATE_q ) # (!\aluin1_A[8]~DUPLICATE_q ))) # (alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & !\aluin1_A[8]~DUPLICATE_q )) ) ) ) # ( \aluin2_A~26_combout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( !\alufunc_A[1]~DUPLICATE_q  $ 
// (((!alufunc_A[0] & !\aluin1_A[8]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A~26_combout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (\aluin1_A[8]~DUPLICATE_q  & (!alufunc_A[0] $ (!\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluin2_A~26_combout ),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h06066C6CE8E88282;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \Selector44~1_combout  & ( ((\Selector36~0_combout  & pcpred_A[8])) # (\Selector34~0_combout ) ) ) # ( !\Selector44~1_combout  & ( (\Selector36~0_combout  & pcpred_A[8]) ) )

	.dataa(!\Selector34~0_combout ),
	.datab(gnd),
	.datac(!\Selector36~0_combout ),
	.datad(!pcpred_A[8]),
	.datae(gnd),
	.dataf(!\Selector44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h000F000F555F555F;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N24
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \Add4~93_sumout  & ( \Add3~93_sumout  & ( (((\Selector44~2_combout ) # (\Selector44~5_combout )) # (\Selector31~0_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\Add4~93_sumout  & ( \Add3~93_sumout  & ( ((\Selector44~2_combout 
// ) # (\Selector44~5_combout )) # (\Selector31~0_combout ) ) ) ) # ( \Add4~93_sumout  & ( !\Add3~93_sumout  & ( ((\Selector44~2_combout ) # (\Selector44~5_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\Add4~93_sumout  & ( !\Add3~93_sumout  & ( 
// (\Selector44~2_combout ) # (\Selector44~5_combout ) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector44~5_combout ),
	.datad(!\Selector44~2_combout ),
	.datae(!\Add4~93_sumout ),
	.dataf(!\Add3~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'h0FFF5FFF3FFF7FFF;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N56
dffeas \memaddr_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8] .is_wysiwyg = "true";
defparam \memaddr_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N50
dffeas \memaddr_M[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N18
cyclonev_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = ( !\memaddr_M[11]~DUPLICATE_q  & ( (!memaddr_M[8] & (!memaddr_M[9] & !memaddr_M[10])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[8]),
	.datac(!memaddr_M[9]),
	.datad(!memaddr_M[10]),
	.datae(gnd),
	.dataf(!\memaddr_M[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~3 .extended_lut = "off";
defparam \Equal9~3 .lut_mask = 64'hC000C00000000000;
defparam \Equal9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N8
dffeas \memaddr_M[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \Equal9~4 (
// Equation(s):
// \Equal9~4_combout  = ( memaddr_M[15] & ( (memaddr_M[16] & (\memaddr_M[14]~DUPLICATE_q  & \memaddr_M[17]~DUPLICATE_q )) ) )

	.dataa(!memaddr_M[16]),
	.datab(gnd),
	.datac(!\memaddr_M[14]~DUPLICATE_q ),
	.datad(!\memaddr_M[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!memaddr_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~4 .extended_lut = "off";
defparam \Equal9~4 .lut_mask = 64'h0000000000050005;
defparam \Equal9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \memaddr_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector32~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20] .is_wysiwyg = "true";
defparam \memaddr_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N16
dffeas \memaddr_M[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N30
cyclonev_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = ( memaddr_M[24] & ( memaddr_M[23] & ( (memaddr_M[21] & (memaddr_M[20] & (memaddr_M[25] & \memaddr_M[22]~DUPLICATE_q ))) ) ) )

	.dataa(!memaddr_M[21]),
	.datab(!memaddr_M[20]),
	.datac(!memaddr_M[25]),
	.datad(!\memaddr_M[22]~DUPLICATE_q ),
	.datae(!memaddr_M[24]),
	.dataf(!memaddr_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~2 .extended_lut = "off";
defparam \Equal9~2 .lut_mask = 64'h0000000000000001;
defparam \Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N56
dffeas \memaddr_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18] .is_wysiwyg = "true";
defparam \memaddr_M[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \Equal9~5 (
// Equation(s):
// \Equal9~5_combout  = ( memaddr_M[12] & ( memaddr_M[19] & ( (memaddr_M[18] & \memaddr_M[13]~DUPLICATE_q ) ) ) )

	.dataa(!memaddr_M[18]),
	.datab(gnd),
	.datac(!\memaddr_M[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!memaddr_M[12]),
	.dataf(!memaddr_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~5 .extended_lut = "off";
defparam \Equal9~5 .lut_mask = 64'h0000000000000505;
defparam \Equal9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = ( \memaddr_M[26]~DUPLICATE_q  & ( memaddr_M[30] & ( (\memaddr_M[29]~DUPLICATE_q  & (memaddr_M[27] & (memaddr_M[28] & memaddr_M[31]))) ) ) )

	.dataa(!\memaddr_M[29]~DUPLICATE_q ),
	.datab(!memaddr_M[27]),
	.datac(!memaddr_M[28]),
	.datad(!memaddr_M[31]),
	.datae(!\memaddr_M[26]~DUPLICATE_q ),
	.dataf(!memaddr_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~1 .extended_lut = "off";
defparam \Equal9~1 .lut_mask = 64'h0000000000000001;
defparam \Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N58
dffeas \memaddr_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1] .is_wysiwyg = "true";
defparam \memaddr_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( !memaddr_M[6] & ( (!memaddr_M[2] & (!memaddr_M[0] & (!memaddr_M[1] & !memaddr_M[3]))) ) )

	.dataa(!memaddr_M[2]),
	.datab(!memaddr_M[0]),
	.datac(!memaddr_M[1]),
	.datad(!memaddr_M[3]),
	.datae(gnd),
	.dataf(!memaddr_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'h8000800000000000;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N51
cyclonev_lcell_comb \Equal9~6 (
// Equation(s):
// \Equal9~6_combout  = ( \Equal9~1_combout  & ( \Equal9~0_combout  & ( (\Equal9~3_combout  & (\Equal9~4_combout  & (\Equal9~2_combout  & \Equal9~5_combout ))) ) ) )

	.dataa(!\Equal9~3_combout ),
	.datab(!\Equal9~4_combout ),
	.datac(!\Equal9~2_combout ),
	.datad(!\Equal9~5_combout ),
	.datae(!\Equal9~1_combout ),
	.dataf(!\Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~6 .extended_lut = "off";
defparam \Equal9~6 .lut_mask = 64'h0000000000000001;
defparam \Equal9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N39
cyclonev_lcell_comb \mem_fwd[31]~6 (
// Equation(s):
// \mem_fwd[31]~6_combout  = ( \mem_fwd[3]~2_combout  & ( (!\Equal9~6_combout ) # (!\Equal9~7_combout ) ) )

	.dataa(!\Equal9~6_combout ),
	.datab(gnd),
	.datac(!\Equal9~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[31]~6 .extended_lut = "off";
defparam \mem_fwd[31]~6 .lut_mask = 64'h00000000FAFAFAFA;
defparam \mem_fwd[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \mem_fwd[2]~50 (
// Equation(s):
// \mem_fwd[2]~50_combout  = ( !\ldmem_M~q  & ( memaddr_M[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[2]),
	.datad(gnd),
	.datae(!\ldmem_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~50 .extended_lut = "off";
defparam \mem_fwd[2]~50 .lut_mask = 64'h0F0F00000F0F0000;
defparam \mem_fwd[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N12
cyclonev_lcell_comb \mem_fwd[2]~51 (
// Equation(s):
// \mem_fwd[2]~51_combout  = ( \KEY[2]~input_o  & ( \SW[2]~input_o  & ( (!\mem_fwd[31]~6_combout  & (!\mem_fwd[2]~50_combout  & ((!memaddr_M[4]) # (!\mem_fwd[3]~2_combout )))) ) ) ) # ( !\KEY[2]~input_o  & ( \SW[2]~input_o  & ( (!\mem_fwd[31]~6_combout  & 
// (!\mem_fwd[2]~50_combout  & !\mem_fwd[3]~2_combout )) ) ) ) # ( \KEY[2]~input_o  & ( !\SW[2]~input_o  & ( (!\mem_fwd[31]~6_combout  & !\mem_fwd[2]~50_combout ) ) ) ) # ( !\KEY[2]~input_o  & ( !\SW[2]~input_o  & ( (!\mem_fwd[31]~6_combout  & 
// (!\mem_fwd[2]~50_combout  & ((!\mem_fwd[3]~2_combout ) # (memaddr_M[4])))) ) ) )

	.dataa(!\mem_fwd[31]~6_combout ),
	.datab(!memaddr_M[4]),
	.datac(!\mem_fwd[2]~50_combout ),
	.datad(!\mem_fwd[3]~2_combout ),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~51 .extended_lut = "off";
defparam \mem_fwd[2]~51 .lut_mask = 64'hA020A0A0A000A080;
defparam \mem_fwd[2]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N45
cyclonev_lcell_comb \mem_fwd[2]~52 (
// Equation(s):
// \mem_fwd[2]~52_combout  = ( \mem_fwd[2]~75_combout  ) # ( !\mem_fwd[2]~75_combout  & ( !\mem_fwd[2]~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_fwd[2]~51_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~52 .extended_lut = "off";
defparam \mem_fwd[2]~52 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \mem_fwd[2]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N50
dffeas \regs[13][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N55
dffeas \regs[5][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \regs[9][2]~feeder (
// Equation(s):
// \regs[9][2]~feeder_combout  = ( \mem_fwd[2]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][2]~feeder .extended_lut = "off";
defparam \regs[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \regs[9][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \regs[1][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = ( \regs[1][2]~q  & ( \imem~13_combout  & ( (\regs[9][2]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[1][2]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & \regs[9][2]~q ) ) ) ) # ( \regs[1][2]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[13][2]~q )) # (\imem~16_combout  & ((\regs[5][2]~q ))) ) ) ) # ( !\regs[1][2]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[13][2]~q )) # (\imem~16_combout  & ((\regs[5][2]~q ))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[13][2]~q ),
	.datac(!\regs[5][2]~q ),
	.datad(!\regs[9][2]~q ),
	.datae(!\regs[1][2]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~1 .extended_lut = "off";
defparam \Mux61~1 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N38
dffeas \regs[15][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N22
dffeas \regs[3][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N22
dffeas \regs[7][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N20
dffeas \regs[11][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N18
cyclonev_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = ( \regs[11][2]~q  & ( \imem~13_combout  & ( (!\imem~16_combout ) # (\regs[3][2]~q ) ) ) ) # ( !\regs[11][2]~q  & ( \imem~13_combout  & ( (\regs[3][2]~q  & \imem~16_combout ) ) ) ) # ( \regs[11][2]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[15][2]~q )) # (\imem~16_combout  & ((\regs[7][2]~q ))) ) ) ) # ( !\regs[11][2]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[15][2]~q )) # (\imem~16_combout  & ((\regs[7][2]~q ))) ) ) )

	.dataa(!\regs[15][2]~q ),
	.datab(!\regs[3][2]~q ),
	.datac(!\regs[7][2]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~3 .extended_lut = "off";
defparam \Mux61~3 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N36
cyclonev_lcell_comb \regs[4][2]~feeder (
// Equation(s):
// \regs[4][2]~feeder_combout  = ( \mem_fwd[2]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][2]~feeder .extended_lut = "off";
defparam \regs[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N37
dffeas \regs[4][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N56
dffeas \regs[12][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N54
cyclonev_lcell_comb \regs[8][2]~feeder (
// Equation(s):
// \regs[8][2]~feeder_combout  = ( \mem_fwd[2]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][2]~feeder .extended_lut = "off";
defparam \regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N56
dffeas \regs[8][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \regs[0][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \regs[0][2]~q  & ( \imem~13_combout  & ( (\regs[8][2]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[0][2]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & \regs[8][2]~q ) ) ) ) # ( \regs[0][2]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[12][2]~q ))) # (\imem~16_combout  & (\regs[4][2]~q )) ) ) ) # ( !\regs[0][2]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[12][2]~q ))) # (\imem~16_combout  & (\regs[4][2]~q )) ) ) )

	.dataa(!\regs[4][2]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[12][2]~q ),
	.datad(!\regs[8][2]~q ),
	.datae(!\regs[0][2]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N36
cyclonev_lcell_comb \regs[2][2]~feeder (
// Equation(s):
// \regs[2][2]~feeder_combout  = ( \mem_fwd[2]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][2]~feeder .extended_lut = "off";
defparam \regs[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N37
dffeas \regs[2][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N40
dffeas \regs[10][2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N58
dffeas \regs[6][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N43
dffeas \regs[14][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = ( \regs[14][2]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & ((\regs[10][2]~DUPLICATE_q ))) # (\imem~16_combout  & (\regs[2][2]~q )) ) ) ) # ( !\regs[14][2]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & 
// ((\regs[10][2]~DUPLICATE_q ))) # (\imem~16_combout  & (\regs[2][2]~q )) ) ) ) # ( \regs[14][2]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout ) # (\regs[6][2]~q ) ) ) ) # ( !\regs[14][2]~q  & ( !\imem~13_combout  & ( (\regs[6][2]~q  & \imem~16_combout ) 
// ) ) )

	.dataa(!\regs[2][2]~q ),
	.datab(!\regs[10][2]~DUPLICATE_q ),
	.datac(!\regs[6][2]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~2 .extended_lut = "off";
defparam \Mux61~2 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ( \Mux61~0_combout  & ( \Mux61~2_combout  & ( ((!\imem~17_combout  & (\Mux61~1_combout )) # (\imem~17_combout  & ((\Mux61~3_combout )))) # (\imem~18_combout ) ) ) ) # ( !\Mux61~0_combout  & ( \Mux61~2_combout  & ( (!\imem~17_combout  & 
// (!\imem~18_combout  & (\Mux61~1_combout ))) # (\imem~17_combout  & (((\Mux61~3_combout )) # (\imem~18_combout ))) ) ) ) # ( \Mux61~0_combout  & ( !\Mux61~2_combout  & ( (!\imem~17_combout  & (((\Mux61~1_combout )) # (\imem~18_combout ))) # 
// (\imem~17_combout  & (!\imem~18_combout  & ((\Mux61~3_combout )))) ) ) ) # ( !\Mux61~0_combout  & ( !\Mux61~2_combout  & ( (!\imem~18_combout  & ((!\imem~17_combout  & (\Mux61~1_combout )) # (\imem~17_combout  & ((\Mux61~3_combout ))))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\Mux61~1_combout ),
	.datad(!\Mux61~3_combout ),
	.datae(!\Mux61~0_combout ),
	.dataf(!\Mux61~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~4 .extended_lut = "off";
defparam \Mux61~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N56
dffeas \RTreg_A[2]_NEW_REG394 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux61~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[2]_OTERM395 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[2]_NEW_REG394 .is_wysiwyg = "true";
defparam \RTreg_A[2]_NEW_REG394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N9
cyclonev_lcell_comb \RTval_D[2]~30_Duplicate (
// Equation(s):
// \RTval_D[2]~30_Duplicate_37  = ( \RTreg_A[2]_OTERM395  & ( \RTreg_A[2]_OTERM393  & ( (!\RTreg_A[6]_OTERM381 ) # (memaddr_M[2]) ) ) ) # ( !\RTreg_A[2]_OTERM395  & ( \RTreg_A[2]_OTERM393  & ( (!\RTreg_A[6]_OTERM381  & ((\RTreg_A[6]_OTERM383~_Duplicate_2 ))) 
// # (\RTreg_A[6]_OTERM381  & (memaddr_M[2])) ) ) ) # ( \RTreg_A[2]_OTERM395  & ( !\RTreg_A[2]_OTERM393  & ( (!\RTreg_A[6]_OTERM381  & ((!\RTreg_A[6]_OTERM383~_Duplicate_2 ))) # (\RTreg_A[6]_OTERM381  & (memaddr_M[2])) ) ) ) # ( !\RTreg_A[2]_OTERM395  & ( 
// !\RTreg_A[2]_OTERM393  & ( (memaddr_M[2] & \RTreg_A[6]_OTERM381 ) ) ) )

	.dataa(!memaddr_M[2]),
	.datab(gnd),
	.datac(!\RTreg_A[6]_OTERM383~_Duplicate_2 ),
	.datad(!\RTreg_A[6]_OTERM381 ),
	.datae(!\RTreg_A[2]_OTERM395 ),
	.dataf(!\RTreg_A[2]_OTERM393 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[2]~30_Duplicate_37 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[2]~30_Duplicate .extended_lut = "off";
defparam \RTval_D[2]~30_Duplicate .lut_mask = 64'h0055F0550F55FF55;
defparam \RTval_D[2]~30_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \aluin2_A~29 (
// Equation(s):
// \aluin2_A~29_combout  = ( \RTval_D[2]~30_Duplicate_37  & ( (!\aluin2_A[4]_OTERM307 ) # ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~29_OTERM597_OTERM759 )) ) ) # ( !\RTval_D[2]~30_Duplicate_37  & ( (\aluin2_A[4]_OTERM307  & 
// ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~29_OTERM597_OTERM759 ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]_OTERM307 ),
	.datac(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datad(!\aluin2_A~29_OTERM597_OTERM759 ),
	.datae(gnd),
	.dataf(!\RTval_D[2]~30_Duplicate_37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~29 .extended_lut = "off";
defparam \aluin2_A~29 .lut_mask = 64'h30333033FCFFFCFF;
defparam \aluin2_A~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( alufunc_A[0] & ( (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A~29_combout  & !aluin1_A[2]))))) ) ) # ( !alufunc_A[0] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A~29_combout  & ((!alufunc_A[1]) # 
// (!aluin1_A[2]))) # (\aluin2_A~29_combout  & (!alufunc_A[1] $ (aluin1_A[2]))))) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!aluin1_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'h1E691E6948C048C0;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N18
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[5] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[3] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[4]~DUPLICATE_q 
//  ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[2] ) ) )

	.dataa(!aluin1_A[5]),
	.datab(!aluin1_A[2]),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!aluin1_A[3]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N36
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \aluin2_A~29_combout  & ( \ShiftRight0~35_combout  & ( (!\aluin2_A~28_combout ) # (\ShiftRight0~37_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( \ShiftRight0~35_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~44_combout 
// )) # (\aluin2_A~28_combout  & ((\ShiftRight0~36_combout ))) ) ) ) # ( \aluin2_A~29_combout  & ( !\ShiftRight0~35_combout  & ( (\aluin2_A~28_combout  & \ShiftRight0~37_combout ) ) ) ) # ( !\aluin2_A~29_combout  & ( !\ShiftRight0~35_combout  & ( 
// (!\aluin2_A~28_combout  & (\ShiftRight0~44_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~36_combout ))) ) ) )

	.dataa(!\ShiftRight0~44_combout ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftRight0~37_combout ),
	.datae(!\aluin2_A~29_combout ),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h5353000F5353F0FF;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( \ShiftRight0~45_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~5_combout  & ((!\aluin2_A~27_combout ) # (\ShiftRight0~43_combout )))) ) ) # ( !\ShiftRight0~45_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~5_combout  & 
// (\ShiftRight0~43_combout  & \aluin2_A~27_combout ))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~43_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'h0008000888088808;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N3
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~12_combout  & ( (!\ShiftRight0~5_combout  & (alufunc_A[0] & (!\aluin2_A~27_combout ))) # (\ShiftRight0~5_combout  & (!alufunc_A[0] & ((\aluin1_A[31]~DUPLICATE_q )))) ) ) ) # ( 
// !\ShiftLeft0~10_combout  & ( \ShiftLeft0~12_combout  & ( (\ShiftRight0~5_combout  & (!alufunc_A[0] & \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~12_combout  & ( (\ShiftRight0~5_combout  & (!alufunc_A[0] & 
// \aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~12_combout  & ( (\ShiftRight0~5_combout  & (!alufunc_A[0] & \aluin1_A[31]~DUPLICATE_q )) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\aluin2_A~27_combout ),
	.datad(!\aluin1_A[31]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h0044004400442064;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( \Add3~21_sumout  & ( \Add4~21_sumout  & ( (!\Selector31~1_combout  & (!\Selector31~0_combout  & ((!\Selector36~0_combout ) # (!pcpred_A[2])))) ) ) ) # ( !\Add3~21_sumout  & ( \Add4~21_sumout  & ( (!\Selector31~1_combout  & 
// ((!\Selector36~0_combout ) # (!pcpred_A[2]))) ) ) ) # ( \Add3~21_sumout  & ( !\Add4~21_sumout  & ( (!\Selector31~0_combout  & ((!\Selector36~0_combout ) # (!pcpred_A[2]))) ) ) ) # ( !\Add3~21_sumout  & ( !\Add4~21_sumout  & ( (!\Selector36~0_combout ) # 
// (!pcpred_A[2]) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector36~0_combout ),
	.datad(!pcpred_A[2]),
	.datae(!\Add3~21_sumout ),
	.dataf(!\Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( \Selector50~0_combout  & ( \Selector50~3_combout  & ( ((\Selector50~2_combout  & \Selector34~0_combout )) # (\Selector51~0_combout ) ) ) ) # ( !\Selector50~0_combout  & ( \Selector50~3_combout  & ( (!\Selector50~2_combout  & 
// (((\Selector50~1_combout  & \Selector51~0_combout )))) # (\Selector50~2_combout  & (((\Selector50~1_combout  & \Selector51~0_combout )) # (\Selector34~0_combout ))) ) ) ) # ( \Selector50~0_combout  & ( !\Selector50~3_combout  ) ) # ( 
// !\Selector50~0_combout  & ( !\Selector50~3_combout  ) )

	.dataa(!\Selector50~2_combout ),
	.datab(!\Selector34~0_combout ),
	.datac(!\Selector50~1_combout ),
	.datad(!\Selector51~0_combout ),
	.datae(!\Selector50~0_combout ),
	.dataf(!\Selector50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'hFFFFFFFF111F11FF;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N38
dffeas \memaddr_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[2] .is_wysiwyg = "true";
defparam \memaddr_M[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14004801012420882654A0812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~3_combout  = ( !wmemval_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \mem_fwd[15]~65 (
// Equation(s):
// \mem_fwd[15]~65_combout  = ( \mem_fwd[29]~1_combout  & ( \dmem~6_combout  & ( (!dmem_rtl_0_bypass[59]) # ((!\ldmem_M~q  & memaddr_M[15])) ) ) ) # ( !\mem_fwd[29]~1_combout  & ( \dmem~6_combout  & ( (!\ldmem_M~q  & memaddr_M[15]) ) ) ) # ( 
// \mem_fwd[29]~1_combout  & ( !\dmem~6_combout  & ( (!dmem_rtl_0_bypass[60] & ((!dmem_rtl_0_bypass[59]) # ((!\ldmem_M~q  & memaddr_M[15])))) # (dmem_rtl_0_bypass[60] & (!\ldmem_M~q  & (memaddr_M[15]))) ) ) ) # ( !\mem_fwd[29]~1_combout  & ( !\dmem~6_combout 
//  & ( (!\ldmem_M~q  & memaddr_M[15]) ) ) )

	.dataa(!dmem_rtl_0_bypass[60]),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[15]),
	.datad(!dmem_rtl_0_bypass[59]),
	.datae(!\mem_fwd[29]~1_combout ),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~65 .extended_lut = "off";
defparam \mem_fwd[15]~65 .lut_mask = 64'h0C0CAE0C0C0CFF0C;
defparam \mem_fwd[15]~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \mem_fwd[15]~36 (
// Equation(s):
// \mem_fwd[15]~36_combout  = ( \mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) # ( !\mem_fwd[31]~6_combout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[15]~66_combout  & 
// \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )) # (\mem_fwd[15]~65_combout ) ) ) ) # ( \mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) # ( !\mem_fwd[31]~6_combout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ( ((\mem_fwd[15]~66_combout  & \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (\mem_fwd[15]~65_combout ) ) ) )

	.dataa(!\mem_fwd[15]~66_combout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\mem_fwd[15]~65_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datae(!\mem_fwd[31]~6_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~36 .extended_lut = "off";
defparam \mem_fwd[15]~36 .lut_mask = 64'h1F1FFFFF0F5FFFFF;
defparam \mem_fwd[15]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N18
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[2][15]~q  & ( \imem~17_Duplicate_193  & ( (\imem~18_Duplicate_194 ) # (\regs[3][15]~q ) ) ) ) # ( !\regs[2][15]~q  & ( \imem~17_Duplicate_193  & ( (\regs[3][15]~q  & !\imem~18_Duplicate_194 ) ) ) ) # ( \regs[2][15]~q  & ( 
// !\imem~17_Duplicate_193  & ( (!\imem~18_Duplicate_194  & ((\regs[1][15]~q ))) # (\imem~18_Duplicate_194  & (\regs[0][15]~q )) ) ) ) # ( !\regs[2][15]~q  & ( !\imem~17_Duplicate_193  & ( (!\imem~18_Duplicate_194  & ((\regs[1][15]~q ))) # 
// (\imem~18_Duplicate_194  & (\regs[0][15]~q )) ) ) )

	.dataa(!\regs[3][15]~q ),
	.datab(!\imem~18_Duplicate_194 ),
	.datac(!\regs[0][15]~q ),
	.datad(!\regs[1][15]~q ),
	.datae(!\regs[2][15]~q ),
	.dataf(!\imem~17_Duplicate_193 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[15][15]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[12][15]~q )) # (\imem~17_combout  & ((\regs[14][15]~q ))) ) ) ) # ( !\regs[15][15]~q  & ( \imem~18_combout  & ( (!\imem~17_combout  & (\regs[12][15]~q )) # 
// (\imem~17_combout  & ((\regs[14][15]~q ))) ) ) ) # ( \regs[15][15]~q  & ( !\imem~18_combout  & ( (\imem~17_combout ) # (\regs[13][15]~q ) ) ) ) # ( !\regs[15][15]~q  & ( !\imem~18_combout  & ( (\regs[13][15]~q  & !\imem~17_combout ) ) ) )

	.dataa(!\regs[12][15]~q ),
	.datab(!\regs[14][15]~q ),
	.datac(!\regs[13][15]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[15][15]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \Mux48~1_Duplicate (
// Equation(s):
// \Mux48~1_Duplicate_6  = ( \imem~17_combout  & ( \imem~18_combout  & ( \regs[6][15]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~18_combout  & ( \regs[4][15]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~18_combout  & ( \regs[7][15]~q  ) ) ) # ( !\imem~17_combout 
//  & ( !\imem~18_combout  & ( \regs[5][15]~q  ) ) )

	.dataa(!\regs[4][15]~q ),
	.datab(!\regs[5][15]~q ),
	.datac(!\regs[6][15]~q ),
	.datad(!\regs[7][15]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1_Duplicate .extended_lut = "off";
defparam \Mux48~1_Duplicate .lut_mask = 64'h333300FF55550F0F;
defparam \Mux48~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \regs[9][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[10][15]~q  & ( \imem~18_Duplicate_220  & ( (\regs[8][15]~q ) # (\imem~17_Duplicate_218 ) ) ) ) # ( !\regs[10][15]~q  & ( \imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & \regs[8][15]~q ) ) ) ) # ( \regs[10][15]~q  & ( 
// !\imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & (\regs[9][15]~q )) # (\imem~17_Duplicate_218  & ((\regs[11][15]~q ))) ) ) ) # ( !\regs[10][15]~q  & ( !\imem~18_Duplicate_220  & ( (!\imem~17_Duplicate_218  & (\regs[9][15]~q )) # 
// (\imem~17_Duplicate_218  & ((\regs[11][15]~q ))) ) ) )

	.dataa(!\regs[9][15]~q ),
	.datab(!\regs[11][15]~q ),
	.datac(!\imem~17_Duplicate_218 ),
	.datad(!\regs[8][15]~q ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\imem~18_Duplicate_220 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~1_Duplicate_6  & ( \Mux48~2_combout  & ( (!\imem~16_combout  & (((\imem~13_combout ) # (\Mux48~3_combout )))) # (\imem~16_combout  & (((!\imem~13_combout )) # (\Mux48~0_combout ))) ) ) ) # ( !\Mux48~1_Duplicate_6  & ( 
// \Mux48~2_combout  & ( (!\imem~16_combout  & (((\imem~13_combout ) # (\Mux48~3_combout )))) # (\imem~16_combout  & (\Mux48~0_combout  & ((\imem~13_combout )))) ) ) ) # ( \Mux48~1_Duplicate_6  & ( !\Mux48~2_combout  & ( (!\imem~16_combout  & 
// (((\Mux48~3_combout  & !\imem~13_combout )))) # (\imem~16_combout  & (((!\imem~13_combout )) # (\Mux48~0_combout ))) ) ) ) # ( !\Mux48~1_Duplicate_6  & ( !\Mux48~2_combout  & ( (!\imem~16_combout  & (((\Mux48~3_combout  & !\imem~13_combout )))) # 
// (\imem~16_combout  & (\Mux48~0_combout  & ((\imem~13_combout )))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\Mux48~0_combout ),
	.datac(!\Mux48~3_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\Mux48~1_Duplicate_6 ),
	.dataf(!\Mux48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \RTval_D[15]~20 (
// Equation(s):
// \RTval_D[15]~20_combout  = ( \Mux48~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[15]~36_combout )))) # (\rt_match_A~combout  & (((\Selector37~4_combout )))) ) ) # ( !\Mux48~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & ((\mem_fwd[15]~36_combout )))) # (\rt_match_A~combout  & (((\Selector37~4_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Selector37~4_combout ),
	.datad(!\mem_fwd[15]~36_combout ),
	.datae(gnd),
	.dataf(!\Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[15]~20 .extended_lut = "off";
defparam \RTval_D[15]~20 .lut_mask = 64'h052705278DAF8DAF;
defparam \RTval_D[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N38
dffeas \RTreg_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RTval_D[15]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[15] .is_wysiwyg = "true";
defparam \RTreg_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \aluin2_A~19 (
// Equation(s):
// \aluin2_A~19_combout  = ( \aluin2_A[4]_OTERM305  & ( (!\aluin2_A[4]_OTERM307  & (RTreg_A[15])) # (\aluin2_A[4]_OTERM307  & ((\aluin2_A[22]_OTERM931 ))) ) ) # ( !\aluin2_A[4]_OTERM305  & ( (!\aluin2_A[4]_OTERM307  & RTreg_A[15]) ) )

	.dataa(!\aluin2_A[4]_OTERM307 ),
	.datab(gnd),
	.datac(!RTreg_A[15]),
	.datad(!\aluin2_A[22]_OTERM931 ),
	.datae(gnd),
	.dataf(!\aluin2_A[4]_OTERM305 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~19 .extended_lut = "off";
defparam \aluin2_A~19 .lut_mask = 64'h0A0A0A0A0A5F0A5F;
defparam \aluin2_A~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \RSval_D[15]~23 (
// Equation(s):
// \RSval_D[15]~23_combout  = ( \RSval_D[15]~47_combout  & ( (!\RSval_D[15]~46_combout ) # ((!\rs_match_A~_Duplicate_3 ) # ((\Add4~105_sumout  & \Selector31~1_combout ))) ) ) # ( !\RSval_D[15]~47_combout  & ( (\rs_match_A~_Duplicate_3  & 
// ((!\RSval_D[15]~46_combout ) # ((\Add4~105_sumout  & \Selector31~1_combout )))) ) )

	.dataa(!\Add4~105_sumout ),
	.datab(!\RSval_D[15]~46_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\rs_match_A~_Duplicate_3 ),
	.datae(gnd),
	.dataf(!\RSval_D[15]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[15]~23 .extended_lut = "off";
defparam \RSval_D[15]~23 .lut_mask = 64'h00CD00CDFFCDFFCD;
defparam \RSval_D[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N32
dffeas \aluin1_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[15]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( alufunc_A[1] & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin1_A[15]~DUPLICATE_q  $ (\aluin2_A~19_combout )))) ) ) # ( !alufunc_A[1] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin1_A[15]~DUPLICATE_q  & ((!alufunc_A[0]) 
// # (!\aluin2_A~19_combout ))) # (\aluin1_A[15]~DUPLICATE_q  & (!alufunc_A[0] & !\aluin2_A~19_combout )))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\aluin1_A[15]~DUPLICATE_q ),
	.datac(!alufunc_A[0]),
	.datad(!\aluin2_A~19_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h566A566A60906090;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N41
dffeas \pcpred_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[15] .is_wysiwyg = "true";
defparam \pcpred_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N36
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \Selector36~0_combout  & ( ((\Selector34~0_combout  & \Selector37~1_combout )) # (pcpred_A[15]) ) ) # ( !\Selector36~0_combout  & ( (\Selector34~0_combout  & \Selector37~1_combout ) ) )

	.dataa(!\Selector34~0_combout ),
	.datab(gnd),
	.datac(!\Selector37~1_combout ),
	.datad(!pcpred_A[15]),
	.datae(!\Selector36~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h050505FF050505FF;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \ShiftLeft0~4_combout  & ( \ShiftLeft0~3_combout  & ( ((!\aluin2_A~29_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~14_combout )))) # (\aluin2_A~28_combout ) ) ) ) # ( !\ShiftLeft0~4_combout  & 
// ( \ShiftLeft0~3_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~14_combout ))))) # (\aluin2_A~28_combout  & (((\aluin2_A~29_combout )))) ) ) ) # ( \ShiftLeft0~4_combout  
// & ( !\ShiftLeft0~3_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~14_combout ))))) # (\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )))) ) ) ) # ( 
// !\ShiftLeft0~4_combout  & ( !\ShiftLeft0~3_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~13_combout )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~14_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h440C770C443F773F;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N54
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( \ShiftRight0~5_combout  & ( \ShiftLeft0~15_combout  & ( !\Selector37~2_combout  ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~15_combout  & ( (!\Selector37~2_combout  & (((!alufunc_A[0]) # (!\Selector51~0_combout )) # 
// (\aluin2_A~27_combout ))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftLeft0~15_combout  & ( !\Selector37~2_combout  ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftLeft0~15_combout  & ( !\Selector37~2_combout  ) ) )

	.dataa(!\Selector37~2_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Selector51~0_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'hAAAAAAAAAAA2AAAA;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N50
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N42
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( \Add4~105_sumout  & ( ((\Selector31~0_combout  & \Add3~105_sumout )) # (\Selector31~1_combout ) ) ) # ( !\Add4~105_sumout  & ( (\Selector31~0_combout  & \Add3~105_sumout ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(gnd),
	.datac(!\Selector31~1_combout ),
	.datad(!\Add3~105_sumout ),
	.datae(gnd),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \Selector37~5_combout  & ( (\dmem_rtl_0|auto_generated|addrstall_reg_b [0]) # (\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\Selector37~5_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (((\dmem_rtl_0|auto_generated|addrstall_reg_b [0])))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Selector37~3_combout ) # ((\Selector37~0_combout )))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector37~3_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.datae(gnd),
	.dataf(!\Selector37~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h45EF45EF55FF55FF;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N53
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450140BC00C8040000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N55
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \mem_fwd[21]~31 (
// Equation(s):
// \mem_fwd[21]~31_combout  = ( dmem_rtl_0_bypass[71] & ( \dmem~6_combout  ) ) # ( dmem_rtl_0_bypass[71] & ( !\dmem~6_combout  & ( (!dmem_rtl_0_bypass[72]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( !\dmem~6_combout  & ( (dmem_rtl_0_bypass[72] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(!dmem_rtl_0_bypass[72]),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[21]~31 .extended_lut = "off";
defparam \mem_fwd[21]~31 .lut_mask = 64'h001BFF1B0000FFFF;
defparam \mem_fwd[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \mem_fwd[21]~32 (
// Equation(s):
// \mem_fwd[21]~32_combout  = ( \mem_fwd[31]~6_combout  ) # ( !\mem_fwd[31]~6_combout  & ( (!\mem_fwd[29]~1_combout  & (!\ldmem_M~q  & (memaddr_M[21]))) # (\mem_fwd[29]~1_combout  & (((!\ldmem_M~q  & memaddr_M[21])) # (\mem_fwd[21]~31_combout ))) ) )

	.dataa(!\mem_fwd[29]~1_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[21]),
	.datad(!\mem_fwd[21]~31_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[21]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[21]~32 .extended_lut = "off";
defparam \mem_fwd[21]~32 .lut_mask = 64'h0C5D0C5DFFFFFFFF;
defparam \mem_fwd[21]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N21
cyclonev_lcell_comb \RSval_D[21]~6 (
// Equation(s):
// \RSval_D[21]~6_combout  = ( \RSval_D[21]~30_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[21]~32_combout )) # (\rs_match_A~_Duplicate_3  & (((\Selector31~1_combout  & \Add4~73_sumout )))) ) ) ) # ( 
// !\RSval_D[21]~30_combout  & ( \rs_match_M~_Duplicate_2  & ( (\rs_match_A~_Duplicate_3 ) # (\mem_fwd[21]~32_combout ) ) ) ) # ( \RSval_D[21]~30_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\Selector31~1_combout  & (\Add4~73_sumout  & 
// \rs_match_A~_Duplicate_3 )) ) ) ) # ( !\RSval_D[21]~30_combout  & ( !\rs_match_M~_Duplicate_2  ) )

	.dataa(!\mem_fwd[21]~32_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\Add4~73_sumout ),
	.datad(!\rs_match_A~_Duplicate_3 ),
	.datae(!\RSval_D[21]~30_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[21]~6 .extended_lut = "off";
defparam \RSval_D[21]~6 .lut_mask = 64'hFFFF000355FF5503;
defparam \RSval_D[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N22
dffeas \aluin1_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[21]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[21] .is_wysiwyg = "true";
defparam \aluin1_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N39
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \Selector31~6_combout  & ( (!\Add3~73_sumout  & (((\Add4~73_sumout  & \Selector31~1_combout )))) # (\Add3~73_sumout  & (((\Add4~73_sumout  & \Selector31~1_combout )) # (\Selector31~0_combout ))) ) ) # ( !\Selector31~6_combout  )

	.dataa(!\Add3~73_sumout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Add4~73_sumout ),
	.datad(!\Selector31~1_combout ),
	.datae(gnd),
	.dataf(!\Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'hFFFFFFFF111F111F;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \memaddr_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21] .is_wysiwyg = "true";
defparam \memaddr_M[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N15
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !memaddr_M[23] & ( (!memaddr_M[21] & (!\memaddr_M[22]~DUPLICATE_q  & !memaddr_M[20])) ) )

	.dataa(!memaddr_M[21]),
	.datab(!\memaddr_M[22]~DUPLICATE_q ),
	.datac(!memaddr_M[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h8080808000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \wrmem_D~0 (
// Equation(s):
// \wrmem_D~0_combout  = ( wrreg_A_OTERM899 & ( (wrmem_A_OTERM907 & wrmem_A_OTERM909) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wrmem_A_OTERM907),
	.datad(!wrmem_A_OTERM909),
	.datae(gnd),
	.dataf(!wrreg_A_OTERM899),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~0 .extended_lut = "off";
defparam \wrmem_D~0 .lut_mask = 64'h00000000000F000F;
defparam \wrmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \wrmem_M~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \isnop_M~q ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\isnop_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000003030303;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N45
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \MemWE~0_combout  & ( (\WideNor0~1_combout  & (\WideNor0~0_combout  & (\WideNor0~2_combout  & \WideNor0~3_combout ))) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(gnd),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000010001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( \MemWE~combout  & ( !memaddr_M[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h00000000F0F0F0F0;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N47
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000001010420000240008000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y16_N8
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N6
cyclonev_lcell_comb \mem_fwd[16]~63 (
// Equation(s):
// \mem_fwd[16]~63_combout  = ( dmem_rtl_0_bypass[61] & ( \dmem~6_combout  & ( ((!\ldmem_M~q  & memaddr_M[16])) # (\mem_fwd[29]~1_combout ) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( \dmem~6_combout  & ( (!\ldmem_M~q  & memaddr_M[16]) ) ) ) # ( 
// dmem_rtl_0_bypass[61] & ( !\dmem~6_combout  & ( (!\ldmem_M~q  & (((\mem_fwd[29]~1_combout  & !dmem_rtl_0_bypass[62])) # (memaddr_M[16]))) # (\ldmem_M~q  & (\mem_fwd[29]~1_combout  & (!dmem_rtl_0_bypass[62]))) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( 
// !\dmem~6_combout  & ( (!\ldmem_M~q  & memaddr_M[16]) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\mem_fwd[29]~1_combout ),
	.datac(!dmem_rtl_0_bypass[62]),
	.datad(!memaddr_M[16]),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[16]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[16]~63 .extended_lut = "off";
defparam \mem_fwd[16]~63 .lut_mask = 64'h00AA30BA00AA33BB;
defparam \mem_fwd[16]~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N57
cyclonev_lcell_comb \mem_fwd[16]~35 (
// Equation(s):
// \mem_fwd[16]~35_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \mem_fwd[31]~6_combout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \mem_fwd[31]~6_combout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\mem_fwd[31]~6_combout  & ( ((\mem_fwd[16]~64_combout  & \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (\mem_fwd[16]~63_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\mem_fwd[31]~6_combout  & ( 
// ((\mem_fwd[16]~64_combout  & \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\mem_fwd[16]~63_combout ) ) ) )

	.dataa(!\mem_fwd[16]~64_combout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\mem_fwd[16]~63_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[16]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[16]~35 .extended_lut = "off";
defparam \mem_fwd[16]~35 .lut_mask = 64'h1F1F0F5FFFFFFFFF;
defparam \mem_fwd[16]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N6
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[9][16]~q  & ( \imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & (\regs[1][16]~q )) # (\imem~89_Duplicate_168  & ((\regs[5][16]~q ))) ) ) ) # ( !\regs[9][16]~q  & ( \imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168  & 
// (\regs[1][16]~q )) # (\imem~89_Duplicate_168  & ((\regs[5][16]~q ))) ) ) ) # ( \regs[9][16]~q  & ( !\imem~87_Duplicate_166  & ( (!\imem~89_Duplicate_168 ) # (\regs[13][16]~q ) ) ) ) # ( !\regs[9][16]~q  & ( !\imem~87_Duplicate_166  & ( (\regs[13][16]~q  & 
// \imem~89_Duplicate_168 ) ) ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!\imem~89_Duplicate_168 ),
	.datac(!\regs[1][16]~q ),
	.datad(!\regs[5][16]~q ),
	.datae(!\regs[9][16]~q ),
	.dataf(!\imem~87_Duplicate_166 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N51
cyclonev_lcell_comb \imem~89_Duplicate_231 (
// Equation(s):
// \imem~89_Duplicate_232  = ( \imem~70_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_Duplicate_232 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89_Duplicate_231 .extended_lut = "off";
defparam \imem~89_Duplicate_231 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~89_Duplicate_231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N54
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \regs[7][16]~q  & ( \imem~89_Duplicate_232  & ( (\imem~87_combout ) # (\regs[15][16]~q ) ) ) ) # ( !\regs[7][16]~q  & ( \imem~89_Duplicate_232  & ( (\regs[15][16]~q  & !\imem~87_combout ) ) ) ) # ( \regs[7][16]~q  & ( 
// !\imem~89_Duplicate_232  & ( (!\imem~87_combout  & (\regs[11][16]~q )) # (\imem~87_combout  & ((\regs[3][16]~q ))) ) ) ) # ( !\regs[7][16]~q  & ( !\imem~89_Duplicate_232  & ( (!\imem~87_combout  & (\regs[11][16]~q )) # (\imem~87_combout  & 
// ((\regs[3][16]~q ))) ) ) )

	.dataa(!\regs[11][16]~q ),
	.datab(!\regs[15][16]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[3][16]~q ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\imem~89_Duplicate_232 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N22
dffeas \regs[8][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N42
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[4][16]~q  & ( \imem~87_combout  & ( (\imem~89_combout ) # (\regs[0][16]~q ) ) ) ) # ( !\regs[4][16]~q  & ( \imem~87_combout  & ( (\regs[0][16]~q  & !\imem~89_combout ) ) ) ) # ( \regs[4][16]~q  & ( !\imem~87_combout  & ( 
// (!\imem~89_combout  & ((\regs[8][16]~q ))) # (\imem~89_combout  & (\regs[12][16]~q )) ) ) ) # ( !\regs[4][16]~q  & ( !\imem~87_combout  & ( (!\imem~89_combout  & ((\regs[8][16]~q ))) # (\imem~89_combout  & (\regs[12][16]~q )) ) ) )

	.dataa(!\regs[12][16]~q ),
	.datab(!\regs[0][16]~q ),
	.datac(!\imem~89_combout ),
	.datad(!\regs[8][16]~q ),
	.datae(!\regs[4][16]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N54
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \regs[10][16]~q  & ( \imem~89_Duplicate_226  & ( (!\imem~87_combout  & (\regs[14][16]~q )) # (\imem~87_combout  & ((\regs[6][16]~q ))) ) ) ) # ( !\regs[10][16]~q  & ( \imem~89_Duplicate_226  & ( (!\imem~87_combout  & (\regs[14][16]~q 
// )) # (\imem~87_combout  & ((\regs[6][16]~q ))) ) ) ) # ( \regs[10][16]~q  & ( !\imem~89_Duplicate_226  & ( (!\imem~87_combout ) # (\regs[2][16]~q ) ) ) ) # ( !\regs[10][16]~q  & ( !\imem~89_Duplicate_226  & ( (\regs[2][16]~q  & \imem~87_combout ) ) ) )

	.dataa(!\regs[14][16]~q ),
	.datab(!\regs[6][16]~q ),
	.datac(!\regs[2][16]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[10][16]~q ),
	.dataf(!\imem~89_Duplicate_226 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N12
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \imem~135_combout  & ( \Mux15~2_combout  & ( (!\imem~88_Duplicate_200 ) # (\Mux15~3_combout ) ) ) ) # ( !\imem~135_combout  & ( \Mux15~2_combout  & ( (!\imem~88_Duplicate_200  & ((\Mux15~0_combout ))) # (\imem~88_Duplicate_200  & 
// (\Mux15~1_combout )) ) ) ) # ( \imem~135_combout  & ( !\Mux15~2_combout  & ( (\imem~88_Duplicate_200  & \Mux15~3_combout ) ) ) ) # ( !\imem~135_combout  & ( !\Mux15~2_combout  & ( (!\imem~88_Duplicate_200  & ((\Mux15~0_combout ))) # 
// (\imem~88_Duplicate_200  & (\Mux15~1_combout )) ) ) )

	.dataa(!\Mux15~1_combout ),
	.datab(!\imem~88_Duplicate_200 ),
	.datac(!\Mux15~3_combout ),
	.datad(!\Mux15~0_combout ),
	.datae(!\imem~135_combout ),
	.dataf(!\Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N57
cyclonev_lcell_comb \RSval_D[16]~24 (
// Equation(s):
// \RSval_D[16]~24_combout  = ( \Selector36~2_combout  & ( \Mux15~4_combout  & ( ((!\rs_match_M~_Duplicate_2 ) # (\mem_fwd[16]~35_combout )) # (\rs_match_A~_Duplicate_3 ) ) ) ) # ( !\Selector36~2_combout  & ( \Mux15~4_combout  & ( (!\rs_match_A~_Duplicate_3  
// & ((!\rs_match_M~_Duplicate_2 ) # (\mem_fwd[16]~35_combout ))) ) ) ) # ( \Selector36~2_combout  & ( !\Mux15~4_combout  & ( ((\mem_fwd[16]~35_combout  & \rs_match_M~_Duplicate_2 )) # (\rs_match_A~_Duplicate_3 ) ) ) ) # ( !\Selector36~2_combout  & ( 
// !\Mux15~4_combout  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[16]~35_combout  & \rs_match_M~_Duplicate_2 )) ) ) )

	.dataa(!\rs_match_A~_Duplicate_3 ),
	.datab(gnd),
	.datac(!\mem_fwd[16]~35_combout ),
	.datad(!\rs_match_M~_Duplicate_2 ),
	.datae(!\Selector36~2_combout ),
	.dataf(!\Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[16]~24 .extended_lut = "off";
defparam \RSval_D[16]~24 .lut_mask = 64'h000A555FAA0AFF5F;
defparam \RSval_D[16]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N59
dffeas \PC[16]_OTERM101_NEW_REG864 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[16]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]_OTERM101_OTERM865 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]_OTERM101_NEW_REG864 .is_wysiwyg = "true";
defparam \PC[16]_OTERM101_NEW_REG864 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N54
cyclonev_lcell_comb \PC~54 (
// Equation(s):
// \PC~54_combout  = ( \PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~109_sumout  & ( (!\isnop_A~q  & (\PC[16]_OTERM105 )) # (\isnop_A~q  & ((\PC[16]_OTERM103 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~109_sumout  & ( ((\PC[31]_OTERM5~DUPLICATE_q  & 
// \isnop_A~q )) # (\PC[16]_OTERM105 ) ) ) ) # ( \PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~109_sumout  & ( (!\isnop_A~q  & (\PC[16]_OTERM105 )) # (\isnop_A~q  & ((\PC[16]_OTERM103 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~109_sumout  & ( 
// (\PC[16]_OTERM105  & ((!\PC[31]_OTERM5~DUPLICATE_q ) # (!\isnop_A~q ))) ) ) )

	.dataa(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datab(!\PC[16]_OTERM105 ),
	.datac(!\isnop_A~q ),
	.datad(!\PC[16]_OTERM103 ),
	.datae(!\PC[31]_OTERM7~DUPLICATE_q ),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~54 .extended_lut = "off";
defparam \PC~54 .lut_mask = 64'h3232303F3737303F;
defparam \PC~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N45
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \Add2~89_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~110  ))
// \Add0~106  = CARRY(( \Add2~89_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~110  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~89_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N46
dffeas \PC[17]_NEW_REG88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[17]_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17]_NEW_REG88 .is_wysiwyg = "true";
defparam \PC[17]_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N12
cyclonev_lcell_comb \PC~44 (
// Equation(s):
// \PC~44_combout  = ( \stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \PC~45_combout  ) ) ) # ( !\stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \Add2~89_sumout  ) ) ) # ( \stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & ((\PC~45_combout ))) # (\mispred~0_combout  & (pcpred_A[17])) ) ) ) # ( !\stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~89_sumout ))) # (\mispred~0_combout  & (pcpred_A[17])) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!pcpred_A[17]),
	.datac(!\Add2~89_sumout ),
	.datad(!\PC~45_combout ),
	.datae(!\stall~0_Duplicate_16 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~44 .extended_lut = "off";
defparam \PC~44 .lut_mask = 64'h1B1B11BB0F0F00FF;
defparam \PC~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N14
dffeas \PC[17]_NEW_REG92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[17]_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17]_NEW_REG92 .is_wysiwyg = "true";
defparam \PC[17]_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N48
cyclonev_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = ( \PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~105_sumout  & ( (!\isnop_A~q  & ((\PC[17]_OTERM93 ))) # (\isnop_A~q  & (\PC[17]_OTERM89 )) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~105_sumout  & ( ((\PC[31]_OTERM5~DUPLICATE_q  & 
// \isnop_A~q )) # (\PC[17]_OTERM93 ) ) ) ) # ( \PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~105_sumout  & ( (!\isnop_A~q  & ((\PC[17]_OTERM93 ))) # (\isnop_A~q  & (\PC[17]_OTERM89 )) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~105_sumout  & ( 
// (\PC[17]_OTERM93  & ((!\PC[31]_OTERM5~DUPLICATE_q ) # (!\isnop_A~q ))) ) ) )

	.dataa(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datab(!\PC[17]_OTERM89 ),
	.datac(!\isnop_A~q ),
	.datad(!\PC[17]_OTERM93 ),
	.datae(!\PC[31]_OTERM7~DUPLICATE_q ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~45 .extended_lut = "off";
defparam \PC~45 .lut_mask = 64'h00FA03F305FF03F3;
defparam \PC~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N48
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \Add2~109_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~106  ))
// \Add0~118  = CARRY(( \Add2~109_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~106  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~109_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N50
dffeas \PC[18]_NEW_REG82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[18]_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18]_NEW_REG82 .is_wysiwyg = "true";
defparam \PC[18]_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N42
cyclonev_lcell_comb \PC~49 (
// Equation(s):
// \PC~49_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( \PC~50_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( (!\mispred~0_combout  & (\PC~50_combout )) # (\mispred~0_combout  & ((pcpred_A[18]))) ) 
// ) ) # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( \Add2~109_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\Add2~109_sumout ))) # (\mispred~0_combout  & (pcpred_A[18])) ) ) )

	.dataa(!\PC~50_combout ),
	.datab(!pcpred_A[18]),
	.datac(!\mispred~0_combout ),
	.datad(!\Add2~109_sumout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~49 .extended_lut = "off";
defparam \PC~49 .lut_mask = 64'h03F300FF53535555;
defparam \PC~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N44
dffeas \PC[18]_NEW_REG86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[18]_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18]_NEW_REG86 .is_wysiwyg = "true";
defparam \PC[18]_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N48
cyclonev_lcell_comb \PC~50 (
// Equation(s):
// \PC~50_combout  = ( \PC[31]_OTERM5  & ( \Add1~117_sumout  & ( (!\isnop_A~q  & (((\PC[18]_OTERM87 )))) # (\isnop_A~q  & (((!\PC[31]_OTERM7~DUPLICATE_q )) # (\PC[18]_OTERM83 ))) ) ) ) # ( !\PC[31]_OTERM5  & ( \Add1~117_sumout  & ( (!\isnop_A~q  & 
// (((\PC[18]_OTERM87 )))) # (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[18]_OTERM87 ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (\PC[18]_OTERM83 )))) ) ) ) # ( \PC[31]_OTERM5  & ( !\Add1~117_sumout  & ( (!\isnop_A~q  & (((\PC[18]_OTERM87 )))) # 
// (\isnop_A~q  & (\PC[18]_OTERM83  & ((\PC[31]_OTERM7~DUPLICATE_q )))) ) ) ) # ( !\PC[31]_OTERM5  & ( !\Add1~117_sumout  & ( (!\isnop_A~q  & (((\PC[18]_OTERM87 )))) # (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[18]_OTERM87 ))) # 
// (\PC[31]_OTERM7~DUPLICATE_q  & (\PC[18]_OTERM83 )))) ) ) )

	.dataa(!\PC[18]_OTERM83 ),
	.datab(!\PC[18]_OTERM87 ),
	.datac(!\isnop_A~q ),
	.datad(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datae(!\PC[31]_OTERM5 ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~50 .extended_lut = "off";
defparam \PC~50 .lut_mask = 64'h3335303533353F35;
defparam \PC~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N51
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add2~105_sumout  ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add2~105_sumout  ) + ( \Add0~118  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\imem~41_combout ),
	.datae(gnd),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N52
dffeas \PC[19]_NEW_REG76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[19]_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19]_NEW_REG76 .is_wysiwyg = "true";
defparam \PC[19]_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N6
cyclonev_lcell_comb \stall~0_Duplicate_5 (
// Equation(s):
// \stall~0_Duplicate_6  = ( \Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & 
// \rt_match_A~1_combout )) ) ) ) # ( \Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (((!\Equal4~0_combout 
//  & \rt_match_A~1_combout )) # (\rs_match_A~1_combout ))) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\Equal4~0_combout ),
	.datac(!\rs_match_A~1_combout ),
	.datad(!\rt_match_A~1_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_5 .extended_lut = "off";
defparam \stall~0_Duplicate_5 .lut_mask = 64'h0545004400440044;
defparam \stall~0_Duplicate_5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N0
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( \stall~0_Duplicate_6  & ( \Selector52~21_Duplicate_27  & ( \PC~48_combout  ) ) ) # ( !\stall~0_Duplicate_6  & ( \Selector52~21_Duplicate_27  & ( \Add2~105_sumout  ) ) ) # ( \stall~0_Duplicate_6  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~48_combout )) # (\mispred~0_combout  & ((pcpred_A[19]))) ) ) ) # ( !\stall~0_Duplicate_6  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (\Add2~105_sumout )) # (\mispred~0_combout  & ((pcpred_A[19]))) ) ) )

	.dataa(!\Add2~105_sumout ),
	.datab(!\mispred~0_combout ),
	.datac(!\PC~48_combout ),
	.datad(!pcpred_A[19]),
	.datae(!\stall~0_Duplicate_6 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "off";
defparam \PC~47 .lut_mask = 64'h44770C3F55550F0F;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \PC[19]_NEW_REG80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[19]_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19]_NEW_REG80 .is_wysiwyg = "true";
defparam \PC[19]_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N18
cyclonev_lcell_comb \PC~48 (
// Equation(s):
// \PC~48_combout  = ( \PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~113_sumout  & ( (!\isnop_A~q  & ((\PC[19]_OTERM81 ))) # (\isnop_A~q  & (\PC[19]_OTERM77 )) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~113_sumout  & ( ((\isnop_A~q  & 
// \PC[31]_OTERM5~DUPLICATE_q )) # (\PC[19]_OTERM81 ) ) ) ) # ( \PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~113_sumout  & ( (!\isnop_A~q  & ((\PC[19]_OTERM81 ))) # (\isnop_A~q  & (\PC[19]_OTERM77 )) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~113_sumout  & 
// ( (\PC[19]_OTERM81  & ((!\isnop_A~q ) # (!\PC[31]_OTERM5~DUPLICATE_q ))) ) ) )

	.dataa(!\isnop_A~q ),
	.datab(!\PC[19]_OTERM77 ),
	.datac(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datad(!\PC[19]_OTERM81 ),
	.datae(!\PC[31]_OTERM7~DUPLICATE_q ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~48 .extended_lut = "off";
defparam \PC~48 .lut_mask = 64'h00FA11BB05FF11BB;
defparam \PC~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N54
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \Add2~69_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~114  ))
// \Add0~102  = CARRY(( \Add2~69_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~114  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~69_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N56
dffeas \PC[20]_NEW_REG70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]_NEW_REG70 .is_wysiwyg = "true";
defparam \PC[20]_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N6
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( \PC[20]_OTERM71  & ( \Add1~101_sumout  & ( ((\isnop_A~q  & ((\PC[31]_OTERM7~DUPLICATE_q ) # (\PC[31]_OTERM5 )))) # (\PC[20]_OTERM75 ) ) ) ) # ( !\PC[20]_OTERM71  & ( \Add1~101_sumout  & ( (!\isnop_A~q  & (((\PC[20]_OTERM75 )))) # 
// (\isnop_A~q  & (!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[20]_OTERM75 ) # (\PC[31]_OTERM5 )))) ) ) ) # ( \PC[20]_OTERM71  & ( !\Add1~101_sumout  & ( (!\isnop_A~q  & (((\PC[20]_OTERM75 )))) # (\isnop_A~q  & (((!\PC[31]_OTERM5  & \PC[20]_OTERM75 )) # 
// (\PC[31]_OTERM7~DUPLICATE_q ))) ) ) ) # ( !\PC[20]_OTERM71  & ( !\Add1~101_sumout  & ( (\PC[20]_OTERM75  & ((!\isnop_A~q ) # ((!\PC[31]_OTERM5  & !\PC[31]_OTERM7~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\isnop_A~q ),
	.datad(!\PC[20]_OTERM75 ),
	.datae(!\PC[20]_OTERM71 ),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "off";
defparam \PC~43 .lut_mask = 64'h00F803FB04FC07FF;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N57
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \Add2~65_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( \Add2~65_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~102  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~65_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N58
dffeas \PC[21]_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[21]_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21]_NEW_REG64 .is_wysiwyg = "true";
defparam \PC[21]_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N36
cyclonev_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = ( \PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~97_sumout  & ( (!\isnop_A~q  & (\PC[21]_OTERM69 )) # (\isnop_A~q  & ((\PC[21]_OTERM65 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~97_sumout  & ( ((\isnop_A~q  & \PC[31]_OTERM5~DUPLICATE_q 
// )) # (\PC[21]_OTERM69 ) ) ) ) # ( \PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~97_sumout  & ( (!\isnop_A~q  & (\PC[21]_OTERM69 )) # (\isnop_A~q  & ((\PC[21]_OTERM65 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~97_sumout  & ( (\PC[21]_OTERM69  & 
// ((!\isnop_A~q ) # (!\PC[31]_OTERM5~DUPLICATE_q ))) ) ) )

	.dataa(!\isnop_A~q ),
	.datab(!\PC[21]_OTERM69 ),
	.datac(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datad(!\PC[21]_OTERM65 ),
	.datae(!\PC[31]_OTERM7~DUPLICATE_q ),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~41 .extended_lut = "off";
defparam \PC~41 .lut_mask = 64'h3232227737372277;
defparam \PC~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N30
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \Add2~61_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( \Add2~61_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~98  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \PC[22]_NEW_REG58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]_NEW_REG58 .is_wysiwyg = "true";
defparam \PC[22]_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N54
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( \stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \PC~39_combout  ) ) ) # ( !\stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \Add2~61_sumout  ) ) ) # ( \stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~39_combout )) # (\mispred~0_combout  & ((pcpred_A[22]))) ) ) ) # ( !\stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (\Add2~61_sumout )) # (\mispred~0_combout  & ((pcpred_A[22]))) ) ) )

	.dataa(!\PC~39_combout ),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~61_sumout ),
	.datad(!pcpred_A[22]),
	.datae(!\stall~0_Duplicate_4 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "off";
defparam \PC~38 .lut_mask = 64'h0C3F44770F0F5555;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N56
dffeas \PC[22]_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]_NEW_REG62 .is_wysiwyg = "true";
defparam \PC[22]_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N54
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( \Add1~93_sumout  & ( \PC[31]_OTERM5  & ( (!\isnop_A~q  & (((\PC[22]_OTERM63 )))) # (\isnop_A~q  & (((!\PC[31]_OTERM7~DUPLICATE_q )) # (\PC[22]_OTERM59 ))) ) ) ) # ( !\Add1~93_sumout  & ( \PC[31]_OTERM5  & ( (!\isnop_A~q  & 
// (((\PC[22]_OTERM63 )))) # (\isnop_A~q  & (\PC[22]_OTERM59  & ((\PC[31]_OTERM7~DUPLICATE_q )))) ) ) ) # ( \Add1~93_sumout  & ( !\PC[31]_OTERM5  & ( (!\isnop_A~q  & (((\PC[22]_OTERM63 )))) # (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[22]_OTERM63 
// ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (\PC[22]_OTERM59 )))) ) ) ) # ( !\Add1~93_sumout  & ( !\PC[31]_OTERM5  & ( (!\isnop_A~q  & (((\PC[22]_OTERM63 )))) # (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[22]_OTERM63 ))) # (\PC[31]_OTERM7~DUPLICATE_q  
// & (\PC[22]_OTERM59 )))) ) ) )

	.dataa(!\PC[22]_OTERM59 ),
	.datab(!\PC[22]_OTERM63 ),
	.datac(!\isnop_A~q ),
	.datad(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datae(!\Add1~93_sumout ),
	.dataf(!\PC[31]_OTERM5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "off";
defparam \PC~39 .lut_mask = 64'h3335333530353F35;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N33
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \Add2~57_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( \Add2~57_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~94  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~57_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N34
dffeas \PC[23]_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[23]_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23]_NEW_REG52 .is_wysiwyg = "true";
defparam \PC[23]_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N48
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \Add2~57_sumout  & ( \Selector52~21_Duplicate_27  & ( (!\stall~0_Duplicate_4 ) # (\PC~37_combout ) ) ) ) # ( !\Add2~57_sumout  & ( \Selector52~21_Duplicate_27  & ( (\PC~37_combout  & \stall~0_Duplicate_4 ) ) ) ) # ( \Add2~57_sumout  & 
// ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (((!\stall~0_Duplicate_4 ) # (\PC~37_combout )))) # (\mispred~0_combout  & (pcpred_A[23])) ) ) ) # ( !\Add2~57_sumout  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & 
// (((\PC~37_combout  & \stall~0_Duplicate_4 )))) # (\mispred~0_combout  & (pcpred_A[23])) ) ) )

	.dataa(!pcpred_A[23]),
	.datab(!\mispred~0_combout ),
	.datac(!\PC~37_combout ),
	.datad(!\stall~0_Duplicate_4 ),
	.datae(!\Add2~57_sumout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h111DDD1D000FFF0F;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N49
dffeas \PC[23]_NEW_REG56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[23]_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23]_NEW_REG56 .is_wysiwyg = "true";
defparam \PC[23]_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( \Add1~89_sumout  & ( \PC[31]_OTERM7~DUPLICATE_q  & ( (!\isnop_A~q  & ((\PC[23]_OTERM57 ))) # (\isnop_A~q  & (\PC[23]_OTERM53 )) ) ) ) # ( !\Add1~89_sumout  & ( \PC[31]_OTERM7~DUPLICATE_q  & ( (!\isnop_A~q  & ((\PC[23]_OTERM57 ))) # 
// (\isnop_A~q  & (\PC[23]_OTERM53 )) ) ) ) # ( \Add1~89_sumout  & ( !\PC[31]_OTERM7~DUPLICATE_q  & ( ((\isnop_A~q  & \PC[31]_OTERM5 )) # (\PC[23]_OTERM57 ) ) ) ) # ( !\Add1~89_sumout  & ( !\PC[31]_OTERM7~DUPLICATE_q  & ( (\PC[23]_OTERM57  & ((!\isnop_A~q ) 
// # (!\PC[31]_OTERM5 ))) ) ) )

	.dataa(!\PC[23]_OTERM53 ),
	.datab(!\isnop_A~q ),
	.datac(!\PC[23]_OTERM57 ),
	.datad(!\PC[31]_OTERM5 ),
	.datae(!\Add1~89_sumout ),
	.dataf(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'h0F0C0F3F1D1D1D1D;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \Add2~53_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( \Add2~53_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~90  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N37
dffeas \PC[24]_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[24]_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24]_NEW_REG46 .is_wysiwyg = "true";
defparam \PC[24]_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N9
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( \Add1~85_sumout  & ( \PC[31]_OTERM5  & ( (!\isnop_A~q  & (\PC[24]_OTERM51 )) # (\isnop_A~q  & (((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC[24]_OTERM47 )))) ) ) ) # ( !\Add1~85_sumout  & ( \PC[31]_OTERM5  & ( (!\isnop_A~q  & (\PC[24]_OTERM51 
// )) # (\isnop_A~q  & (((\PC[31]_OTERM7~DUPLICATE_q  & \PC[24]_OTERM47 )))) ) ) ) # ( \Add1~85_sumout  & ( !\PC[31]_OTERM5  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[24]_OTERM51 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\isnop_A~q  & (\PC[24]_OTERM51 )) # 
// (\isnop_A~q  & ((\PC[24]_OTERM47 ))))) ) ) ) # ( !\Add1~85_sumout  & ( !\PC[31]_OTERM5  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[24]_OTERM51 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\isnop_A~q  & (\PC[24]_OTERM51 )) # (\isnop_A~q  & ((\PC[24]_OTERM47 ))))) 
// ) ) )

	.dataa(!\PC[24]_OTERM51 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\PC[24]_OTERM47 ),
	.datad(!\isnop_A~q ),
	.datae(!\Add1~85_sumout ),
	.dataf(!\PC[31]_OTERM5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h55475547550355CF;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N39
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \Add2~49_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( \Add2~49_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~86  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~49_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N41
dffeas \PC[25]_NEW_REG40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[25]_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25]_NEW_REG40 .is_wysiwyg = "true";
defparam \PC[25]_NEW_REG40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N18
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \Add1~81_sumout  & ( \PC[31]_OTERM5  & ( (!\isnop_A~q  & (\PC[25]_OTERM45 )) # (\isnop_A~q  & (((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC[25]_OTERM41 )))) ) ) ) # ( !\Add1~81_sumout  & ( \PC[31]_OTERM5  & ( (!\isnop_A~q  & (\PC[25]_OTERM45 
// )) # (\isnop_A~q  & (((\PC[31]_OTERM7~DUPLICATE_q  & \PC[25]_OTERM41 )))) ) ) ) # ( \Add1~81_sumout  & ( !\PC[31]_OTERM5  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[25]_OTERM45 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\isnop_A~q  & (\PC[25]_OTERM45 )) # 
// (\isnop_A~q  & ((\PC[25]_OTERM41 ))))) ) ) ) # ( !\Add1~81_sumout  & ( !\PC[31]_OTERM5  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[25]_OTERM45 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\isnop_A~q  & (\PC[25]_OTERM45 )) # (\isnop_A~q  & ((\PC[25]_OTERM41 ))))) 
// ) ) )

	.dataa(!\PC[25]_OTERM45 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\isnop_A~q ),
	.datad(!\PC[25]_OTERM41 ),
	.datae(!\Add1~81_sumout ),
	.dataf(!\PC[31]_OTERM5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h5457545750535C5F;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N42
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \Add2~45_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( \Add2~45_sumout  ) + ( (!\PC~63_combout  & (!\PC~8_combout  & (!\PC~5_combout  & \imem~41_combout ))) ) + ( \Add0~82  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~8_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N43
dffeas \PC[26]_NEW_REG34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]_NEW_REG34 .is_wysiwyg = "true";
defparam \PC[26]_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N45
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( \PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~77_sumout  & ( (!\isnop_A~q  & (\PC[26]_OTERM39 )) # (\isnop_A~q  & ((\PC[26]_OTERM35 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~77_sumout  & ( ((\isnop_A~q  & \PC[31]_OTERM5 )) # 
// (\PC[26]_OTERM39 ) ) ) ) # ( \PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~77_sumout  & ( (!\isnop_A~q  & (\PC[26]_OTERM39 )) # (\isnop_A~q  & ((\PC[26]_OTERM35 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~77_sumout  & ( (\PC[26]_OTERM39  & 
// ((!\isnop_A~q ) # (!\PC[31]_OTERM5 ))) ) ) )

	.dataa(!\isnop_A~q ),
	.datab(!\PC[31]_OTERM5 ),
	.datac(!\PC[26]_OTERM39 ),
	.datad(!\PC[26]_OTERM35 ),
	.datae(!\PC[31]_OTERM7~DUPLICATE_q ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h0E0E0A5F1F1F0A5F;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N47
dffeas \PC[27]_NEW_REG28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[27]_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27]_NEW_REG28 .is_wysiwyg = "true";
defparam \PC[27]_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N42
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \stall~0_Duplicate_18  & ( \Selector52~21_Duplicate_27  & ( \PC~29_combout  ) ) ) # ( !\stall~0_Duplicate_18  & ( \Selector52~21_Duplicate_27  & ( \Add2~41_sumout  ) ) ) # ( \stall~0_Duplicate_18  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~29_combout )) # (\mispred~0_combout  & ((pcpred_A[27]))) ) ) ) # ( !\stall~0_Duplicate_18  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~41_sumout ))) # (\mispred~0_combout  & (pcpred_A[27])) ) ) )

	.dataa(!\PC~29_combout ),
	.datab(!pcpred_A[27]),
	.datac(!\Add2~41_sumout ),
	.datad(!\mispred~0_combout ),
	.datae(!\stall~0_Duplicate_18 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h0F3355330F0F5555;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N43
dffeas \PC[27]_NEW_REG32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[27]_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27]_NEW_REG32 .is_wysiwyg = "true";
defparam \PC[27]_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N36
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \PC[27]_OTERM33  & ( \Add1~73_sumout  & ( ((!\isnop_A~q ) # (!\PC[31]_OTERM7~DUPLICATE_q )) # (\PC[27]_OTERM29 ) ) ) ) # ( !\PC[27]_OTERM33  & ( \Add1~73_sumout  & ( (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[31]_OTERM5 ))) 
// # (\PC[31]_OTERM7~DUPLICATE_q  & (\PC[27]_OTERM29 )))) ) ) ) # ( \PC[27]_OTERM33  & ( !\Add1~73_sumout  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q  & ((!\PC[31]_OTERM5 ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (\PC[27]_OTERM29 ))) ) ) ) # ( 
// !\PC[27]_OTERM33  & ( !\Add1~73_sumout  & ( (\PC[27]_OTERM29  & (\isnop_A~q  & \PC[31]_OTERM7~DUPLICATE_q )) ) ) )

	.dataa(!\PC[27]_OTERM29 ),
	.datab(!\isnop_A~q ),
	.datac(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datad(!\PC[31]_OTERM5 ),
	.datae(!\PC[27]_OTERM33 ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h0101FDCD0131FDFD;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \pcpred_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[27] .is_wysiwyg = "true";
defparam \pcpred_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \aluin2_A~7_combout  & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[27] $ (alufunc_A[1])))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1])))) ) ) # ( !\aluin2_A~7_combout  & ( (!alufunc_A[0] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (((!aluin1_A[27]) # (!alufunc_A[1]))))) # (alufunc_A[0] & (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[27])))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[0]),
	.datac(!aluin1_A[27]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\aluin2_A~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h564856486A846A84;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N30
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Selector25~1_combout  & ( ((\Selector36~0_combout  & pcpred_A[27])) # (\Selector34~0_combout ) ) ) # ( !\Selector25~1_combout  & ( (\Selector36~0_combout  & pcpred_A[27]) ) )

	.dataa(gnd),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector34~0_combout ),
	.datad(!pcpred_A[27]),
	.datae(gnd),
	.dataf(!\Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h003300330F3F0F3F;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[24]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( \aluin1_A[26]~DUPLICATE_q  ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  
// & ( aluin1_A[25] ) ) ) # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[27] ) ) )

	.dataa(!aluin1_A[27]),
	.datab(!\aluin1_A[24]~DUPLICATE_q ),
	.datac(!\aluin1_A[26]~DUPLICATE_q ),
	.datad(!aluin1_A[25]),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[20] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[21] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[22] ) ) ) # ( 
// !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[23] ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[22]),
	.datad(!aluin1_A[20]),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h55550F0F333300FF;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N36
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[16] ) ) ) # ( !\aluin2_A~31_combout  & ( \aluin2_A~30_combout  & ( aluin1_A[17] ) ) ) # ( \aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( 
// \aluin1_A[18]~DUPLICATE_q  ) ) ) # ( !\aluin2_A~31_combout  & ( !\aluin2_A~30_combout  & ( aluin1_A[19] ) ) )

	.dataa(!aluin1_A[19]),
	.datab(!aluin1_A[17]),
	.datac(!aluin1_A[16]),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(!\aluin2_A~31_combout ),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~18_combout  & ( \ShiftLeft0~19_combout  & ( (!\aluin2_A~28_combout  & (((\ShiftLeft0~17_combout )) # (\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ) # ((\ShiftLeft0~13_combout )))) ) ) 
// ) # ( !\ShiftLeft0~18_combout  & ( \ShiftLeft0~19_combout  & ( (!\aluin2_A~28_combout  & (!\aluin2_A~29_combout  & (\ShiftLeft0~17_combout ))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ) # ((\ShiftLeft0~13_combout )))) ) ) ) # ( 
// \ShiftLeft0~18_combout  & ( !\ShiftLeft0~19_combout  & ( (!\aluin2_A~28_combout  & (((\ShiftLeft0~17_combout )) # (\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & (\aluin2_A~29_combout  & ((\ShiftLeft0~13_combout )))) ) ) ) # ( !\ShiftLeft0~18_combout 
//  & ( !\ShiftLeft0~19_combout  & ( (!\aluin2_A~28_combout  & (!\aluin2_A~29_combout  & (\ShiftLeft0~17_combout ))) # (\aluin2_A~28_combout  & (\aluin2_A~29_combout  & ((\ShiftLeft0~13_combout )))) ) ) )

	.dataa(!\aluin2_A~28_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\ShiftLeft0~17_combout ),
	.datad(!\ShiftLeft0~13_combout ),
	.datae(!\ShiftLeft0~18_combout ),
	.dataf(!\ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N24
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( \ShiftLeft0~45_combout  & ( \ShiftRight0~5_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & !alufunc_A[0]) ) ) ) # ( !\ShiftLeft0~45_combout  & ( \ShiftRight0~5_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & !alufunc_A[0]) ) ) ) # ( 
// \ShiftLeft0~45_combout  & ( !\ShiftRight0~5_combout  & ( (!alufunc_A[0] & (\aluin1_A[31]~DUPLICATE_q )) # (alufunc_A[0] & (((\aluin2_A~27_combout ) # (\ShiftLeft0~46_combout )))) ) ) ) # ( !\ShiftLeft0~45_combout  & ( !\ShiftRight0~5_combout  & ( 
// (!alufunc_A[0] & (\aluin1_A[31]~DUPLICATE_q )) # (alufunc_A[0] & (((\ShiftLeft0~46_combout  & !\aluin2_A~27_combout )))) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftLeft0~46_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\ShiftLeft0~45_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'h4744477744444444;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \Selector25~5 (
// Equation(s):
// \Selector25~5_combout  = ( \Selector25~0_combout  & ( (\Selector51~0_combout  & (((alufunc_A[0] & \Selector25~4_combout )) # (\ShiftRight0~20_combout ))) ) ) # ( !\Selector25~0_combout  & ( (\Selector51~0_combout  & \Selector25~4_combout ) ) )

	.dataa(!\Selector51~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector25~4_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(gnd),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~5 .extended_lut = "off";
defparam \Selector25~5 .lut_mask = 64'h0505050501550155;
defparam \Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N51
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( \Add3~49_sumout  & ( \Selector25~5_combout  ) ) # ( !\Add3~49_sumout  & ( \Selector25~5_combout  ) ) # ( \Add3~49_sumout  & ( !\Selector25~5_combout  & ( (((\Selector31~1_combout  & \Add4~49_sumout )) # (\Selector25~2_combout )) 
// # (\Selector31~0_combout ) ) ) ) # ( !\Add3~49_sumout  & ( !\Selector25~5_combout  & ( ((\Selector31~1_combout  & \Add4~49_sumout )) # (\Selector25~2_combout ) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\Selector25~2_combout ),
	.datad(!\Add4~49_sumout ),
	.datae(!\Add3~49_sumout ),
	.dataf(!\Selector25~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h0F3F5F7FFFFFFFFF;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N49
dffeas \memaddr_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27] .is_wysiwyg = "true";
defparam \memaddr_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !\memaddr_M[26]~DUPLICATE_q  & ( !memaddr_M[30] & ( (!memaddr_M[27] & !memaddr_M[31]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[27]),
	.datad(!memaddr_M[31]),
	.datae(!\memaddr_M[26]~DUPLICATE_q ),
	.dataf(!memaddr_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hF000000000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N42
cyclonev_lcell_comb \mem_fwd[29]~1 (
// Equation(s):
// \mem_fwd[29]~1_combout  = ( \WideNor0~2_combout  & ( (\WideNor0~1_combout  & (\WideNor0~0_combout  & (\WideNor0~3_combout  & \ldmem_M~q ))) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\WideNor0~3_combout ),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[29]~1 .extended_lut = "off";
defparam \mem_fwd[29]~1 .lut_mask = 64'h0000000000010001;
defparam \mem_fwd[29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N44
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N42
cyclonev_lcell_comb \mem_fwd[20]~56 (
// Equation(s):
// \mem_fwd[20]~56_combout  = ( dmem_rtl_0_bypass[69] & ( \dmem~6_combout  & ( ((!\ldmem_M~q  & memaddr_M[20])) # (\mem_fwd[29]~1_combout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \dmem~6_combout  & ( (!\ldmem_M~q  & memaddr_M[20]) ) ) ) # ( 
// dmem_rtl_0_bypass[69] & ( !\dmem~6_combout  & ( (!dmem_rtl_0_bypass[70] & (((!\ldmem_M~q  & memaddr_M[20])) # (\mem_fwd[29]~1_combout ))) # (dmem_rtl_0_bypass[70] & (((!\ldmem_M~q  & memaddr_M[20])))) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( !\dmem~6_combout  
// & ( (!\ldmem_M~q  & memaddr_M[20]) ) ) )

	.dataa(!dmem_rtl_0_bypass[70]),
	.datab(!\mem_fwd[29]~1_combout ),
	.datac(!\ldmem_M~q ),
	.datad(!memaddr_M[20]),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[20]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[20]~56 .extended_lut = "off";
defparam \mem_fwd[20]~56 .lut_mask = 64'h00F022F200F033F3;
defparam \mem_fwd[20]~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001291450541BC21C88D0000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N48
cyclonev_lcell_comb \mem_fwd[20]~103 (
// Equation(s):
// \mem_fwd[20]~103_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((dmem_rtl_0_bypass[70] & (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & (\mem_fwd[29]~1_combout  & !\dmem~6_combout )))) # (\mem_fwd[20]~56_combout ) ) ) # ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((dmem_rtl_0_bypass[70] & (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & (\mem_fwd[29]~1_combout  & !\dmem~6_combout )))) # (\mem_fwd[20]~56_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[70]),
	.datab(!\mem_fwd[20]~56_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\mem_fwd[29]~1_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~6_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[20]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[20]~103 .extended_lut = "on";
defparam \mem_fwd[20]~103 .lut_mask = 64'h3337333733333333;
defparam \mem_fwd[20]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \RSval_D[20]~28 (
// Equation(s):
// \RSval_D[20]~28_combout  = ( \rs_match_M~_Duplicate_2  & ( \rs_match_A~_Duplicate_3  & ( (!\RSval_D[20]~32_combout ) # ((\Add4~77_sumout  & \Selector31~1_combout )) ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( \rs_match_A~_Duplicate_3  & ( 
// (!\RSval_D[20]~32_combout ) # ((\Add4~77_sumout  & \Selector31~1_combout )) ) ) ) # ( \rs_match_M~_Duplicate_2  & ( !\rs_match_A~_Duplicate_3  & ( \mem_fwd[20]~103_combout  ) ) ) # ( !\rs_match_M~_Duplicate_2  & ( !\rs_match_A~_Duplicate_3  & ( 
// !\RSval_D[20]~32_combout  ) ) )

	.dataa(!\mem_fwd[20]~103_combout ),
	.datab(!\Add4~77_sumout ),
	.datac(!\RSval_D[20]~32_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(!\rs_match_M~_Duplicate_2 ),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[20]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[20]~28 .extended_lut = "off";
defparam \RSval_D[20]~28 .lut_mask = 64'hF0F05555F0F3F0F3;
defparam \RSval_D[20]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N20
dffeas \aluin1_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[20]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20] .is_wysiwyg = "true";
defparam \aluin1_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \ShiftLeft0~18_Duplicate (
// Equation(s):
// \ShiftLeft0~18_Duplicate_65  = ( \aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[20] ) ) ) # ( !\aluin2_A~30_combout  & ( \aluin2_A~31_combout  & ( aluin1_A[22] ) ) ) # ( \aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( aluin1_A[21] ) ) ) 
// # ( !\aluin2_A~30_combout  & ( !\aluin2_A~31_combout  & ( \aluin1_A[23]~DUPLICATE_q  ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!aluin1_A[21]),
	.datac(!aluin1_A[22]),
	.datad(!\aluin1_A[23]~DUPLICATE_q ),
	.datae(!\aluin2_A~30_combout ),
	.dataf(!\aluin2_A~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_Duplicate_65 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18_Duplicate .extended_lut = "off";
defparam \ShiftLeft0~18_Duplicate .lut_mask = 64'h00FF33330F0F5555;
defparam \ShiftLeft0~18_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( aluin1_A[29] & ( \aluin2_A~30_combout  & ( (!\aluin2_A~31_combout ) # (aluin1_A[28]) ) ) ) # ( !aluin1_A[29] & ( \aluin2_A~30_combout  & ( (\aluin2_A~31_combout  & aluin1_A[28]) ) ) ) # ( aluin1_A[29] & ( !\aluin2_A~30_combout  
// & ( (!\aluin2_A~31_combout  & (\aluin1_A[31]~DUPLICATE_q )) # (\aluin2_A~31_combout  & ((aluin1_A[30]))) ) ) ) # ( !aluin1_A[29] & ( !\aluin2_A~30_combout  & ( (!\aluin2_A~31_combout  & (\aluin1_A[31]~DUPLICATE_q )) # (\aluin2_A~31_combout  & 
// ((aluin1_A[30]))) ) ) )

	.dataa(!\aluin2_A~31_combout ),
	.datab(!\aluin1_A[31]~DUPLICATE_q ),
	.datac(!aluin1_A[30]),
	.datad(!aluin1_A[28]),
	.datae(!aluin1_A[29]),
	.dataf(!\aluin2_A~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h272727270055AAFF;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~17_combout  & ( \ShiftLeft0~16_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & (\ShiftLeft0~18_Duplicate_65 )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~19_Duplicate_64 )))) ) ) ) # ( 
// !\ShiftLeft0~17_combout  & ( \ShiftLeft0~16_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~18_Duplicate_65 )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~19_Duplicate_64 
// ))))) ) ) ) # ( \ShiftLeft0~17_combout  & ( !\ShiftLeft0~16_combout  & ( (!\aluin2_A~28_combout  & (((\aluin2_A~29_combout )))) # (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~18_Duplicate_65 )) # (\aluin2_A~29_combout  & 
// ((\ShiftLeft0~19_Duplicate_64 ))))) ) ) ) # ( !\ShiftLeft0~17_combout  & ( !\ShiftLeft0~16_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & (\ShiftLeft0~18_Duplicate_65 )) # (\aluin2_A~29_combout  & ((\ShiftLeft0~19_Duplicate_64 ))))) ) ) 
// )

	.dataa(!\ShiftLeft0~18_Duplicate_65 ),
	.datab(!\ShiftLeft0~19_Duplicate_64 ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftLeft0~17_combout ),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h050305F3F503F5F3;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \Add2~25_sumout  ) + ( (!\PC~63_combout  & (!\PC~5_combout  & (!\PC~8_combout  & \imem~41_combout ))) ) + ( \Add0~62  ))

	.dataa(!\PC~63_combout ),
	.datab(!\PC~5_combout ),
	.datac(!\PC~8_combout ),
	.datad(!\Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N58
dffeas \PC[31]_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]_NEW_REG0 .is_wysiwyg = "true";
defparam \PC[31]_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N30
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \PC~21_combout  ) ) ) # ( !\stall~0_Duplicate_4  & ( \Selector52~21_Duplicate_27  & ( \Add2~25_sumout  ) ) ) # ( \stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & ((\PC~21_combout ))) # (\mispred~0_combout  & (pcpred_A[31])) ) ) ) # ( !\stall~0_Duplicate_4  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~25_sumout ))) # (\mispred~0_combout  & (pcpred_A[31])) ) ) )

	.dataa(!pcpred_A[31]),
	.datab(!\mispred~0_combout ),
	.datac(!\PC~21_combout ),
	.datad(!\Add2~25_sumout ),
	.datae(!\stall~0_Duplicate_4 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h11DD1D1D00FF0F0F;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N32
dffeas \PC[31]_NEW_REG8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]_NEW_REG8 .is_wysiwyg = "true";
defparam \PC[31]_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \PC[30]_OTERM13_NEW_REG786 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[31]~58_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM13_OTERM787 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_OTERM13_NEW_REG786 .is_wysiwyg = "true";
defparam \PC[30]_OTERM13_NEW_REG786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N27
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \PC[30]_OTERM13_OTERM787  ) + ( (!\PC[30]_OTERM13_OTERM877~DUPLICATE_q  & (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM875  & \PC[30]_OTERM13_OTERM791 ))) ) + ( \Add1~62  ))

	.dataa(!\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.datab(!\PC[30]_OTERM13_OTERM879 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC[30]_OTERM13_OTERM787 ),
	.datae(gnd),
	.dataf(!\PC[30]_OTERM13_OTERM791 ),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N12
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~57_sumout  & ( (!\isnop_A~q  & ((\PC[31]_OTERM9 ))) # (\isnop_A~q  & (\PC[31]_OTERM1 )) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~57_sumout  & ( ((\PC[31]_OTERM5~DUPLICATE_q  & \isnop_A~q )) 
// # (\PC[31]_OTERM9 ) ) ) ) # ( \PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~57_sumout  & ( (!\isnop_A~q  & ((\PC[31]_OTERM9 ))) # (\isnop_A~q  & (\PC[31]_OTERM1 )) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~57_sumout  & ( (\PC[31]_OTERM9  & 
// ((!\PC[31]_OTERM5~DUPLICATE_q ) # (!\isnop_A~q ))) ) ) )

	.dataa(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datab(!\PC[31]_OTERM1 ),
	.datac(!\isnop_A~q ),
	.datad(!\PC[31]_OTERM9 ),
	.datae(!\PC[31]_OTERM7~DUPLICATE_q ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h00FA03F305FF03F3;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N27
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \PC~21_combout  ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \pcpred_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[31] .is_wysiwyg = "true";
defparam \pcpred_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N45
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[0] & ((!\alufunc_A[1]~DUPLICATE_q  & ((!\aluin2_A~3_combout ) # (!\aluin1_A[31]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!\aluin2_A~3_combout  $ (\aluin1_A[31]~DUPLICATE_q ))))) 
// # (alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & (!\aluin2_A~3_combout  & !\aluin1_A[31]~DUPLICATE_q ))) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( (!\aluin2_A~3_combout  & (\aluin1_A[31]~DUPLICATE_q  & (!alufunc_A[0] $ (!\alufunc_A[1]~DUPLICATE_q )))) # 
// (\aluin2_A~3_combout  & (!\alufunc_A[1]~DUPLICATE_q  $ (((!alufunc_A[0] & !\aluin1_A[31]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\aluin2_A~3_combout ),
	.datad(!\aluin1_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h066C066CE882E882;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( !\Selector21~3_combout  & ( \Selector21~2_combout  & ( (!\Selector34~0_combout  & ((!\Selector36~0_combout ) # (!pcpred_A[31]))) ) ) ) # ( !\Selector21~3_combout  & ( !\Selector21~2_combout  & ( (!\Selector36~0_combout ) # 
// (!pcpred_A[31]) ) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!pcpred_A[31]),
	.datac(!\Selector34~0_combout ),
	.datad(gnd),
	.datae(!\Selector21~3_combout ),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'hEEEE0000E0E00000;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = ( \Selector21~4_combout  & ( (!\Selector21~1_combout ) # ((!\aluin2_A~27_combout  & (!\ShiftLeft0~20_combout )) # (\aluin2_A~27_combout  & ((!\ShiftLeft0~15_combout )))) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\Selector21~1_combout ),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\Selector21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~5 .extended_lut = "off";
defparam \Selector21~5 .lut_mask = 64'h00000000FBF8FBF8;
defparam \Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb \RSval_D[31]~36 (
// Equation(s):
// \RSval_D[31]~36_combout  = ( \Selector21~5_combout  & ( \Add3~33_sumout  & ( \Selector31~0_combout  ) ) ) # ( !\Selector21~5_combout  & ( \Add3~33_sumout  ) ) # ( !\Selector21~5_combout  & ( !\Add3~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector31~0_combout ),
	.datad(gnd),
	.datae(!\Selector21~5_combout ),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[31]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[31]~36 .extended_lut = "off";
defparam \RSval_D[31]~36 .lut_mask = 64'hFFFF0000FFFF0F0F;
defparam \RSval_D[31]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \Mux0~1_Duplicate (
// Equation(s):
// \Mux0~1_Duplicate_6  = ( \regs[5][31]~q  & ( \imem~88_combout  & ( (!\imem~135_combout ) # (\regs[7][31]~q ) ) ) ) # ( !\regs[5][31]~q  & ( \imem~88_combout  & ( (\imem~135_combout  & \regs[7][31]~q ) ) ) ) # ( \regs[5][31]~q  & ( !\imem~88_combout  & ( 
// (!\imem~135_combout  & (\regs[4][31]~q )) # (\imem~135_combout  & ((\regs[6][31]~q ))) ) ) ) # ( !\regs[5][31]~q  & ( !\imem~88_combout  & ( (!\imem~135_combout  & (\regs[4][31]~q )) # (\imem~135_combout  & ((\regs[6][31]~q ))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\regs[7][31]~q ),
	.datac(!\regs[4][31]~q ),
	.datad(!\regs[6][31]~q ),
	.datae(!\regs[5][31]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1_Duplicate .extended_lut = "off";
defparam \Mux0~1_Duplicate .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux0~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \Mux0~0_Duplicate (
// Equation(s):
// \Mux0~0_Duplicate_5  = ( \imem~135_combout  & ( \imem~88_Duplicate_170  & ( \regs[3][31]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_170  & ( \regs[1][31]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_170  & ( \regs[2][31]~q  ) ) ) # 
// ( !\imem~135_combout  & ( !\imem~88_Duplicate_170  & ( \regs[0][31]~q  ) ) )

	.dataa(!\regs[0][31]~q ),
	.datab(!\regs[1][31]~q ),
	.datac(!\regs[2][31]~q ),
	.datad(!\regs[3][31]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0_Duplicate .extended_lut = "off";
defparam \Mux0~0_Duplicate .lut_mask = 64'h55550F0F333300FF;
defparam \Mux0~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \regs[11][31]~q  & ( \imem~88_combout  & ( (\imem~135_combout ) # (\regs[9][31]~q ) ) ) ) # ( !\regs[11][31]~q  & ( \imem~88_combout  & ( (\regs[9][31]~q  & !\imem~135_combout ) ) ) ) # ( \regs[11][31]~q  & ( !\imem~88_combout  & ( 
// (!\imem~135_combout  & ((\regs[8][31]~q ))) # (\imem~135_combout  & (\regs[10][31]~q )) ) ) ) # ( !\regs[11][31]~q  & ( !\imem~88_combout  & ( (!\imem~135_combout  & ((\regs[8][31]~q ))) # (\imem~135_combout  & (\regs[10][31]~q )) ) ) )

	.dataa(!\regs[10][31]~q ),
	.datab(!\regs[9][31]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\regs[8][31]~q ),
	.datae(!\regs[11][31]~q ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \imem~135_combout  & ( \imem~88_combout  & ( \regs[15][31]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_combout  & ( \regs[13][31]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_combout  & ( \regs[14][31]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_combout  & ( \regs[12][31]~q  ) ) )

	.dataa(!\regs[15][31]~q ),
	.datab(!\regs[14][31]~q ),
	.datac(!\regs[12][31]~q ),
	.datad(!\regs[13][31]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \RSval_D[31]~35 (
// Equation(s):
// \RSval_D[31]~35_combout  = ( \Mux0~2_combout  & ( \Mux0~3_combout  & ( (!\imem~87_combout ) # ((!\imem~89_combout  & ((\Mux0~0_Duplicate_5 ))) # (\imem~89_combout  & (\Mux0~1_Duplicate_6 ))) ) ) ) # ( !\Mux0~2_combout  & ( \Mux0~3_combout  & ( 
// (!\imem~87_combout  & (\imem~89_combout )) # (\imem~87_combout  & ((!\imem~89_combout  & ((\Mux0~0_Duplicate_5 ))) # (\imem~89_combout  & (\Mux0~1_Duplicate_6 )))) ) ) ) # ( \Mux0~2_combout  & ( !\Mux0~3_combout  & ( (!\imem~87_combout  & 
// (!\imem~89_combout )) # (\imem~87_combout  & ((!\imem~89_combout  & ((\Mux0~0_Duplicate_5 ))) # (\imem~89_combout  & (\Mux0~1_Duplicate_6 )))) ) ) ) # ( !\Mux0~2_combout  & ( !\Mux0~3_combout  & ( (\imem~87_combout  & ((!\imem~89_combout  & 
// ((\Mux0~0_Duplicate_5 ))) # (\imem~89_combout  & (\Mux0~1_Duplicate_6 )))) ) ) )

	.dataa(!\imem~87_combout ),
	.datab(!\imem~89_combout ),
	.datac(!\Mux0~1_Duplicate_6 ),
	.datad(!\Mux0~0_Duplicate_5 ),
	.datae(!\Mux0~2_combout ),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[31]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[31]~35 .extended_lut = "off";
defparam \RSval_D[31]~35 .lut_mask = 64'h014589CD2367ABEF;
defparam \RSval_D[31]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \RSval_D[31]~58 (
// Equation(s):
// \RSval_D[31]~58_combout  = ( !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & ((((\RSval_D[31]~35_combout ))))) # (\rs_match_A~_Duplicate_3  & (((\Selector31~1_combout  & ((\Add4~33_sumout )))) # (\RSval_D[31]~36_combout ))) ) ) # ( 
// \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & ((((\mem_fwd[31]~7_combout ))))) # (\rs_match_A~_Duplicate_3  & (((\Selector31~1_combout  & ((\Add4~33_sumout )))) # (\RSval_D[31]~36_combout ))) ) )

	.dataa(!\RSval_D[31]~36_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\mem_fwd[31]~7_combout ),
	.datad(!\Add4~33_sumout ),
	.datae(!\rs_match_M~_Duplicate_2 ),
	.dataf(!\rs_match_A~_Duplicate_3 ),
	.datag(!\RSval_D[31]~35_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[31]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[31]~58 .extended_lut = "on";
defparam \RSval_D[31]~58 .lut_mask = 64'h0F0F0F0F55775577;
defparam \RSval_D[31]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N44
dffeas \aluin1_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[31]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( \ShiftLeft0~2_combout  & ( (!alufunc_A[0] & (((\aluin1_A[31]~DUPLICATE_q  & \ShiftRight0~5_combout )))) # (alufunc_A[0] & (!\aluin2_A~27_combout  & ((!\ShiftRight0~5_combout )))) ) ) # ( !\ShiftLeft0~2_combout  & ( 
// (!alufunc_A[0] & (\aluin1_A[31]~DUPLICATE_q  & \ShiftRight0~5_combout )) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h000C000C220C220C;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \ShiftRight0~13_combout  & ( \ShiftRight0~10_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftRight0~12_combout ))) # (\aluin2_A~29_combout  & (((\ShiftRight0~11_combout ) # (\aluin2_A~28_combout 
// )))) ) ) ) # ( !\ShiftRight0~13_combout  & ( \ShiftRight0~10_combout  & ( (!\aluin2_A~29_combout  & (((!\aluin2_A~28_combout )) # (\ShiftRight0~12_combout ))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout  & \ShiftRight0~11_combout )))) ) ) ) # ( 
// \ShiftRight0~13_combout  & ( !\ShiftRight0~10_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~12_combout  & (\aluin2_A~28_combout ))) # (\aluin2_A~29_combout  & (((\ShiftRight0~11_combout ) # (\aluin2_A~28_combout )))) ) ) ) # ( 
// !\ShiftRight0~13_combout  & ( !\ShiftRight0~10_combout  & ( (!\aluin2_A~29_combout  & (\ShiftRight0~12_combout  & (\aluin2_A~28_combout ))) # (\aluin2_A~29_combout  & (((!\aluin2_A~28_combout  & \ShiftRight0~11_combout )))) ) ) )

	.dataa(!\ShiftRight0~12_combout ),
	.datab(!\aluin2_A~29_combout ),
	.datac(!\aluin2_A~28_combout ),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\ShiftRight0~13_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h04340737C4F4C7F7;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N27
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( \ShiftRight0~9_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~5_combout  & ((\ShiftRight0~14_combout ) # (\aluin2_A~27_combout )))) ) ) # ( !\ShiftRight0~9_combout  & ( (!\aluin2_A~27_combout  & (!alufunc_A[0] & 
// (\ShiftRight0~14_combout  & !\ShiftRight0~5_combout ))) ) )

	.dataa(!\aluin2_A~27_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\ShiftRight0~14_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'h080008004C004C00;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \pcpred_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[5] .is_wysiwyg = "true";
defparam \pcpred_A[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N48
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( aluin1_A[5] & ( (!alufunc_A[0] & (!alufunc_A[1] $ (!\aluin2_A~2_combout  $ (\alufunc_A[3]~DUPLICATE_q )))) # (alufunc_A[0] & (!alufunc_A[1] & ((!\alufunc_A[3]~DUPLICATE_q )))) ) ) # ( !aluin1_A[5] & ( (!alufunc_A[0] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[1]) # (!\aluin2_A~2_combout ))))) # (alufunc_A[0] & (!alufunc_A[1] & (!\aluin2_A~2_combout  $ (!\alufunc_A[3]~DUPLICATE_q )))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!\aluin2_A~2_combout ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N33
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( \Selector47~2_combout  & ( (!alufunc_A[5] & (\Selector48~0_combout  & ((pcpred_A[5])))) # (alufunc_A[5] & (((\Selector48~0_combout  & pcpred_A[5])) # (alufunc_A[2]))) ) ) # ( !\Selector47~2_combout  & ( (\Selector48~0_combout  & 
// pcpred_A[5]) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector48~0_combout ),
	.datac(!alufunc_A[2]),
	.datad(!pcpred_A[5]),
	.datae(gnd),
	.dataf(!\Selector47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'h0033003305370537;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N18
cyclonev_lcell_comb \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = ( \Selector30~0_combout  & ( \Add4~1_sumout  & ( (!\alufunc_A[3]~DUPLICATE_q  & (!\Selector47~3_combout  & !\Add3~1_sumout )) ) ) ) # ( !\Selector30~0_combout  & ( \Add4~1_sumout  & ( !\Selector47~3_combout  ) ) ) # ( 
// \Selector30~0_combout  & ( !\Add4~1_sumout  & ( (!\Selector47~3_combout  & ((!\Add3~1_sumout ) # (\alufunc_A[3]~DUPLICATE_q ))) ) ) ) # ( !\Selector30~0_combout  & ( !\Add4~1_sumout  & ( !\Selector47~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\Selector47~3_combout ),
	.datad(!\Add3~1_sumout ),
	.datae(!\Selector30~0_combout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~4 .extended_lut = "off";
defparam \Selector47~4 .lut_mask = 64'hF0F0F030F0F0C000;
defparam \Selector47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N48
cyclonev_lcell_comb \Selector47~5 (
// Equation(s):
// \Selector47~5_combout  = ( \Selector47~4_combout  & ( (\Selector51~0_combout  & ((\Selector47~1_combout ) # (\Selector47~0_combout ))) ) ) # ( !\Selector47~4_combout  & ( (!alufunc_A[4]) # ((\Selector51~0_combout  & ((\Selector47~1_combout ) # 
// (\Selector47~0_combout )))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!\Selector51~0_combout ),
	.datac(!\Selector47~0_combout ),
	.datad(!\Selector47~1_combout ),
	.datae(gnd),
	.dataf(!\Selector47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~5 .extended_lut = "off";
defparam \Selector47~5 .lut_mask = 64'hABBBABBB03330333;
defparam \Selector47~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N2
dffeas \memaddr_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector47~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5] .is_wysiwyg = "true";
defparam \memaddr_M[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N12
cyclonev_lcell_comb \Equal9~7 (
// Equation(s):
// \Equal9~7_combout  = ( !memaddr_M[5] & ( memaddr_M[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~7 .extended_lut = "off";
defparam \Equal9~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Equal9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N12
cyclonev_lcell_comb \mem_fwd[6]~9 (
// Equation(s):
// \mem_fwd[6]~9_combout  = ( !\ldmem_M~q  & ( !memaddr_M[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~9 .extended_lut = "off";
defparam \mem_fwd[6]~9 .lut_mask = 64'hF0F0F0F000000000;
defparam \mem_fwd[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N54
cyclonev_lcell_comb \mem_fwd[6]~10 (
// Equation(s):
// \mem_fwd[6]~10_combout  = ( !\mem_fwd[6]~9_combout  & ( \SW[6]~input_o  & ( (!\mem_fwd[3]~2_combout ) # ((memaddr_M[4] & (\Equal9~7_combout  & \Equal9~6_combout ))) ) ) ) # ( !\mem_fwd[6]~9_combout  & ( !\SW[6]~input_o  & ( !\mem_fwd[3]~2_combout  ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal9~7_combout ),
	.datac(!\Equal9~6_combout ),
	.datad(!\mem_fwd[3]~2_combout ),
	.datae(!\mem_fwd[6]~9_combout ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~10 .extended_lut = "off";
defparam \mem_fwd[6]~10 .lut_mask = 64'hFF000000FF010000;
defparam \mem_fwd[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N27
cyclonev_lcell_comb \mem_fwd[6]~11 (
// Equation(s):
// \mem_fwd[6]~11_combout  = ( !\mem_fwd[6]~115_combout  & ( \mem_fwd[6]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[6]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~11 .extended_lut = "off";
defparam \mem_fwd[6]~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_fwd[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N34
dffeas \regs[2][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N0
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \imem~87_combout  & ( \imem~89_combout  & ( \regs[6][6]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_combout  & ( \regs[14][6]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_combout  & ( \regs[2][6]~q  ) ) ) # ( !\imem~87_combout  & ( 
// !\imem~89_combout  & ( \regs[10][6]~q  ) ) )

	.dataa(!\regs[2][6]~q ),
	.datab(!\regs[6][6]~q ),
	.datac(!\regs[14][6]~q ),
	.datad(!\regs[10][6]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N42
cyclonev_lcell_comb \Mux25~3_Duplicate (
// Equation(s):
// \Mux25~3_Duplicate_6  = ( \imem~87_combout  & ( \imem~89_combout  & ( \regs[7][6]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_combout  & ( \regs[15][6]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_combout  & ( \regs[3][6]~q  ) ) ) # ( !\imem~87_combout  
// & ( !\imem~89_combout  & ( \regs[11][6]~q  ) ) )

	.dataa(!\regs[3][6]~q ),
	.datab(!\regs[11][6]~q ),
	.datac(!\regs[7][6]~q ),
	.datad(!\regs[15][6]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3_Duplicate .extended_lut = "off";
defparam \Mux25~3_Duplicate .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux25~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N24
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[4][6]~q  & ( \imem~89_Duplicate_188  & ( (\regs[12][6]~q ) # (\imem~87_combout ) ) ) ) # ( !\regs[4][6]~q  & ( \imem~89_Duplicate_188  & ( (!\imem~87_combout  & \regs[12][6]~q ) ) ) ) # ( \regs[4][6]~q  & ( 
// !\imem~89_Duplicate_188  & ( (!\imem~87_combout  & (\regs[8][6]~q )) # (\imem~87_combout  & ((\regs[0][6]~q ))) ) ) ) # ( !\regs[4][6]~q  & ( !\imem~89_Duplicate_188  & ( (!\imem~87_combout  & (\regs[8][6]~q )) # (\imem~87_combout  & ((\regs[0][6]~q ))) ) 
// ) )

	.dataa(!\regs[8][6]~q ),
	.datab(!\regs[0][6]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[12][6]~q ),
	.datae(!\regs[4][6]~q ),
	.dataf(!\imem~89_Duplicate_188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N6
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \regs[5][6]~q  & ( \imem~89_combout  & ( (\regs[13][6]~q ) # (\imem~87_combout ) ) ) ) # ( !\regs[5][6]~q  & ( \imem~89_combout  & ( (!\imem~87_combout  & \regs[13][6]~q ) ) ) ) # ( \regs[5][6]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & ((\regs[9][6]~q ))) # (\imem~87_combout  & (\regs[1][6]~q )) ) ) ) # ( !\regs[5][6]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & ((\regs[9][6]~q ))) # (\imem~87_combout  & (\regs[1][6]~q )) ) ) )

	.dataa(!\regs[1][6]~q ),
	.datab(!\regs[9][6]~q ),
	.datac(!\imem~87_combout ),
	.datad(!\regs[13][6]~q ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N6
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Mux25~0_combout  & ( \Mux25~1_combout  & ( (!\imem~135_combout ) # ((!\imem~88_Duplicate_190  & (\Mux25~2_combout )) # (\imem~88_Duplicate_190  & ((\Mux25~3_Duplicate_6 )))) ) ) ) # ( !\Mux25~0_combout  & ( \Mux25~1_combout  & ( 
// (!\imem~135_combout  & (\imem~88_Duplicate_190 )) # (\imem~135_combout  & ((!\imem~88_Duplicate_190  & (\Mux25~2_combout )) # (\imem~88_Duplicate_190  & ((\Mux25~3_Duplicate_6 ))))) ) ) ) # ( \Mux25~0_combout  & ( !\Mux25~1_combout  & ( 
// (!\imem~135_combout  & (!\imem~88_Duplicate_190 )) # (\imem~135_combout  & ((!\imem~88_Duplicate_190  & (\Mux25~2_combout )) # (\imem~88_Duplicate_190  & ((\Mux25~3_Duplicate_6 ))))) ) ) ) # ( !\Mux25~0_combout  & ( !\Mux25~1_combout  & ( 
// (\imem~135_combout  & ((!\imem~88_Duplicate_190  & (\Mux25~2_combout )) # (\imem~88_Duplicate_190  & ((\Mux25~3_Duplicate_6 ))))) ) ) )

	.dataa(!\imem~135_combout ),
	.datab(!\imem~88_Duplicate_190 ),
	.datac(!\Mux25~2_combout ),
	.datad(!\Mux25~3_Duplicate_6 ),
	.datae(!\Mux25~0_combout ),
	.dataf(!\Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \RSval_D[6]~14_Duplicate (
// Equation(s):
// \RSval_D[6]~14_Duplicate_71  = ( \rs_match_A~_Duplicate_3  & ( \rs_match_M~_Duplicate_2  & ( \Selector46~5_combout  ) ) ) # ( !\rs_match_A~_Duplicate_3  & ( \rs_match_M~_Duplicate_2  & ( (!\mem_fwd[6]~115_combout  & \mem_fwd[6]~10_combout ) ) ) ) # ( 
// \rs_match_A~_Duplicate_3  & ( !\rs_match_M~_Duplicate_2  & ( \Selector46~5_combout  ) ) ) # ( !\rs_match_A~_Duplicate_3  & ( !\rs_match_M~_Duplicate_2  & ( \Mux25~4_combout  ) ) )

	.dataa(!\Mux25~4_combout ),
	.datab(!\Selector46~5_combout ),
	.datac(!\mem_fwd[6]~115_combout ),
	.datad(!\mem_fwd[6]~10_combout ),
	.datae(!\rs_match_A~_Duplicate_3 ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[6]~14_Duplicate_71 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[6]~14_Duplicate .extended_lut = "off";
defparam \RSval_D[6]~14_Duplicate .lut_mask = 64'h5555333300F03333;
defparam \RSval_D[6]~14_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \PC~62_OTERM541_OTERM679_NEW_REG844 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[6]~14_Duplicate_71 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~62_OTERM541_OTERM679_OTERM845 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~62_OTERM541_OTERM679_NEW_REG844 .is_wysiwyg = "true";
defparam \PC~62_OTERM541_OTERM679_NEW_REG844 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N41
dffeas \PC~62_OTERM541_OTERM679_NEW_REG810 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~62_OTERM541_OTERM679_OTERM811 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~62_OTERM541_OTERM679_NEW_REG810 .is_wysiwyg = "true";
defparam \PC~62_OTERM541_OTERM679_NEW_REG810 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N26
dffeas \PC~60_OTERM533_OTERM655_NEW_REG820_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[5]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~60_OTERM533_OTERM655_OTERM821_Duplicate ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~60_OTERM533_OTERM655_NEW_REG820_Duplicate .is_wysiwyg = "true";
defparam \PC~60_OTERM533_OTERM655_NEW_REG820_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N20
dffeas \PC~60_OTERM533_OTERM655_NEW_REG812 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~122_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~60_OTERM533_OTERM655_OTERM813 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~60_OTERM533_OTERM655_NEW_REG812 .is_wysiwyg = "true";
defparam \PC~60_OTERM533_OTERM655_NEW_REG812 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N22
dffeas \PC~60_OTERM533_OTERM655_NEW_REG814 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~125_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~60_OTERM533_OTERM655_OTERM815 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~60_OTERM533_OTERM655_NEW_REG814 .is_wysiwyg = "true";
defparam \PC~60_OTERM533_OTERM655_NEW_REG814 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N6
cyclonev_lcell_comb \RSval_D[4]~3_Duplicate (
// Equation(s):
// \RSval_D[4]~3_Duplicate_75  = ( \rs_match_A~_Duplicate_3  & ( \rs_match_M~_Duplicate_2  & ( \Selector48~5_combout  ) ) ) # ( !\rs_match_A~_Duplicate_3  & ( \rs_match_M~_Duplicate_2  & ( (\mem_fwd[4]~83_combout ) # (\mem_fwd[4]~45_combout ) ) ) ) # ( 
// \rs_match_A~_Duplicate_3  & ( !\rs_match_M~_Duplicate_2  & ( \Selector48~5_combout  ) ) ) # ( !\rs_match_A~_Duplicate_3  & ( !\rs_match_M~_Duplicate_2  & ( \Mux27~4_combout  ) ) )

	.dataa(!\Mux27~4_combout ),
	.datab(!\mem_fwd[4]~45_combout ),
	.datac(!\mem_fwd[4]~83_combout ),
	.datad(!\Selector48~5_combout ),
	.datae(!\rs_match_A~_Duplicate_3 ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[4]~3_Duplicate_75 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[4]~3_Duplicate .extended_lut = "off";
defparam \RSval_D[4]~3_Duplicate .lut_mask = 64'h555500FF3F3F00FF;
defparam \RSval_D[4]~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \PC~60_OTERM533_OTERM655_NEW_REG822 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[4]~3_Duplicate_75 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~60_OTERM533_OTERM655_OTERM823 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~60_OTERM533_OTERM655_NEW_REG822 .is_wysiwyg = "true";
defparam \PC~60_OTERM533_OTERM655_NEW_REG822 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \RSval_D[3]~4_Duplicate (
// Equation(s):
// \RSval_D[3]~4_Duplicate_74  = ( \Mux28~4_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (((!\mem_fwd[3]~48_combout )) # (\mem_fwd[3]~79_combout ))) # (\rs_match_A~_Duplicate_3  & (((\Selector49~4_combout )))) ) ) ) # ( 
// !\Mux28~4_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (((!\mem_fwd[3]~48_combout )) # (\mem_fwd[3]~79_combout ))) # (\rs_match_A~_Duplicate_3  & (((\Selector49~4_combout )))) ) ) ) # ( \Mux28~4_combout  & ( 
// !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector49~4_combout ) ) ) ) # ( !\Mux28~4_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\Selector49~4_combout  & \rs_match_A~_Duplicate_3 ) ) ) )

	.dataa(!\mem_fwd[3]~79_combout ),
	.datab(!\Selector49~4_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\mem_fwd[3]~48_combout ),
	.datae(!\Mux28~4_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[3]~4_Duplicate_74 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[3]~4_Duplicate .extended_lut = "off";
defparam \RSval_D[3]~4_Duplicate .lut_mask = 64'h0303F3F3F353F353;
defparam \RSval_D[3]~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N49
dffeas \PC~61_OTERM543_OTERM685_NEW_REG824 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[3]~4_Duplicate_74 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~61_OTERM543_OTERM685_OTERM825 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~61_OTERM543_OTERM685_NEW_REG824 .is_wysiwyg = "true";
defparam \PC~61_OTERM543_OTERM685_NEW_REG824 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N53
dffeas \PC~61_OTERM543_OTERM685_NEW_REG816 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~128_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~61_OTERM543_OTERM685_OTERM817 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~61_OTERM543_OTERM685_NEW_REG816 .is_wysiwyg = "true";
defparam \PC~61_OTERM543_OTERM685_NEW_REG816 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N32
dffeas \PC~61_OTERM543_OTERM685_NEW_REG818 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~131_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~61_OTERM543_OTERM685_OTERM819 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~61_OTERM543_OTERM685_NEW_REG818 .is_wysiwyg = "true";
defparam \PC~61_OTERM543_OTERM685_NEW_REG818 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N0
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \PC~61_OTERM543_OTERM685_OTERM827  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC~61_OTERM543_OTERM685_OTERM819 ))) ) + ( !VCC ))
// \Add1~34  = CARRY(( \PC~61_OTERM543_OTERM685_OTERM827  ) + ( (!\PC[30]_OTERM13_OTERM879  & (!\PC[30]_OTERM13_OTERM877  & (!\PC[30]_OTERM13_OTERM875  & \PC~61_OTERM543_OTERM685_OTERM819 ))) ) + ( !VCC ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~61_OTERM543_OTERM685_OTERM827 ),
	.datae(gnd),
	.dataf(!\PC~61_OTERM543_OTERM685_OTERM819 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N3
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \PC~61_OTERM543_OTERM685_OTERM825  ) + ( (((\PC~61_OTERM543_OTERM685_OTERM817 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \Add1~34  ))
// \Add1~42  = CARRY(( \PC~61_OTERM543_OTERM685_OTERM825  ) + ( (((\PC~61_OTERM543_OTERM685_OTERM817 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \Add1~34  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~61_OTERM543_OTERM685_OTERM825 ),
	.datae(gnd),
	.dataf(!\PC~61_OTERM543_OTERM685_OTERM817 ),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h00008000000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N6
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (((\PC~60_OTERM533_OTERM655_OTERM815 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \PC~60_OTERM533_OTERM655_OTERM823  ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( (((\PC~60_OTERM533_OTERM655_OTERM815 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \PC~60_OTERM533_OTERM655_OTERM823  ) + ( \Add1~42  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~60_OTERM533_OTERM655_OTERM815 ),
	.datae(gnd),
	.dataf(!\PC~60_OTERM533_OTERM655_OTERM823 ),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N9
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \PC~60_OTERM533_OTERM655_OTERM821_Duplicate  ) + ( (((\PC~60_OTERM533_OTERM655_OTERM813 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \Add1~38  ))
// \Add1~46  = CARRY(( \PC~60_OTERM533_OTERM655_OTERM821_Duplicate  ) + ( (((\PC~60_OTERM533_OTERM655_OTERM813 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \Add1~38  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~60_OTERM533_OTERM655_OTERM821_Duplicate ),
	.datae(gnd),
	.dataf(!\PC~60_OTERM533_OTERM655_OTERM813 ),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h00008000000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N12
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \PC~62_OTERM541_OTERM679_OTERM845  ) + ( (((\PC~62_OTERM541_OTERM679_OTERM811 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \Add1~46  ))
// \Add1~30  = CARRY(( \PC~62_OTERM541_OTERM679_OTERM845  ) + ( (((\PC~62_OTERM541_OTERM679_OTERM811 ) # (\PC[30]_OTERM13_OTERM875 )) # (\PC[30]_OTERM13_OTERM877 )) # (\PC[30]_OTERM13_OTERM879 ) ) + ( \Add1~46  ))

	.dataa(!\PC[30]_OTERM13_OTERM879 ),
	.datab(!\PC[30]_OTERM13_OTERM877 ),
	.datac(!\PC[30]_OTERM13_OTERM875 ),
	.datad(!\PC~62_OTERM541_OTERM679_OTERM845 ),
	.datae(gnd),
	.dataf(!\PC~62_OTERM541_OTERM679_OTERM811 ),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h00008000000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N17
dffeas \pcpred_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[7] .is_wysiwyg = "true";
defparam \pcpred_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_18  & ( \PC~55_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_18  & ( (!\mispred~0_combout  & (\PC~55_combout )) # (\mispred~0_combout  & ((pcpred_A[7]))) ) ) 
// ) # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_18  & ( \Add2~5_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_18  & ( (!\mispred~0_combout  & (\Add2~5_sumout )) # (\mispred~0_combout  & ((pcpred_A[7]))) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\Add2~5_sumout ),
	.datad(!pcpred_A[7]),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h0A5F0F0F22773333;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N43
dffeas \PC~55_OTERM527_NEW_REG636 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~55_OTERM527_OTERM637 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~55_OTERM527_NEW_REG636 .is_wysiwyg = "true";
defparam \PC~55_OTERM527_NEW_REG636 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N27
cyclonev_lcell_comb \PC~55_Duplicate (
// Equation(s):
// \PC~55_Duplicate_72  = ( \Add1~53_sumout  & ( \PC~55_OTERM527_OTERM637  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC~55_OTERM527_OTERM635 )) ) ) ) # ( !\Add1~53_sumout  & ( \PC~55_OTERM527_OTERM637  & ( (!\isnop_A~q ) # 
// ((!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~55_OTERM527_OTERM635 )))) ) ) ) # ( \Add1~53_sumout  & ( !\PC~55_OTERM527_OTERM637  & ( (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[31]_OTERM5 )) # 
// (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~55_OTERM527_OTERM635 ))))) ) ) ) # ( !\Add1~53_sumout  & ( !\PC~55_OTERM527_OTERM637  & ( (\isnop_A~q  & (\PC~55_OTERM527_OTERM635  & \PC[31]_OTERM7~DUPLICATE_q )) ) ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(!\isnop_A~q ),
	.datac(!\PC~55_OTERM527_OTERM635 ),
	.datad(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datae(!\Add1~53_sumout ),
	.dataf(!\PC~55_OTERM527_OTERM637 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_Duplicate_72 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55_Duplicate .extended_lut = "off";
defparam \PC~55_Duplicate .lut_mask = 64'h00031103EECFFFCF;
defparam \PC~55_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N51
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( !\PC~55_Duplicate_72  & ( (\PC~57_Duplicate_71  & !\PC~62_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~57_Duplicate_71 ),
	.datad(!\PC~62_combout ),
	.datae(gnd),
	.dataf(!\PC~55_Duplicate_72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h0F000F0000000000;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N48
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \imem~33_combout  & ( (!\PC~58_combout  & (!\PC~59_combout  & (!\PC~61_combout  $ (!\PC~60_combout )))) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~60_combout ),
	.datae(gnd),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h0000000008800880;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N33
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~42_combout  & ( (!\PC~56_combout  & (!\PC~57_combout )) # (\PC~56_combout  & (\PC~57_combout  & \imem~34_combout )) ) ) # ( !\imem~42_combout  & ( (\imem~34_combout  & (!\PC~56_combout  $ (\PC~57_combout ))) ) )

	.dataa(!\PC~56_combout ),
	.datab(!\PC~57_combout ),
	.datac(gnd),
	.datad(!\imem~34_combout ),
	.datae(gnd),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h0099009988998899;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( \imem~23_combout  & ( (!\Selector12~1_combout  & (\imem~0_combout  & !\Selector12~0_combout )) ) ) # ( !\imem~23_combout  & ( (!\Selector12~1_combout  & (\imem~0_combout  & (!\Selector12~0_combout  & \imem~43_combout ))) ) )

	.dataa(!\Selector12~1_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(!\imem~43_combout ),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "off";
defparam \Selector12~2 .lut_mask = 64'h0020002020202020;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N37
dffeas \alufunc_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N54
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !alufunc_A[4] & ( !alufunc_A[2] & ( (!alufunc_A[0] & (!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & alufunc_A[5]))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!alufunc_A[5]),
	.datae(!alufunc_A[4]),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0080000000000000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( \Selector31~1_combout  & ( \Add4~105_sumout  ) ) # ( !\Selector31~1_combout  & ( \Add4~105_sumout  & ( (!\Selector37~3_combout ) # (((\Selector31~0_combout  & \Add3~105_sumout )) # (\Selector37~0_combout )) ) ) ) # ( 
// \Selector31~1_combout  & ( !\Add4~105_sumout  & ( (!\Selector37~3_combout ) # (((\Selector31~0_combout  & \Add3~105_sumout )) # (\Selector37~0_combout )) ) ) ) # ( !\Selector31~1_combout  & ( !\Add4~105_sumout  & ( (!\Selector37~3_combout ) # 
// (((\Selector31~0_combout  & \Add3~105_sumout )) # (\Selector37~0_combout )) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Selector37~3_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Add3~105_sumout ),
	.datae(!\Selector31~1_combout ),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'hCFDFCFDFCFDFFFFF;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N53
dffeas \memaddr_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15] .is_wysiwyg = "true";
defparam \memaddr_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N51
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MemWE~combout  & ( memaddr_M[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!memaddr_M[15]),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000000FF00FF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N49
dffeas \RTreg_A[7]_NEW_REG410 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[7]_OTERM411 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[7]_NEW_REG410 .is_wysiwyg = "true";
defparam \RTreg_A[7]_NEW_REG410 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \RTval_D[7]~1 (
// Equation(s):
// \RTval_D[7]~1_combout  = ( \RTreg_A[6]_OTERM383  & ( \RTreg_A[6]_OTERM381  & ( memaddr_M[7] ) ) ) # ( !\RTreg_A[6]_OTERM383  & ( \RTreg_A[6]_OTERM381  & ( memaddr_M[7] ) ) ) # ( \RTreg_A[6]_OTERM383  & ( !\RTreg_A[6]_OTERM381  & ( \RTreg_A[7]_OTERM409  ) 
// ) ) # ( !\RTreg_A[6]_OTERM383  & ( !\RTreg_A[6]_OTERM381  & ( \RTreg_A[7]_OTERM411  ) ) )

	.dataa(!memaddr_M[7]),
	.datab(gnd),
	.datac(!\RTreg_A[7]_OTERM409 ),
	.datad(!\RTreg_A[7]_OTERM411 ),
	.datae(!\RTreg_A[6]_OTERM383 ),
	.dataf(!\RTreg_A[6]_OTERM381 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[7]~1 .extended_lut = "off";
defparam \RTval_D[7]~1 .lut_mask = 64'h00FF0F0F55555555;
defparam \RTval_D[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[7]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~1_combout  = !wmemval_M[7]

	.dataa(!wmemval_M[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dmem_rtl_0_bypass[43]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N41
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000800200080000024000280FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \mem_fwd[7]~123 (
// Equation(s):
// \mem_fwd[7]~123_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[44] & ((dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & 
// (!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )))) # (\dmem~6_combout  & (((dmem_rtl_0_bypass[43])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!\dmem~6_combout  & ((!dmem_rtl_0_bypass[44] & 
// ((dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & (!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) # (\dmem~6_combout  & (((dmem_rtl_0_bypass[43])))))) ) )

	.dataa(!\dmem~6_combout ),
	.datab(!dmem_rtl_0_bypass[44]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!dmem_rtl_0_bypass[43]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~123 .extended_lut = "on";
defparam \mem_fwd[7]~123 .lut_mask = 64'h0000000020FD20FD;
defparam \mem_fwd[7]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \imem~88_Duplicate_160 (
// Equation(s):
// \imem~88_Duplicate_161  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~74_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_Duplicate_161 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88_Duplicate_160 .extended_lut = "off";
defparam \imem~88_Duplicate_160 .lut_mask = 64'h000000000000FFFF;
defparam \imem~88_Duplicate_160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N18
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \imem~88_Duplicate_161  & ( \imem~135_combout  & ( \regs[3][7]~q  ) ) ) # ( !\imem~88_Duplicate_161  & ( \imem~135_combout  & ( \regs[2][7]~q  ) ) ) # ( \imem~88_Duplicate_161  & ( !\imem~135_combout  & ( \regs[1][7]~q  ) ) ) # ( 
// !\imem~88_Duplicate_161  & ( !\imem~135_combout  & ( \regs[0][7]~q  ) ) )

	.dataa(!\regs[3][7]~q ),
	.datab(!\regs[1][7]~q ),
	.datac(!\regs[2][7]~q ),
	.datad(!\regs[0][7]~q ),
	.datae(!\imem~88_Duplicate_161 ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \regs[15][7]~q  & ( \imem~88_Duplicate_159  & ( (\regs[13][7]~q ) # (\imem~135_combout ) ) ) ) # ( !\regs[15][7]~q  & ( \imem~88_Duplicate_159  & ( (!\imem~135_combout  & \regs[13][7]~q ) ) ) ) # ( \regs[15][7]~q  & ( 
// !\imem~88_Duplicate_159  & ( (!\imem~135_combout  & (\regs[12][7]~q )) # (\imem~135_combout  & ((\regs[14][7]~q ))) ) ) ) # ( !\regs[15][7]~q  & ( !\imem~88_Duplicate_159  & ( (!\imem~135_combout  & (\regs[12][7]~q )) # (\imem~135_combout  & 
// ((\regs[14][7]~q ))) ) ) )

	.dataa(!\regs[12][7]~q ),
	.datab(!\regs[14][7]~q ),
	.datac(!\imem~135_combout ),
	.datad(!\regs[13][7]~q ),
	.datae(!\regs[15][7]~q ),
	.dataf(!\imem~88_Duplicate_159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \imem~135_combout  & ( \imem~88_Duplicate_159  & ( \regs[11][7]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_159  & ( \regs[9][7]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_159  & ( \regs[10][7]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_Duplicate_159  & ( \regs[8][7]~q  ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\regs[8][7]~q ),
	.datac(!\regs[11][7]~q ),
	.datad(!\regs[10][7]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N27
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \imem~135_combout  & ( \imem~88_Duplicate_159  & ( \regs[7][7]~q  ) ) ) # ( !\imem~135_combout  & ( \imem~88_Duplicate_159  & ( \regs[5][7]~q  ) ) ) # ( \imem~135_combout  & ( !\imem~88_Duplicate_159  & ( \regs[6][7]~q  ) ) ) # ( 
// !\imem~135_combout  & ( !\imem~88_Duplicate_159  & ( \regs[4][7]~q  ) ) )

	.dataa(!\regs[7][7]~q ),
	.datab(!\regs[5][7]~q ),
	.datac(!\regs[4][7]~q ),
	.datad(!\regs[6][7]~q ),
	.datae(!\imem~135_combout ),
	.dataf(!\imem~88_Duplicate_159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~2_combout  & ( \Mux24~1_combout  & ( (!\imem~87_combout  & (((!\imem~89_combout ) # (\Mux24~3_combout )))) # (\imem~87_combout  & (((\imem~89_combout )) # (\Mux24~0_combout ))) ) ) ) # ( !\Mux24~2_combout  & ( \Mux24~1_combout 
//  & ( (!\imem~87_combout  & (((\imem~89_combout  & \Mux24~3_combout )))) # (\imem~87_combout  & (((\imem~89_combout )) # (\Mux24~0_combout ))) ) ) ) # ( \Mux24~2_combout  & ( !\Mux24~1_combout  & ( (!\imem~87_combout  & (((!\imem~89_combout ) # 
// (\Mux24~3_combout )))) # (\imem~87_combout  & (\Mux24~0_combout  & (!\imem~89_combout ))) ) ) ) # ( !\Mux24~2_combout  & ( !\Mux24~1_combout  & ( (!\imem~87_combout  & (((\imem~89_combout  & \Mux24~3_combout )))) # (\imem~87_combout  & (\Mux24~0_combout  
// & (!\imem~89_combout ))) ) ) )

	.dataa(!\Mux24~0_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\imem~89_combout ),
	.datad(!\Mux24~3_combout ),
	.datae(!\Mux24~2_combout ),
	.dataf(!\Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N15
cyclonev_lcell_comb \RSval_D[7]~15 (
// Equation(s):
// \RSval_D[7]~15_combout  = ( \rs_match_A~_Duplicate_3  & ( \rs_match_M~_Duplicate_2  & ( \Selector45~3_combout  ) ) ) # ( !\rs_match_A~_Duplicate_3  & ( \rs_match_M~_Duplicate_2  & ( (!\mem_fwd[7]~123_combout  & \mem_fwd[7]~119_combout ) ) ) ) # ( 
// \rs_match_A~_Duplicate_3  & ( !\rs_match_M~_Duplicate_2  & ( \Selector45~3_combout  ) ) ) # ( !\rs_match_A~_Duplicate_3  & ( !\rs_match_M~_Duplicate_2  & ( \Mux24~4_combout  ) ) )

	.dataa(!\mem_fwd[7]~123_combout ),
	.datab(!\mem_fwd[7]~119_combout ),
	.datac(!\Mux24~4_combout ),
	.datad(!\Selector45~3_combout ),
	.datae(!\rs_match_A~_Duplicate_3 ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[7]~15 .extended_lut = "off";
defparam \RSval_D[7]~15 .lut_mask = 64'h0F0F00FF222200FF;
defparam \RSval_D[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \aluin1_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSval_D[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[7] .is_wysiwyg = "true";
defparam \aluin1_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( alufunc_A[0] & ( (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!aluin1_A[7] & !\aluin2_A~0_combout ))))) ) ) # ( !alufunc_A[0] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!aluin1_A[7] & ((!alufunc_A[1]) # (!\aluin2_A~0_combout ))) 
// # (aluin1_A[7] & (!alufunc_A[1] $ (\aluin2_A~0_combout ))))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!aluin1_A[7]),
	.datac(!alufunc_A[1]),
	.datad(!\aluin2_A~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h5669566960A060A0;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( pcpred_A[7] & ( \Selector45~1_combout  & ( (\Selector34~0_combout ) # (\Selector36~0_combout ) ) ) ) # ( !pcpred_A[7] & ( \Selector45~1_combout  & ( \Selector34~0_combout  ) ) ) # ( pcpred_A[7] & ( !\Selector45~1_combout  & ( 
// \Selector36~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector34~0_combout ),
	.datad(gnd),
	.datae(!pcpred_A[7]),
	.dataf(!\Selector45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h000033330F0F3F3F;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N36
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( \ShiftRight0~17_combout  & ( \ShiftRight0~15_combout  & ( (!\aluin2_A~29_combout ) # ((!\aluin2_A~28_combout  & (\ShiftRight0~16_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~18_combout )))) ) ) ) # ( 
// !\ShiftRight0~17_combout  & ( \ShiftRight0~15_combout  & ( (!\aluin2_A~28_combout  & (((!\aluin2_A~29_combout )) # (\ShiftRight0~16_combout ))) # (\aluin2_A~28_combout  & (((\aluin2_A~29_combout  & \ShiftRight0~18_combout )))) ) ) ) # ( 
// \ShiftRight0~17_combout  & ( !\ShiftRight0~15_combout  & ( (!\aluin2_A~28_combout  & (\ShiftRight0~16_combout  & (\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & (((!\aluin2_A~29_combout ) # (\ShiftRight0~18_combout )))) ) ) ) # ( 
// !\ShiftRight0~17_combout  & ( !\ShiftRight0~15_combout  & ( (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout  & (\ShiftRight0~16_combout )) # (\aluin2_A~28_combout  & ((\ShiftRight0~18_combout ))))) ) ) )

	.dataa(!\ShiftRight0~16_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\aluin2_A~29_combout ),
	.datad(!\ShiftRight0~18_combout ),
	.datae(!\ShiftRight0~17_combout ),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N51
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~20_combout  & ( (!\aluin2_A~28_combout ) # (\aluin1_A[31]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~21_combout  & ( \ShiftRight0~20_combout  & ( (!\aluin2_A~28_combout  & 
// ((\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( \ShiftRight0~21_combout  & ( !\ShiftRight0~20_combout  & ( (!\aluin2_A~28_combout  & ((!\aluin2_A~29_combout ))) # (\aluin2_A~28_combout  & 
// (\aluin1_A[31]~DUPLICATE_q )) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\ShiftRight0~20_combout  & ( (\aluin2_A~28_combout  & \aluin1_A[31]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\aluin2_A~29_combout ),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h0303CF0303CFCFCF;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \Selector45~4_Duplicate (
// Equation(s):
// \Selector45~4_Duplicate_7  = ( \aluin2_A~27_combout  & ( \ShiftRight0~5_combout  & ( (!alufunc_A[0] & (\aluin1_A[31]~DUPLICATE_q  & \Selector51~0_combout )) ) ) ) # ( !\aluin2_A~27_combout  & ( \ShiftRight0~5_combout  & ( (!alufunc_A[0] & 
// (\aluin1_A[31]~DUPLICATE_q  & \Selector51~0_combout )) ) ) ) # ( \aluin2_A~27_combout  & ( !\ShiftRight0~5_combout  & ( (!alufunc_A[0] & (\Selector45~0_combout  & \Selector51~0_combout )) ) ) ) # ( !\aluin2_A~27_combout  & ( !\ShiftRight0~5_combout  & ( 
// \Selector51~0_combout  ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\aluin1_A[31]~DUPLICATE_q ),
	.datac(!\Selector45~0_combout ),
	.datad(!\Selector51~0_combout ),
	.datae(!\aluin2_A~27_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4_Duplicate .extended_lut = "off";
defparam \Selector45~4_Duplicate .lut_mask = 64'h00FF000A00220022;
defparam \Selector45~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \ShiftRight0~19_combout  & ( \Selector45~4_Duplicate_7  & ( (!alufunc_A[0]) # (\ShiftLeft0~5_combout ) ) ) ) # ( !\ShiftRight0~19_combout  & ( \Selector45~4_Duplicate_7  & ( (!alufunc_A[0] & (((\aluin2_A~27_combout ) # 
// (\ShiftRight0~5_combout )))) # (alufunc_A[0] & (\ShiftLeft0~5_combout )) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\ShiftLeft0~5_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\aluin2_A~27_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\Selector45~4_Duplicate_7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'h000000001BBBBBBB;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( \Add3~5_sumout  & ( \Selector45~5_combout  ) ) # ( !\Add3~5_sumout  & ( \Selector45~5_combout  ) ) # ( \Add3~5_sumout  & ( !\Selector45~5_combout  & ( (((\Selector31~1_combout  & \Add4~5_sumout )) # (\Selector45~2_combout )) # 
// (\Selector31~0_combout ) ) ) ) # ( !\Add3~5_sumout  & ( !\Selector45~5_combout  & ( ((\Selector31~1_combout  & \Add4~5_sumout )) # (\Selector45~2_combout ) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Add4~5_sumout ),
	.datac(!\Selector31~0_combout ),
	.datad(!\Selector45~2_combout ),
	.datae(!\Add3~5_sumout ),
	.dataf(!\Selector45~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'h11FF1FFFFFFFFFFF;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \memaddr_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector45~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7] .is_wysiwyg = "true";
defparam \memaddr_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N44
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[14]~feeder_combout  = ( \Selector44~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N46
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[12]~feeder_combout  = ( \Selector45~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N50
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N33
cyclonev_lcell_comb \dmem~4 (
// Equation(s):
// \dmem~4_combout  = ( dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[11] & dmem_rtl_0_bypass[14]) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[11] & !dmem_rtl_0_bypass[14]) ) ) ) # ( 
// dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[11] & dmem_rtl_0_bypass[14]) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[11] & !dmem_rtl_0_bypass[14]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(!dmem_rtl_0_bypass[14]),
	.datae(!dmem_rtl_0_bypass[13]),
	.dataf(!dmem_rtl_0_bypass[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~4 .extended_lut = "off";
defparam \dmem~4 .lut_mask = 64'hF00000F00F00000F;
defparam \dmem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N38
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N8
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[2]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[2]~feeder_combout  = ( \Selector50~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N53
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N11
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemWE~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N45
cyclonev_lcell_comb \dmem~1 (
// Equation(s):
// \dmem~1_combout  = ( dmem_rtl_0_bypass[3] & ( dmem_rtl_0_bypass[0] & ( (dmem_rtl_0_bypass[4] & (!dmem_rtl_0_bypass[1] $ (dmem_rtl_0_bypass[2]))) ) ) ) # ( !dmem_rtl_0_bypass[3] & ( dmem_rtl_0_bypass[0] & ( (!dmem_rtl_0_bypass[4] & (!dmem_rtl_0_bypass[1] $ 
// (dmem_rtl_0_bypass[2]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[4]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[1]),
	.datad(!dmem_rtl_0_bypass[2]),
	.datae(!dmem_rtl_0_bypass[3]),
	.dataf(!dmem_rtl_0_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~1 .extended_lut = "off";
defparam \dmem~1 .lut_mask = 64'h00000000A00A5005;
defparam \dmem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N35
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N59
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N56
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector38~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector39~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \dmem~0 (
// Equation(s):
// \dmem~0_combout  = ( dmem_rtl_0_bypass[26] & ( dmem_rtl_0_bypass[24] & ( (dmem_rtl_0_bypass[23] & (dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27])))) ) ) ) # ( !dmem_rtl_0_bypass[26] & ( dmem_rtl_0_bypass[24] & ( 
// (dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27])))) ) ) ) # ( dmem_rtl_0_bypass[26] & ( !dmem_rtl_0_bypass[24] & ( (!dmem_rtl_0_bypass[23] & (dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[28] $ 
// (dmem_rtl_0_bypass[27])))) ) ) ) # ( !dmem_rtl_0_bypass[26] & ( !dmem_rtl_0_bypass[24] & ( (!dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[28] $ (dmem_rtl_0_bypass[27])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[28]),
	.datab(!dmem_rtl_0_bypass[23]),
	.datac(!dmem_rtl_0_bypass[27]),
	.datad(!dmem_rtl_0_bypass[25]),
	.datae(!dmem_rtl_0_bypass[26]),
	.dataf(!dmem_rtl_0_bypass[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0 .extended_lut = "off";
defparam \dmem~0 .lut_mask = 64'h8400008421000021;
defparam \dmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N59
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N32
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N56
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[19]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[19]~feeder_combout  = ( memaddr_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N14
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N0
cyclonev_lcell_comb \dmem~5 (
// Equation(s):
// \dmem~5_combout  = ( dmem_rtl_0_bypass[18] & ( dmem_rtl_0_bypass[19] & ( (dmem_rtl_0_bypass[20] & dmem_rtl_0_bypass[17]) ) ) ) # ( !dmem_rtl_0_bypass[18] & ( dmem_rtl_0_bypass[19] & ( (dmem_rtl_0_bypass[20] & !dmem_rtl_0_bypass[17]) ) ) ) # ( 
// dmem_rtl_0_bypass[18] & ( !dmem_rtl_0_bypass[19] & ( (!dmem_rtl_0_bypass[20] & dmem_rtl_0_bypass[17]) ) ) ) # ( !dmem_rtl_0_bypass[18] & ( !dmem_rtl_0_bypass[19] & ( (!dmem_rtl_0_bypass[20] & !dmem_rtl_0_bypass[17]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[20]),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[17]),
	.datae(!dmem_rtl_0_bypass[18]),
	.dataf(!dmem_rtl_0_bypass[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5 .extended_lut = "off";
defparam \dmem~5 .lut_mask = 64'hCC0000CC33000033;
defparam \dmem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N43
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector40~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[16]~feeder_combout  = ( \Selector43~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector43~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N20
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N9
cyclonev_lcell_comb \dmem~3 (
// Equation(s):
// \dmem~3_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[15] & ( (dmem_rtl_0_bypass[22] & dmem_rtl_0_bypass[16]) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[15] & ( (!dmem_rtl_0_bypass[22] & dmem_rtl_0_bypass[16]) ) ) ) # ( 
// dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[15] & ( (dmem_rtl_0_bypass[22] & !dmem_rtl_0_bypass[16]) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[15] & ( (!dmem_rtl_0_bypass[22] & !dmem_rtl_0_bypass[16]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[22]),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[16]),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3 .extended_lut = "off";
defparam \dmem~3 .lut_mask = 64'hCC00330000CC0033;
defparam \dmem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N44
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N41
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector47~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N20
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector46~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N59
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector48~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N21
cyclonev_lcell_comb \dmem~2 (
// Equation(s):
// \dmem~2_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[5] & 
// (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( 
// !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[5]),
	.datab(!dmem_rtl_0_bypass[7]),
	.datac(!dmem_rtl_0_bypass[8]),
	.datad(!dmem_rtl_0_bypass[10]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~2 .extended_lut = "off";
defparam \dmem~2 .lut_mask = 64'h8200008241000041;
defparam \dmem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N39
cyclonev_lcell_comb \dmem~6 (
// Equation(s):
// \dmem~6_combout  = ( \dmem~3_combout  & ( \dmem~2_combout  & ( (\dmem~4_combout  & (\dmem~1_combout  & (\dmem~0_combout  & \dmem~5_combout ))) ) ) )

	.dataa(!\dmem~4_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem~3_combout ),
	.dataf(!\dmem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~6 .extended_lut = "off";
defparam \dmem~6 .lut_mask = 64'h0000000000000001;
defparam \dmem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[4]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({memaddr_M[14],\memaddr_M[13]~DUPLICATE_q ,memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y20_N14
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector38~5_combout ,\Selector39~4_combout ,\Selector40~3_combout ,\Selector41~3_combout ,\Selector42~4_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,
\Selector49~4_combout ,\Selector50~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002917B5FE874F0C00000000D000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N12
cyclonev_lcell_comb \mem_fwd[4]~83 (
// Equation(s):
// \mem_fwd[4]~83_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[38] & (((dmem_rtl_0_bypass[37])))) # (dmem_rtl_0_bypass[38] & ((!\dmem~6_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem~6_combout  & ((dmem_rtl_0_bypass[37]))))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[29]~1_combout  & ((!dmem_rtl_0_bypass[38] & (((dmem_rtl_0_bypass[37])))) # 
// (dmem_rtl_0_bypass[38] & ((!\dmem~6_combout  & (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (\dmem~6_combout  & ((dmem_rtl_0_bypass[37]))))))) ) )

	.dataa(!dmem_rtl_0_bypass[38]),
	.datab(!\dmem~6_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!dmem_rtl_0_bypass[37]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[29]~1_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~83 .extended_lut = "on";
defparam \mem_fwd[4]~83 .lut_mask = 64'h0000000004BF04BF;
defparam \mem_fwd[4]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \mem_fwd[4]~46 (
// Equation(s):
// \mem_fwd[4]~46_combout  = ( \mem_fwd[4]~45_combout  ) # ( !\mem_fwd[4]~45_combout  & ( \mem_fwd[4]~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_fwd[4]~83_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~46 .extended_lut = "off";
defparam \mem_fwd[4]~46 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \mem_fwd[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N44
dffeas \RTreg_A[4]_NEW_REG966 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[4]_OTERM967 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[4]_NEW_REG966 .is_wysiwyg = "true";
defparam \RTreg_A[4]_NEW_REG966 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N34
dffeas \regs[13][4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N6
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[1][4]~q  & ( \imem~13_combout  & ( (\regs[9][4]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[1][4]~q  & ( \imem~13_combout  & ( (!\imem~16_combout  & \regs[9][4]~q ) ) ) ) # ( \regs[1][4]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[13][4]~DUPLICATE_q ))) # (\imem~16_combout  & (\regs[5][4]~q )) ) ) ) # ( !\regs[1][4]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[13][4]~DUPLICATE_q ))) # (\imem~16_combout  & (\regs[5][4]~q )) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[5][4]~q ),
	.datac(!\regs[13][4]~DUPLICATE_q ),
	.datad(!\regs[9][4]~q ),
	.datae(!\regs[1][4]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \imem~16_combout  & ( \imem~13_combout  & ( \regs[3][4]~q  ) ) ) # ( !\imem~16_combout  & ( \imem~13_combout  & ( \regs[11][4]~q  ) ) ) # ( \imem~16_combout  & ( !\imem~13_combout  & ( \regs[7][4]~q  ) ) ) # ( !\imem~16_combout  & ( 
// !\imem~13_combout  & ( \regs[15][4]~q  ) ) )

	.dataa(!\regs[11][4]~q ),
	.datab(!\regs[3][4]~q ),
	.datac(!\regs[7][4]~q ),
	.datad(!\regs[15][4]~q ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[2][4]~q  & ( \imem~13_combout  & ( (\imem~16_combout ) # (\regs[10][4]~q ) ) ) ) # ( !\regs[2][4]~q  & ( \imem~13_combout  & ( (\regs[10][4]~q  & !\imem~16_combout ) ) ) ) # ( \regs[2][4]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & (\regs[14][4]~q )) # (\imem~16_combout  & ((\regs[6][4]~q ))) ) ) ) # ( !\regs[2][4]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & (\regs[14][4]~q )) # (\imem~16_combout  & ((\regs[6][4]~q ))) ) ) )

	.dataa(!\regs[10][4]~q ),
	.datab(!\regs[14][4]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[6][4]~q ),
	.datae(!\regs[2][4]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[0][4]~q  & ( \imem~13_combout  & ( (\imem~16_combout ) # (\regs[8][4]~q ) ) ) ) # ( !\regs[0][4]~q  & ( \imem~13_combout  & ( (\regs[8][4]~q  & !\imem~16_combout ) ) ) ) # ( \regs[0][4]~q  & ( !\imem~13_combout  & ( 
// (!\imem~16_combout  & ((\regs[12][4]~q ))) # (\imem~16_combout  & (\regs[4][4]~q )) ) ) ) # ( !\regs[0][4]~q  & ( !\imem~13_combout  & ( (!\imem~16_combout  & ((\regs[12][4]~q ))) # (\imem~16_combout  & (\regs[4][4]~q )) ) ) )

	.dataa(!\regs[8][4]~q ),
	.datab(!\regs[4][4]~q ),
	.datac(!\regs[12][4]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[0][4]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \Mux59~0_combout  & ( \imem~18_combout  & ( (!\imem~17_combout ) # (\Mux59~2_combout ) ) ) ) # ( !\Mux59~0_combout  & ( \imem~18_combout  & ( (\imem~17_combout  & \Mux59~2_combout ) ) ) ) # ( \Mux59~0_combout  & ( !\imem~18_combout  
// & ( (!\imem~17_combout  & (\Mux59~1_combout )) # (\imem~17_combout  & ((\Mux59~3_combout ))) ) ) ) # ( !\Mux59~0_combout  & ( !\imem~18_combout  & ( (!\imem~17_combout  & (\Mux59~1_combout )) # (\imem~17_combout  & ((\Mux59~3_combout ))) ) ) )

	.dataa(!\Mux59~1_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux59~3_combout ),
	.datad(!\Mux59~2_combout ),
	.datae(!\Mux59~0_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h474747470033CCFF;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N26
dffeas \RTreg_A[4]_NEW_REG968 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[4]_OTERM969 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[4]_NEW_REG968 .is_wysiwyg = "true";
defparam \RTreg_A[4]_NEW_REG968 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \RTval_D[4]~28 (
// Equation(s):
// \RTval_D[4]~28_combout  = ( memaddr_M[4] & ( \RTreg_A[6]_OTERM383  & ( (\RTreg_A[4]_OTERM967 ) # (\RTreg_A[6]_OTERM381 ) ) ) ) # ( !memaddr_M[4] & ( \RTreg_A[6]_OTERM383  & ( (!\RTreg_A[6]_OTERM381  & \RTreg_A[4]_OTERM967 ) ) ) ) # ( memaddr_M[4] & ( 
// !\RTreg_A[6]_OTERM383  & ( (\RTreg_A[4]_OTERM969 ) # (\RTreg_A[6]_OTERM381 ) ) ) ) # ( !memaddr_M[4] & ( !\RTreg_A[6]_OTERM383  & ( (!\RTreg_A[6]_OTERM381  & \RTreg_A[4]_OTERM969 ) ) ) )

	.dataa(gnd),
	.datab(!\RTreg_A[6]_OTERM381 ),
	.datac(!\RTreg_A[4]_OTERM967 ),
	.datad(!\RTreg_A[4]_OTERM969 ),
	.datae(!memaddr_M[4]),
	.dataf(!\RTreg_A[6]_OTERM383 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[4]~28 .extended_lut = "off";
defparam \RTval_D[4]~28 .lut_mask = 64'h00CC33FF0C0C3F3F;
defparam \RTval_D[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \aluin2_A~27 (
// Equation(s):
// \aluin2_A~27_combout  = ( \RTval_D[4]~28_combout  & ( ((!\aluin2_A[4]_OTERM307 ) # (!\aluin2_A[4]_OTERM305~DUPLICATE_q )) # (\aluin2_A~27_OTERM595_OTERM757 ) ) ) # ( !\RTval_D[4]~28_combout  & ( (\aluin2_A[4]_OTERM307  & 
// ((!\aluin2_A[4]_OTERM305~DUPLICATE_q ) # (\aluin2_A~27_OTERM595_OTERM757 ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A~27_OTERM595_OTERM757 ),
	.datac(!\aluin2_A[4]_OTERM307 ),
	.datad(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RTval_D[4]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~27 .extended_lut = "off";
defparam \aluin2_A~27 .lut_mask = 64'h0F030F03FFF3FFF3;
defparam \aluin2_A~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \ShiftRight0~26_combout  & ( \ShiftRight0~27_combout  & ( (!\aluin2_A~28_combout ) # ((!\aluin2_A~29_combout  & ((\ShiftRight0~28_combout ))) # (\aluin2_A~29_combout  & (\ShiftRight0~29_combout ))) ) ) ) # ( 
// !\ShiftRight0~26_combout  & ( \ShiftRight0~27_combout  & ( (!\aluin2_A~29_combout  & (\aluin2_A~28_combout  & ((\ShiftRight0~28_combout )))) # (\aluin2_A~29_combout  & ((!\aluin2_A~28_combout ) # ((\ShiftRight0~29_combout )))) ) ) ) # ( 
// \ShiftRight0~26_combout  & ( !\ShiftRight0~27_combout  & ( (!\aluin2_A~29_combout  & ((!\aluin2_A~28_combout ) # ((\ShiftRight0~28_combout )))) # (\aluin2_A~29_combout  & (\aluin2_A~28_combout  & (\ShiftRight0~29_combout ))) ) ) ) # ( 
// !\ShiftRight0~26_combout  & ( !\ShiftRight0~27_combout  & ( (\aluin2_A~28_combout  & ((!\aluin2_A~29_combout  & ((\ShiftRight0~28_combout ))) # (\aluin2_A~29_combout  & (\ShiftRight0~29_combout )))) ) ) )

	.dataa(!\aluin2_A~29_combout ),
	.datab(!\aluin2_A~28_combout ),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\ShiftRight0~28_combout ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h012389AB4567CDEF;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N48
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( \ShiftRight0~25_combout  & ( (!alufunc_A[0] & (!\ShiftRight0~5_combout  & ((\ShiftRight0~30_combout ) # (\aluin2_A~27_combout )))) ) ) # ( !\ShiftRight0~25_combout  & ( (!alufunc_A[0] & (!\aluin2_A~27_combout  & 
// (!\ShiftRight0~5_combout  & \ShiftRight0~30_combout ))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~30_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h0080008020A020A0;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \aluin2_A~27_combout  & ( aluin1_A[4] & ( (!\alufunc_A[3]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[0] & \alufunc_A[1]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A~27_combout  & ( 
// aluin1_A[4] & ( (!alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q ))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q )) ) ) ) # ( \aluin2_A~27_combout  & ( !aluin1_A[4] & ( (!alufunc_A[0] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q ))) # (alufunc_A[0] & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A~27_combout  & ( !aluin1_A[4] & ( (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[0]) # 
// (!\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!\aluin2_A~27_combout ),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h332266886688CC22;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N57
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( alufunc_A[0] & ( (!\aluin2_A~27_combout  & (\ShiftLeft0~8_combout  & !\ShiftRight0~5_combout )) ) ) # ( !alufunc_A[0] & ( (\aluin1_A[31]~DUPLICATE_q  & \ShiftRight0~5_combout ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!\aluin2_A~27_combout ),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h005500550C000C00;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N8
dffeas \pcpred_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[4] .is_wysiwyg = "true";
defparam \pcpred_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( \Add3~9_sumout  & ( \Add4~9_sumout  & ( (!\Selector31~1_combout  & (!\Selector31~0_combout  & ((!\Selector36~0_combout ) # (!pcpred_A[4])))) ) ) ) # ( !\Add3~9_sumout  & ( \Add4~9_sumout  & ( (!\Selector31~1_combout  & 
// ((!\Selector36~0_combout ) # (!pcpred_A[4]))) ) ) ) # ( \Add3~9_sumout  & ( !\Add4~9_sumout  & ( (!\Selector31~0_combout  & ((!\Selector36~0_combout ) # (!pcpred_A[4]))) ) ) ) # ( !\Add3~9_sumout  & ( !\Add4~9_sumout  & ( (!\Selector36~0_combout ) # 
// (!pcpred_A[4]) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector31~0_combout ),
	.datad(!pcpred_A[4]),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N3
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \Selector48~1_combout  & ( \Selector48~4_combout  & ( ((\Selector48~3_combout  & \Selector34~0_combout )) # (\Selector51~0_combout ) ) ) ) # ( !\Selector48~1_combout  & ( \Selector48~4_combout  & ( (!\Selector48~2_combout  & 
// (\Selector48~3_combout  & (\Selector34~0_combout ))) # (\Selector48~2_combout  & (((\Selector48~3_combout  & \Selector34~0_combout )) # (\Selector51~0_combout ))) ) ) ) # ( \Selector48~1_combout  & ( !\Selector48~4_combout  ) ) # ( !\Selector48~1_combout  
// & ( !\Selector48~4_combout  ) )

	.dataa(!\Selector48~2_combout ),
	.datab(!\Selector48~3_combout ),
	.datac(!\Selector34~0_combout ),
	.datad(!\Selector51~0_combout ),
	.datae(!\Selector48~1_combout ),
	.dataf(!\Selector48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'hFFFFFFFF035703FF;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N47
dffeas \memaddr_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector48~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4] .is_wysiwyg = "true";
defparam \memaddr_M[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N0
cyclonev_lcell_comb \mem_fwd[8]~43 (
// Equation(s):
// \mem_fwd[8]~43_combout  = ( \SW[8]~input_o  & ( \Equal9~8_combout  & ( (!memaddr_M[4] & (!\ldmem_M~q  & (memaddr_M[8]))) # (memaddr_M[4] & (((!\ldmem_M~q  & memaddr_M[8])) # (\mem_fwd[3]~2_combout ))) ) ) ) # ( !\SW[8]~input_o  & ( \Equal9~8_combout  & ( 
// (!\ldmem_M~q  & memaddr_M[8]) ) ) ) # ( \SW[8]~input_o  & ( !\Equal9~8_combout  & ( (!\ldmem_M~q  & memaddr_M[8]) ) ) ) # ( !\SW[8]~input_o  & ( !\Equal9~8_combout  & ( (!\ldmem_M~q  & memaddr_M[8]) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[8]),
	.datad(!\mem_fwd[3]~2_combout ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\Equal9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~43 .extended_lut = "off";
defparam \mem_fwd[8]~43 .lut_mask = 64'h0C0C0C0C0C0C0C5D;
defparam \mem_fwd[8]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \RSval_D[8]~16_Duplicate (
// Equation(s):
// \RSval_D[8]~16_Duplicate_76  = ( \Selector44~3_combout  & ( \rs_match_M~_Duplicate_2  & ( ((\mem_fwd[8]~87_combout ) # (\rs_match_A~_Duplicate_3 )) # (\mem_fwd[8]~43_combout ) ) ) ) # ( !\Selector44~3_combout  & ( \rs_match_M~_Duplicate_2  & ( 
// (!\rs_match_A~_Duplicate_3  & ((\mem_fwd[8]~87_combout ) # (\mem_fwd[8]~43_combout ))) ) ) ) # ( \Selector44~3_combout  & ( !\rs_match_M~_Duplicate_2  & ( (\rs_match_A~_Duplicate_3 ) # (\Mux23~4_combout ) ) ) ) # ( !\Selector44~3_combout  & ( 
// !\rs_match_M~_Duplicate_2  & ( (\Mux23~4_combout  & !\rs_match_A~_Duplicate_3 ) ) ) )

	.dataa(!\mem_fwd[8]~43_combout ),
	.datab(!\Mux23~4_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\mem_fwd[8]~87_combout ),
	.datae(!\Selector44~3_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[8]~16_Duplicate_76 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[8]~16_Duplicate .extended_lut = "off";
defparam \RSval_D[8]~16_Duplicate .lut_mask = 64'h30303F3F50F05FFF;
defparam \RSval_D[8]~16_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N7
dffeas \PC~56_OTERM517_OTERM613_NEW_REG848 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[8]~16_Duplicate_76 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~56_OTERM517_OTERM613_OTERM849 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~56_OTERM517_OTERM613_NEW_REG848 .is_wysiwyg = "true";
defparam \PC~56_OTERM517_OTERM613_NEW_REG848 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \PC~56_Duplicate_73 (
// Equation(s):
// \PC~56_Duplicate_74  = ( \PC~56_OTERM517_OTERM617  & ( \Add1~49_sumout  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5~DUPLICATE_q )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\PC~56_OTERM517_OTERM615 )))) ) ) ) # ( 
// !\PC~56_OTERM517_OTERM617  & ( \Add1~49_sumout  & ( (\isnop_A~q  & (\PC[31]_OTERM7~DUPLICATE_q  & !\PC~56_OTERM517_OTERM615 )) ) ) ) # ( \PC~56_OTERM517_OTERM617  & ( !\Add1~49_sumout  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q ) # 
// (!\PC~56_OTERM517_OTERM615 )) ) ) ) # ( !\PC~56_OTERM517_OTERM617  & ( !\Add1~49_sumout  & ( (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[31]_OTERM5~DUPLICATE_q )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\PC~56_OTERM517_OTERM615 ))))) ) ) )

	.dataa(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datab(!\isnop_A~q ),
	.datac(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datad(!\PC~56_OTERM517_OTERM615 ),
	.datae(!\PC~56_OTERM517_OTERM617 ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_Duplicate_74 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56_Duplicate_73 .extended_lut = "off";
defparam \PC~56_Duplicate_73 .lut_mask = 64'h1310FFFC0300EFEC;
defparam \PC~56_Duplicate_73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N24
cyclonev_lcell_comb \imem~31_Duplicate (
// Equation(s):
// \imem~31_Duplicate_236  = ( \PC~56_Duplicate_74  & ( \PC~57_Duplicate_71  & ( (!\PC~64_combout  & (!\PC~2_combout  & !\PC~65_combout )) ) ) ) # ( !\PC~56_Duplicate_74  & ( !\PC~57_Duplicate_71  & ( (!\PC~64_combout  & (!\PC~2_combout  & !\PC~65_combout )) 
// ) ) )

	.dataa(gnd),
	.datab(!\PC~64_combout ),
	.datac(!\PC~2_combout ),
	.datad(!\PC~65_combout ),
	.datae(!\PC~56_Duplicate_74 ),
	.dataf(!\PC~57_Duplicate_71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_Duplicate_236 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31_Duplicate .extended_lut = "off";
defparam \imem~31_Duplicate .lut_mask = 64'hC00000000000C000;
defparam \imem~31_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N9
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \imem~34_combout  & ( \imem~31_Duplicate_236  ) ) # ( !\imem~34_combout  & ( (\imem~32_combout  & (!\PC~57_combout  & \imem~31_Duplicate_236 )) ) )

	.dataa(gnd),
	.datab(!\imem~32_combout ),
	.datac(!\PC~57_combout ),
	.datad(!\imem~31_Duplicate_236 ),
	.datae(gnd),
	.dataf(!\imem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h0030003000FF00FF;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N45
cyclonev_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = ( \imem~60_combout  & ( (\imem~31_Duplicate_236  & (!\imem~49_combout  & \imem~55_combout )) ) ) # ( !\imem~60_combout  & ( (\imem~31_Duplicate_236  & !\imem~49_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~31_Duplicate_236 ),
	.datac(!\imem~49_combout ),
	.datad(!\imem~55_combout ),
	.datae(gnd),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~1 .extended_lut = "off";
defparam \WideOr1~1 .lut_mask = 64'h3030303000300030;
defparam \WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N27
cyclonev_lcell_comb \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = ( \imem~41_combout  & ( (\imem~19_combout  & (!\imem~35_combout  & !\WideOr1~1_combout )) ) )

	.dataa(!\imem~19_combout ),
	.datab(gnd),
	.datac(!\imem~35_combout ),
	.datad(!\WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~2 .extended_lut = "off";
defparam \WideOr1~2 .lut_mask = 64'h0000000050005000;
defparam \WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N21
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( \imem~56_combout  & ( (\imem~19_combout  & (\imem~105_combout  & (!\imem~35_combout  & !\imem~41_combout ))) ) ) # ( !\imem~56_combout  & ( (\imem~19_combout  & ((!\imem~105_combout  & (\imem~35_combout  & \imem~41_combout )) # 
// (\imem~105_combout  & (!\imem~35_combout  & !\imem~41_combout )))) ) )

	.dataa(!\imem~19_combout ),
	.datab(!\imem~105_combout ),
	.datac(!\imem~35_combout ),
	.datad(!\imem~41_combout ),
	.datae(gnd),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h1004100410001000;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N12
cyclonev_lcell_comb \WideOr1~3 (
// Equation(s):
// \WideOr1~3_combout  = ( \WideOr1~0_combout  & ( \imem~19_combout  & ( (\imem~49_combout  & ((!\WideOr1~2_combout ) # ((\imem~56_combout  & \imem~61_combout )))) ) ) ) # ( !\WideOr1~0_combout  & ( \imem~19_combout  & ( (!\WideOr1~2_combout ) # 
// ((\imem~49_combout  & (\imem~56_combout  & \imem~61_combout ))) ) ) ) # ( !\WideOr1~0_combout  & ( !\imem~19_combout  & ( !\WideOr1~2_combout  ) ) )

	.dataa(!\WideOr1~2_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\imem~56_combout ),
	.datad(!\imem~61_combout ),
	.datae(!\WideOr1~0_combout ),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~3 .extended_lut = "off";
defparam \WideOr1~3 .lut_mask = 64'hAAAA0000AAAB2223;
defparam \WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas wrreg_A_NEW_REG902(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wrreg_A_OTERM903),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A_NEW_REG902.is_wysiwyg = "true";
defparam wrreg_A_NEW_REG902.power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \destreg_D[1]~4_OTERM923_OTERM1035_NEW_REG1064 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_D[1]~4_OTERM923_OTERM1035_OTERM1065 ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_D[1]~4_OTERM923_OTERM1035_NEW_REG1064 .is_wysiwyg = "true";
defparam \destreg_D[1]~4_OTERM923_OTERM1035_NEW_REG1064 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \destreg_D[0]~3 (
// Equation(s):
// \destreg_D[0]~3_combout  = ( !\destreg_D[1]~4_OTERM923_OTERM1035_OTERM1065  & ( (!wrreg_A_OTERM897 & (\destreg_D[1]~4_OTERM923_OTERM1035_OTERM1067  & (!wrmem_A_OTERM907 & !wrreg_A_OTERM903))) ) )

	.dataa(!wrreg_A_OTERM897),
	.datab(!\destreg_D[1]~4_OTERM923_OTERM1035_OTERM1067 ),
	.datac(!wrmem_A_OTERM907),
	.datad(!wrreg_A_OTERM903),
	.datae(gnd),
	.dataf(!\destreg_D[1]~4_OTERM923_OTERM1035_OTERM1065 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[0]~3 .extended_lut = "off";
defparam \destreg_D[0]~3 .lut_mask = 64'h2000200000000000;
defparam \destreg_D[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N46
dffeas \destreg_D[3]~7_OTERM927_NEW_REG1040 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_D[3]~7_OTERM927_OTERM1041 ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_D[3]~7_OTERM927_NEW_REG1040 .is_wysiwyg = "true";
defparam \destreg_D[3]~7_OTERM927_NEW_REG1040 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \destreg_D[3]~7 (
// Equation(s):
// \destreg_D[3]~7_combout  = ( \destreg_D[3]~7_OTERM927_OTERM1041  & ( \aluin2_A~28_OTERM599_OTERM763  & ( (\destreg_D[0]~3_combout  & wrreg_A_OTERM899) ) ) ) # ( !\destreg_D[3]~7_OTERM927_OTERM1041  & ( \aluin2_A~28_OTERM599_OTERM763  & ( (wrreg_A_OTERM899 
// & ((!wrreg_A_OTERM901) # (\destreg_D[0]~3_combout ))) ) ) ) # ( \destreg_D[3]~7_OTERM927_OTERM1041  & ( !\aluin2_A~28_OTERM599_OTERM763  & ( (\destreg_D[0]~3_combout  & (wrreg_A_OTERM899 & !\aluin2_A[4]_OTERM305 )) ) ) ) # ( 
// !\destreg_D[3]~7_OTERM927_OTERM1041  & ( !\aluin2_A~28_OTERM599_OTERM763  & ( (wrreg_A_OTERM899 & ((!wrreg_A_OTERM901) # ((\destreg_D[0]~3_combout  & !\aluin2_A[4]_OTERM305 )))) ) ) )

	.dataa(!\destreg_D[0]~3_combout ),
	.datab(!wrreg_A_OTERM899),
	.datac(!wrreg_A_OTERM901),
	.datad(!\aluin2_A[4]_OTERM305 ),
	.datae(!\destreg_D[3]~7_OTERM927_OTERM1041 ),
	.dataf(!\aluin2_A~28_OTERM599_OTERM763 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[3]~7 .extended_lut = "off";
defparam \destreg_D[3]~7 .lut_mask = 64'h3130110031311111;
defparam \destreg_D[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N30
cyclonev_lcell_comb \imem~16_Duplicate (
// Equation(s):
// \imem~16_Duplicate_143  = ( \imem~0_combout  & ( \imem~14_combout  & ( (!\PC~57_combout  & (!\imem~15_combout  & !\PC~56_Duplicate_68 )) # (\PC~57_combout  & ((\PC~56_Duplicate_68 ))) ) ) ) # ( \imem~0_combout  & ( !\imem~14_combout  & ( 
// (!\imem~15_combout  & (!\PC~57_combout  & !\PC~56_Duplicate_68 )) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(gnd),
	.datac(!\PC~57_combout ),
	.datad(!\PC~56_Duplicate_68 ),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_Duplicate_143 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16_Duplicate .extended_lut = "off";
defparam \imem~16_Duplicate .lut_mask = 64'h0000A0000000A00F;
defparam \imem~16_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \rt_match_A~0 (
// Equation(s):
// \rt_match_A~0_combout  = ( \imem~13_Duplicate_144  & ( (\isnop_A~q  & (!\destreg_D[2]~6_combout  & (!\destreg_D[3]~7_combout  $ (!\imem~16_Duplicate_143 )))) ) ) # ( !\imem~13_Duplicate_144  & ( (\isnop_A~q  & (\destreg_D[2]~6_combout  & 
// (!\destreg_D[3]~7_combout  $ (!\imem~16_Duplicate_143 )))) ) )

	.dataa(!\destreg_D[3]~7_combout ),
	.datab(!\isnop_A~q ),
	.datac(!\imem~16_Duplicate_143 ),
	.datad(!\destreg_D[2]~6_combout ),
	.datae(gnd),
	.dataf(!\imem~13_Duplicate_144 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_match_A~0 .extended_lut = "off";
defparam \rt_match_A~0 .lut_mask = 64'h0012001212001200;
defparam \rt_match_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N24
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( \imem~16_Duplicate_143  & ( \imem~13_Duplicate_144  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~13_Duplicate_144 ),
	.datae(gnd),
	.dataf(!\imem~16_Duplicate_143 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N48
cyclonev_lcell_comb \rt_match_A~1 (
// Equation(s):
// \rt_match_A~1_combout  = ( \Equal3~0_combout  & ( \imem~5_combout  & ( (\rt_match_A~0_combout  & (!\destreg_D[0]~5_combout  $ (((!\imem~0_combout ) # (\imem~10_combout ))))) ) ) ) # ( !\Equal3~0_combout  & ( \imem~5_combout  & ( (\rt_match_A~0_combout  & 
// (!\destreg_D[0]~5_combout  $ (((!\imem~0_combout ) # (\imem~10_combout ))))) ) ) ) # ( \Equal3~0_combout  & ( !\imem~5_combout  & ( (\destreg_D[0]~5_combout  & (\rt_match_A~0_combout  & ((!\imem~0_combout ) # (\imem~10_combout )))) ) ) ) # ( 
// !\Equal3~0_combout  & ( !\imem~5_combout  & ( (\rt_match_A~0_combout  & (!\destreg_D[0]~5_combout  $ (((!\imem~0_combout ) # (\imem~10_combout ))))) ) ) )

	.dataa(!\destreg_D[0]~5_combout ),
	.datab(!\rt_match_A~0_combout ),
	.datac(!\imem~0_combout ),
	.datad(!\imem~10_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_match_A~1 .extended_lut = "off";
defparam \rt_match_A~1 .lut_mask = 64'h1211101112111211;
defparam \rt_match_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N9
cyclonev_lcell_comb \stall~0_Duplicate_15 (
// Equation(s):
// \stall~0_Duplicate_16  = ( \Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & 
// \rt_match_A~1_combout )) ) ) ) # ( \Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (((!\Equal4~0_combout 
//  & \rt_match_A~1_combout )) # (\rs_match_A~1_combout ))) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\Equal4~0_combout ),
	.datac(!\rt_match_A~1_combout ),
	.datad(!\rs_match_A~1_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_16 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_15 .extended_lut = "off";
defparam \stall~0_Duplicate_15 .lut_mask = 64'h0455040404040404;
defparam \stall~0_Duplicate_15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N0
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \PC~57_combout  ) ) ) # ( !\stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \Add2~81_sumout  ) ) ) # ( \stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & ((\PC~57_combout ))) # (\mispred~0_combout  & (pcpred_A[9])) ) ) ) # ( !\stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~81_sumout ))) # (\mispred~0_combout  & (pcpred_A[9])) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!pcpred_A[9]),
	.datac(!\PC~57_combout ),
	.datad(!\Add2~81_sumout ),
	.datae(!\stall~0_Duplicate_16 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h11BB1B1B00FF0F0F;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N2
dffeas \PC~57_OTERM529_NEW_REG646 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~57_OTERM529_OTERM647 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~57_OTERM529_NEW_REG646 .is_wysiwyg = "true";
defparam \PC~57_OTERM529_NEW_REG646 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N3
cyclonev_lcell_comb \PC~57_Duplicate_75 (
// Equation(s):
// \PC~57_Duplicate_76  = ( \isnop_A~q  & ( \PC~57_OTERM529_OTERM647  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & ((!\PC[31]_OTERM5 ) # ((\Add1~25_sumout )))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~57_OTERM529_OTERM645 )))) ) ) ) # ( !\isnop_A~q  & ( 
// \PC~57_OTERM529_OTERM647  ) ) # ( \isnop_A~q  & ( !\PC~57_OTERM529_OTERM647  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[31]_OTERM5  & ((\Add1~25_sumout )))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~57_OTERM529_OTERM645 )))) ) ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\PC~57_OTERM529_OTERM645 ),
	.datad(!\Add1~25_sumout ),
	.datae(!\isnop_A~q ),
	.dataf(!\PC~57_OTERM529_OTERM647 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_Duplicate_76 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57_Duplicate_75 .extended_lut = "off";
defparam \PC~57_Duplicate_75 .lut_mask = 64'h00000347FFFF8BCF;
defparam \PC~57_Duplicate_75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N12
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( \PC~62_combout  & ( !\PC~57_Duplicate_76  & ( (!\PC~60_combout  & (!\PC~58_combout  $ ((\PC~61_combout )))) # (\PC~60_combout  & ((!\PC~61_combout  & ((!\PC~59_combout ))) # (\PC~61_combout  & ((!\PC~58_combout ) # (\PC~59_combout 
// ))))) ) ) ) # ( !\PC~62_combout  & ( !\PC~57_Duplicate_76  & ( (!\PC~58_combout  & ((!\PC~61_combout  $ (\PC~60_combout )) # (\PC~59_combout ))) # (\PC~58_combout  & ((!\PC~61_combout ) # ((!\PC~59_combout ) # (\PC~60_combout )))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'hD7EF9E9300000000;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N42
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( \PC~61_combout  & ( \PC~57_Duplicate_76  & ( (!\PC~60_combout  & (!\PC~62_combout  & !\PC~58_combout )) ) ) ) # ( !\PC~61_combout  & ( \PC~57_Duplicate_76  & ( (!\PC~60_combout  & (!\PC~62_combout  & (!\PC~58_combout  & 
// \PC~59_combout ))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h0000000000808080;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N39
cyclonev_lcell_comb \PC~57_Duplicate_77 (
// Equation(s):
// \PC~57_Duplicate_78  = ( \Add1~25_sumout  & ( \PC~57_OTERM529_OTERM647  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC~57_OTERM529_OTERM645 )) ) ) ) # ( !\Add1~25_sumout  & ( \PC~57_OTERM529_OTERM647  & ( (!\isnop_A~q ) # 
// ((!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5~DUPLICATE_q )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~57_OTERM529_OTERM645 )))) ) ) ) # ( \Add1~25_sumout  & ( !\PC~57_OTERM529_OTERM647  & ( (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & 
// (\PC[31]_OTERM5~DUPLICATE_q )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~57_OTERM529_OTERM645 ))))) ) ) ) # ( !\Add1~25_sumout  & ( !\PC~57_OTERM529_OTERM647  & ( (\isnop_A~q  & (\PC~57_OTERM529_OTERM645  & \PC[31]_OTERM7~DUPLICATE_q )) ) ) )

	.dataa(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datab(!\isnop_A~q ),
	.datac(!\PC~57_OTERM529_OTERM645 ),
	.datad(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datae(!\Add1~25_sumout ),
	.dataf(!\PC~57_OTERM529_OTERM647 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_Duplicate_78 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57_Duplicate_77 .extended_lut = "off";
defparam \PC~57_Duplicate_77 .lut_mask = 64'h00031103EECFFFCF;
defparam \PC~57_Duplicate_77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N54
cyclonev_lcell_comb \imem~90_Duplicate (
// Equation(s):
// \imem~90_Duplicate_233  = ( \PC~62_combout  & ( \PC~57_Duplicate_78  & ( ((!\PC~59_combout ) # (!\PC~58_combout  $ (!\PC~60_combout ))) # (\PC~61_combout ) ) ) ) # ( !\PC~62_combout  & ( \PC~57_Duplicate_78  & ( (!\PC~60_combout ) # ((!\PC~58_combout  & 
// ((\PC~59_combout ) # (\PC~61_combout ))) # (\PC~58_combout  & ((!\PC~61_combout ) # (!\PC~59_combout )))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_Duplicate_78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_Duplicate_233 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90_Duplicate .extended_lut = "off";
defparam \imem~90_Duplicate .lut_mask = 64'h00000000F7FEFF7B;
defparam \imem~90_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N24
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( \PC~62_combout  & ( !\PC~57_Duplicate_76  & ( (!\PC~61_combout  & ((!\PC~60_combout ) # (!\PC~58_combout  $ (\PC~59_combout )))) # (\PC~61_combout  & (((\PC~59_combout ) # (\PC~60_combout )))) ) ) ) # ( !\PC~62_combout  & ( 
// !\PC~57_Duplicate_76  & ( (!\PC~61_combout ) # ((!\PC~58_combout  & (!\PC~60_combout  $ (!\PC~59_combout ))) # (\PC~58_combout  & ((!\PC~59_combout ) # (\PC~60_combout )))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'hDFEDCBF700000000;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N30
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( \imem~90_Duplicate_233  & ( \imem~93_combout  & ( (!\PC~55_combout  & (!\imem~91_combout  & (!\PC~56_combout ))) # (\PC~55_combout  & (((\PC~56_combout  & !\imem~92_combout )))) ) ) ) # ( !\imem~90_Duplicate_233  & ( \imem~93_combout 
//  & ( (!\PC~55_combout  & ((!\imem~91_combout ) # ((\PC~56_combout )))) # (\PC~55_combout  & (((\PC~56_combout  & !\imem~92_combout )))) ) ) ) # ( \imem~90_Duplicate_233  & ( !\imem~93_combout  & ( (!\PC~55_combout  & (!\imem~91_combout  & (!\PC~56_combout 
// ))) # (\PC~55_combout  & (((!\PC~56_combout ) # (!\imem~92_combout )))) ) ) ) # ( !\imem~90_Duplicate_233  & ( !\imem~93_combout  & ( (!\PC~55_combout  & ((!\imem~91_combout ) # ((\PC~56_combout )))) # (\PC~55_combout  & (((!\PC~56_combout ) # 
// (!\imem~92_combout )))) ) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\imem~91_combout ),
	.datac(!\PC~56_combout ),
	.datad(!\imem~92_combout ),
	.datae(!\imem~90_Duplicate_233 ),
	.dataf(!\imem~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'hDFDAD5D08F8A8580;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N30
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( \PC~65_combout  & ( \imem~94_combout  ) ) # ( !\PC~65_combout  & ( \imem~94_combout  ) ) # ( \PC~65_combout  & ( !\imem~94_combout  ) ) # ( !\PC~65_combout  & ( !\imem~94_combout  & ( (\PC~2_combout ) # (\PC~64_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PC~64_combout ),
	.datac(!\PC~2_combout ),
	.datad(gnd),
	.datae(!\PC~65_combout ),
	.dataf(!\imem~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N22
dffeas \PC~57_OTERM529_NEW_REG644 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~57_OTERM529_OTERM645 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~57_OTERM529_NEW_REG644 .is_wysiwyg = "true";
defparam \PC~57_OTERM529_NEW_REG644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N36
cyclonev_lcell_comb \PC~57_Duplicate (
// Equation(s):
// \PC~57_Duplicate_71  = ( \Add1~25_sumout  & ( \PC~57_OTERM529_OTERM647  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC~57_OTERM529_OTERM645 )) ) ) ) # ( !\Add1~25_sumout  & ( \PC~57_OTERM529_OTERM647  & ( (!\isnop_A~q ) # 
// ((!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5~DUPLICATE_q )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~57_OTERM529_OTERM645 )))) ) ) ) # ( \Add1~25_sumout  & ( !\PC~57_OTERM529_OTERM647  & ( (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & 
// (\PC[31]_OTERM5~DUPLICATE_q )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~57_OTERM529_OTERM645 ))))) ) ) ) # ( !\Add1~25_sumout  & ( !\PC~57_OTERM529_OTERM647  & ( (\isnop_A~q  & (\PC[31]_OTERM7~DUPLICATE_q  & \PC~57_OTERM529_OTERM645 )) ) ) )

	.dataa(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datab(!\isnop_A~q ),
	.datac(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datad(!\PC~57_OTERM529_OTERM645 ),
	.datae(!\Add1~25_sumout ),
	.dataf(!\PC~57_OTERM529_OTERM647 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_Duplicate_71 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57_Duplicate .extended_lut = "off";
defparam \PC~57_Duplicate .lut_mask = 64'h00031013ECEFFCFF;
defparam \PC~57_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N3
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( !\PC~64_combout  & ( !\PC~2_combout  & ( (!\PC~65_combout  & (!\PC~57_Duplicate_71  $ (\PC~56_Duplicate_74 ))) ) ) )

	.dataa(!\PC~57_Duplicate_71 ),
	.datab(!\PC~56_Duplicate_74 ),
	.datac(gnd),
	.datad(!\PC~65_combout ),
	.datae(!\PC~64_combout ),
	.dataf(!\PC~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h9900000000000000;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N39
cyclonev_lcell_comb \imem~108_Duplicate (
// Equation(s):
// \imem~108_Duplicate_234  = ( \PC~59_combout  & ( (!\PC~61_combout  & (!\PC~60_combout  & \PC~55_combout )) ) ) # ( !\PC~59_combout  & ( (!\PC~61_combout  & (\PC~60_combout  & !\PC~55_combout )) ) )

	.dataa(gnd),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~55_combout ),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_Duplicate_234 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108_Duplicate .extended_lut = "off";
defparam \imem~108_Duplicate .lut_mask = 64'h0C000C0000C000C0;
defparam \imem~108_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N45
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \imem~108_Duplicate_234  & ( (!\PC~58_combout  & (!\PC~62_combout  & \PC~57_combout )) ) )

	.dataa(!\PC~58_combout ),
	.datab(gnd),
	.datac(!\PC~62_combout ),
	.datad(!\PC~57_combout ),
	.datae(gnd),
	.dataf(!\imem~108_Duplicate_234 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'h0000000000A000A0;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N18
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( \PC~59_combout  & ( (\PC~60_combout  & (!\PC~61_combout  & \PC~55_combout )) ) ) # ( !\PC~59_combout  & ( (!\PC~60_combout  & (\PC~61_combout  & \PC~55_combout )) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~61_combout ),
	.datac(gnd),
	.datad(!\PC~55_combout ),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'h0022002200440044;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N0
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \PC~59_combout  & ( (!\PC~61_combout  & (!\PC~55_combout  & !\PC~60_combout )) ) ) # ( !\PC~59_combout  & ( (\PC~60_combout  & (!\PC~61_combout  $ (!\PC~55_combout ))) ) )

	.dataa(gnd),
	.datab(!\PC~61_combout ),
	.datac(!\PC~55_combout ),
	.datad(!\PC~60_combout ),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h003C003CC000C000;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N30
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( \PC~58_combout  & ( (!\PC~57_combout  & (\PC~62_combout  & \imem~57_combout )) ) ) # ( !\PC~58_combout  & ( (!\PC~57_combout  & (\PC~62_combout  & \imem~110_combout )) ) )

	.dataa(!\PC~57_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\imem~110_combout ),
	.datad(!\imem~57_combout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h0202020200220022;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N51
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( \imem~111_combout  & ( \imem~31_combout  ) ) # ( !\imem~111_combout  & ( (\imem~31_combout  & ((\imem~109_combout ) # (\imem~59_combout ))) ) )

	.dataa(!\imem~59_combout ),
	.datab(gnd),
	.datac(!\imem~31_combout ),
	.datad(!\imem~109_combout ),
	.datae(gnd),
	.dataf(!\imem~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N26
dffeas \PC~64_OTERM535_NEW_REG662 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~64_OTERM535_OTERM663 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~64_OTERM535_NEW_REG662 .is_wysiwyg = "true";
defparam \PC~64_OTERM535_NEW_REG662 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N54
cyclonev_lcell_comb \PC~52 (
// Equation(s):
// \PC~52_combout  = ( \stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \PC~64_combout  ) ) ) # ( !\stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \Add2~77_sumout  ) ) ) # ( \stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~64_combout )) # (\mispred~0_combout  & ((pcpred_A[10]))) ) ) ) # ( !\stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~77_sumout ))) # (\mispred~0_combout  & (pcpred_A[10])) ) ) )

	.dataa(!\PC~64_combout ),
	.datab(!\mispred~0_combout ),
	.datac(!pcpred_A[10]),
	.datad(!\Add2~77_sumout ),
	.datae(!\stall~0_combout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~52 .extended_lut = "off";
defparam \PC~52 .lut_mask = 64'h03CF474700FF5555;
defparam \PC~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N56
dffeas \PC~64_OTERM535_NEW_REG664 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~64_OTERM535_OTERM665 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~64_OTERM535_NEW_REG664 .is_wysiwyg = "true";
defparam \PC~64_OTERM535_NEW_REG664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N12
cyclonev_lcell_comb \PC~64 (
// Equation(s):
// \PC~64_combout  = ( \PC[31]_OTERM5  & ( \Add1~9_sumout  & ( (!\isnop_A~q  & (((\PC~64_OTERM535_OTERM665 )))) # (\isnop_A~q  & (((!\PC[31]_OTERM7~DUPLICATE_q )) # (\PC~64_OTERM535_OTERM663 ))) ) ) ) # ( !\PC[31]_OTERM5  & ( \Add1~9_sumout  & ( (!\isnop_A~q 
//  & (((\PC~64_OTERM535_OTERM665 )))) # (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~64_OTERM535_OTERM665 ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (\PC~64_OTERM535_OTERM663 )))) ) ) ) # ( \PC[31]_OTERM5  & ( !\Add1~9_sumout  & ( (!\isnop_A~q  & 
// (((\PC~64_OTERM535_OTERM665 )))) # (\isnop_A~q  & (\PC~64_OTERM535_OTERM663  & (\PC[31]_OTERM7~DUPLICATE_q ))) ) ) ) # ( !\PC[31]_OTERM5  & ( !\Add1~9_sumout  & ( (!\isnop_A~q  & (((\PC~64_OTERM535_OTERM665 )))) # (\isnop_A~q  & 
// ((!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~64_OTERM535_OTERM665 ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (\PC~64_OTERM535_OTERM663 )))) ) ) )

	.dataa(!\PC~64_OTERM535_OTERM663 ),
	.datab(!\isnop_A~q ),
	.datac(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datad(!\PC~64_OTERM535_OTERM665 ),
	.datae(!\PC[31]_OTERM5 ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~64 .extended_lut = "off";
defparam \PC~64 .lut_mask = 64'h01FD01CD01FD31FD;
defparam \PC~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N36
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( \PC~62_combout  & ( \PC~57_Duplicate_76  & ( (!\PC~58_combout ) # (((!\PC~60_combout ) # (!\PC~59_combout )) # (\PC~61_combout )) ) ) ) # ( !\PC~62_combout  & ( \PC~57_Duplicate_76  & ( (((\PC~60_combout  & \PC~59_combout )) # 
// (\PC~61_combout )) # (\PC~58_combout ) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h00000000777FFFFB;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N0
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( \PC~62_combout  & ( !\PC~57_Duplicate_76  & ( (!\PC~60_combout  & ((!\PC~59_combout ) # (!\PC~58_combout  $ (\PC~61_combout )))) # (\PC~60_combout  & ((!\PC~58_combout  $ (!\PC~61_combout )) # (\PC~59_combout ))) ) ) ) # ( 
// !\PC~62_combout  & ( !\PC~57_Duplicate_76  & ( (!\PC~59_combout ) # ((!\PC~58_combout  & ((!\PC~60_combout ) # (\PC~61_combout ))) # (\PC~58_combout  & ((!\PC~61_combout ) # (\PC~60_combout )))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'hFFE7F69F00000000;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N6
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( \PC~62_combout  & ( !\PC~57_Duplicate_76  & ( (!\PC~61_combout  & ((!\PC~60_combout ) # (!\PC~58_combout  $ (\PC~59_combout )))) # (\PC~61_combout  & (((!\PC~59_combout ) # (\PC~60_combout )))) ) ) ) # ( !\PC~62_combout  & ( 
// !\PC~57_Duplicate_76  & ( (!\PC~58_combout ) # ((!\PC~61_combout ) # ((!\PC~60_combout ) # (\PC~59_combout ))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_Duplicate_76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'hFEFFFBC700000000;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N18
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( \imem~114_combout  & ( \imem~115_combout  & ( (\PC~56_combout  & ((!\PC~55_combout  & (!\imem~113_combout )) # (\PC~55_combout  & ((!\imem~92_combout ))))) ) ) ) # ( !\imem~114_combout  & ( \imem~115_combout  & ( (!\PC~55_combout  & 
// ((!\PC~56_combout ) # ((!\imem~113_combout )))) # (\PC~55_combout  & (\PC~56_combout  & ((!\imem~92_combout )))) ) ) ) # ( \imem~114_combout  & ( !\imem~115_combout  & ( (!\PC~55_combout  & (\PC~56_combout  & (!\imem~113_combout ))) # (\PC~55_combout  & 
// ((!\PC~56_combout ) # ((!\imem~92_combout )))) ) ) ) # ( !\imem~114_combout  & ( !\imem~115_combout  & ( (!\PC~56_combout ) # ((!\PC~55_combout  & (!\imem~113_combout )) # (\PC~55_combout  & ((!\imem~92_combout )))) ) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\PC~56_combout ),
	.datac(!\imem~113_combout ),
	.datad(!\imem~92_combout ),
	.datae(!\imem~114_combout ),
	.dataf(!\imem~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'hFDEC7564B9A83120;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N18
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( \PC~65_combout  & ( \imem~116_combout  ) ) # ( !\PC~65_combout  & ( \imem~116_combout  ) ) # ( \PC~65_combout  & ( !\imem~116_combout  ) ) # ( !\PC~65_combout  & ( !\imem~116_combout  & ( (\PC~64_combout ) # (\PC~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~2_combout ),
	.datad(!\PC~64_combout ),
	.datae(!\PC~65_combout ),
	.dataf(!\imem~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'h0FFFFFFFFFFFFFFF;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \PC~62_OTERM541_NEW_REG680 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~62_OTERM541_OTERM681 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~62_OTERM541_NEW_REG680 .is_wysiwyg = "true";
defparam \PC~62_OTERM541_NEW_REG680 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N6
cyclonev_lcell_comb \PC~62 (
// Equation(s):
// \PC~62_combout  = ( \Add1~29_sumout  & ( \PC[31]_OTERM7~DUPLICATE_q  & ( (!\isnop_A~q  & (\PC~62_OTERM541_OTERM683 )) # (\isnop_A~q  & ((\PC~62_OTERM541_OTERM681 ))) ) ) ) # ( !\Add1~29_sumout  & ( \PC[31]_OTERM7~DUPLICATE_q  & ( (!\isnop_A~q  & 
// (\PC~62_OTERM541_OTERM683 )) # (\isnop_A~q  & ((\PC~62_OTERM541_OTERM681 ))) ) ) ) # ( \Add1~29_sumout  & ( !\PC[31]_OTERM7~DUPLICATE_q  & ( ((\isnop_A~q  & \PC[31]_OTERM5 )) # (\PC~62_OTERM541_OTERM683 ) ) ) ) # ( !\Add1~29_sumout  & ( 
// !\PC[31]_OTERM7~DUPLICATE_q  & ( (\PC~62_OTERM541_OTERM683  & ((!\isnop_A~q ) # (!\PC[31]_OTERM5 ))) ) ) )

	.dataa(!\PC~62_OTERM541_OTERM683 ),
	.datab(!\isnop_A~q ),
	.datac(!\PC~62_OTERM541_OTERM681 ),
	.datad(!\PC[31]_OTERM5 ),
	.datae(!\Add1~29_sumout ),
	.dataf(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~62 .extended_lut = "off";
defparam \PC~62 .lut_mask = 64'h5544557747474747;
defparam \PC~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \PC~58_combout  & ( \PC~57_combout  & ( (!\PC~60_combout  & ((!\PC~62_combout ) # ((!\PC~59_combout  & !\PC~61_combout )))) # (\PC~60_combout  & (!\PC~61_combout  $ (((\PC~59_combout  & \PC~62_combout ))))) ) ) ) # ( !\PC~58_combout  
// & ( \PC~57_combout  & ( (!\PC~59_combout  & (((\PC~60_combout  & \PC~61_combout )) # (\PC~62_combout ))) # (\PC~59_combout  & ((!\PC~60_combout  & (\PC~61_combout )) # (\PC~60_combout  & ((!\PC~61_combout ) # (!\PC~62_combout ))))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~58_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h0000000017DEFAC1;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \PC~58_combout  & ( !\PC~57_combout  & ( (!\PC~60_combout  & (!\PC~62_combout  & ((!\PC~61_combout ) # (\PC~59_combout )))) ) ) )

	.dataa(!\PC~60_combout ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~61_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~58_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h0000A20000000000;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N12
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \PC~62_combout  & ( !\PC~57_combout  & ( (!\PC~58_combout  & (((\PC~60_combout )))) # (\PC~58_combout  & ((!\PC~59_combout  & ((\PC~60_combout ))) # (\PC~59_combout  & (!\PC~61_combout )))) ) ) ) # ( !\PC~62_combout  & ( 
// !\PC~57_combout  & ( (\PC~60_combout  & (\PC~58_combout  & \PC~59_combout )) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~62_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h0003333A00000000;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \PC~56_Duplicate_70  & ( \imem~73_combout  & ( (!\PC~55_combout  & (\imem~71_combout )) # (\PC~55_combout  & ((\imem~68_combout ))) ) ) ) # ( !\PC~56_Duplicate_70  & ( \imem~73_combout  & ( (\imem~72_combout ) # (\PC~55_combout ) ) ) 
// ) # ( \PC~56_Duplicate_70  & ( !\imem~73_combout  & ( (!\PC~55_combout  & (\imem~71_combout )) # (\PC~55_combout  & ((\imem~68_combout ))) ) ) ) # ( !\PC~56_Duplicate_70  & ( !\imem~73_combout  & ( (!\PC~55_combout  & \imem~72_combout ) ) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\imem~71_combout ),
	.datac(!\imem~68_combout ),
	.datad(!\imem~72_combout ),
	.datae(!\PC~56_Duplicate_70 ),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h00AA272755FF2727;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N45
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \imem~87_combout  & ( \imem~89_combout  & ( \regs[4][2]~q  ) ) ) # ( !\imem~87_combout  & ( \imem~89_combout  & ( \regs[12][2]~q  ) ) ) # ( \imem~87_combout  & ( !\imem~89_combout  & ( \regs[0][2]~q  ) ) ) # ( !\imem~87_combout  & ( 
// !\imem~89_combout  & ( \regs[8][2]~q  ) ) )

	.dataa(!\regs[0][2]~q ),
	.datab(!\regs[12][2]~q ),
	.datac(!\regs[4][2]~q ),
	.datad(!\regs[8][2]~q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \regs[15][2]~q  & ( \imem~89_combout  & ( (!\imem~87_combout ) # (\regs[7][2]~q ) ) ) ) # ( !\regs[15][2]~q  & ( \imem~89_combout  & ( (\regs[7][2]~q  & \imem~87_combout ) ) ) ) # ( \regs[15][2]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & (\regs[11][2]~q )) # (\imem~87_combout  & ((\regs[3][2]~q ))) ) ) ) # ( !\regs[15][2]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & (\regs[11][2]~q )) # (\imem~87_combout  & ((\regs[3][2]~q ))) ) ) )

	.dataa(!\regs[11][2]~q ),
	.datab(!\regs[3][2]~q ),
	.datac(!\regs[7][2]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[15][2]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N41
dffeas \regs[10][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \regs[14][2]~q  & ( \imem~87_combout  & ( (!\imem~89_combout  & (\regs[2][2]~q )) # (\imem~89_combout  & ((\regs[6][2]~q ))) ) ) ) # ( !\regs[14][2]~q  & ( \imem~87_combout  & ( (!\imem~89_combout  & (\regs[2][2]~q )) # 
// (\imem~89_combout  & ((\regs[6][2]~q ))) ) ) ) # ( \regs[14][2]~q  & ( !\imem~87_combout  & ( (\regs[10][2]~q ) # (\imem~89_combout ) ) ) ) # ( !\regs[14][2]~q  & ( !\imem~87_combout  & ( (!\imem~89_combout  & \regs[10][2]~q ) ) ) )

	.dataa(!\imem~89_combout ),
	.datab(!\regs[10][2]~q ),
	.datac(!\regs[2][2]~q ),
	.datad(!\regs[6][2]~q ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N54
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \regs[5][2]~q  & ( \imem~89_combout  & ( (\imem~87_combout ) # (\regs[13][2]~q ) ) ) ) # ( !\regs[5][2]~q  & ( \imem~89_combout  & ( (\regs[13][2]~q  & !\imem~87_combout ) ) ) ) # ( \regs[5][2]~q  & ( !\imem~89_combout  & ( 
// (!\imem~87_combout  & ((\regs[9][2]~q ))) # (\imem~87_combout  & (\regs[1][2]~q )) ) ) ) # ( !\regs[5][2]~q  & ( !\imem~89_combout  & ( (!\imem~87_combout  & ((\regs[9][2]~q ))) # (\imem~87_combout  & (\regs[1][2]~q )) ) ) )

	.dataa(!\regs[13][2]~q ),
	.datab(!\regs[1][2]~q ),
	.datac(!\regs[9][2]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[5][2]~q ),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~2_combout  & ( \Mux29~1_combout  & ( (!\imem~88_combout  & (((\imem~135_combout )) # (\Mux29~0_combout ))) # (\imem~88_combout  & (((!\imem~135_combout ) # (\Mux29~3_combout )))) ) ) ) # ( !\Mux29~2_combout  & ( 
// \Mux29~1_combout  & ( (!\imem~88_combout  & (\Mux29~0_combout  & (!\imem~135_combout ))) # (\imem~88_combout  & (((!\imem~135_combout ) # (\Mux29~3_combout )))) ) ) ) # ( \Mux29~2_combout  & ( !\Mux29~1_combout  & ( (!\imem~88_combout  & 
// (((\imem~135_combout )) # (\Mux29~0_combout ))) # (\imem~88_combout  & (((\imem~135_combout  & \Mux29~3_combout )))) ) ) ) # ( !\Mux29~2_combout  & ( !\Mux29~1_combout  & ( (!\imem~88_combout  & (\Mux29~0_combout  & (!\imem~135_combout ))) # 
// (\imem~88_combout  & (((\imem~135_combout  & \Mux29~3_combout )))) ) ) )

	.dataa(!\imem~88_combout ),
	.datab(!\Mux29~0_combout ),
	.datac(!\imem~135_combout ),
	.datad(!\Mux29~3_combout ),
	.datae(!\Mux29~2_combout ),
	.dataf(!\Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \RSval_D[2]~5_Duplicate (
// Equation(s):
// \RSval_D[2]~5_Duplicate_73  = ( \mem_fwd[2]~51_combout  & ( \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\mem_fwd[2]~75_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector50~4_combout ))) ) ) ) # ( !\mem_fwd[2]~51_combout  & ( 
// \rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3 ) # (\Selector50~4_combout ) ) ) ) # ( \mem_fwd[2]~51_combout  & ( !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\Mux29~4_combout )) # (\rs_match_A~_Duplicate_3  & 
// ((\Selector50~4_combout ))) ) ) ) # ( !\mem_fwd[2]~51_combout  & ( !\rs_match_M~_Duplicate_2  & ( (!\rs_match_A~_Duplicate_3  & (\Mux29~4_combout )) # (\rs_match_A~_Duplicate_3  & ((\Selector50~4_combout ))) ) ) )

	.dataa(!\Mux29~4_combout ),
	.datab(!\mem_fwd[2]~75_combout ),
	.datac(!\rs_match_A~_Duplicate_3 ),
	.datad(!\Selector50~4_combout ),
	.datae(!\mem_fwd[2]~51_combout ),
	.dataf(!\rs_match_M~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[2]~5_Duplicate_73 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[2]~5_Duplicate .extended_lut = "off";
defparam \RSval_D[2]~5_Duplicate .lut_mask = 64'h505F505FF0FF303F;
defparam \RSval_D[2]~5_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \PC~61_OTERM543_OTERM685_NEW_REG826 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[2]~5_Duplicate_73 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~61_OTERM543_OTERM685_OTERM827 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~61_OTERM543_OTERM685_NEW_REG826 .is_wysiwyg = "true";
defparam \PC~61_OTERM543_OTERM685_NEW_REG826 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \PC~61 (
// Equation(s):
// \PC~61_combout  = ( \Add1~33_sumout  & ( \isnop_A~q  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~61_OTERM543_OTERM689 )) # (\PC[31]_OTERM5 ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~61_OTERM543_OTERM687 )))) ) ) ) # ( !\Add1~33_sumout  & ( \isnop_A~q  & ( 
// (!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5  & ((\PC~61_OTERM543_OTERM689 )))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~61_OTERM543_OTERM687 )))) ) ) ) # ( \Add1~33_sumout  & ( !\isnop_A~q  & ( \PC~61_OTERM543_OTERM689  ) ) ) # ( !\Add1~33_sumout  & ( 
// !\isnop_A~q  & ( \PC~61_OTERM543_OTERM689  ) ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\PC~61_OTERM543_OTERM687 ),
	.datad(!\PC~61_OTERM543_OTERM689 ),
	.datae(!\Add1~33_sumout ),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~61 .extended_lut = "off";
defparam \PC~61 .lut_mask = 64'h00FF00FF038B47CF;
defparam \PC~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N3
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \PC~59_combout  ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( \PC~59_combout  ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~59_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N0
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \PC~59_combout  ) ) ) # ( !\stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \Add2~17_sumout  ) ) ) # ( \stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & ((\PC~59_combout ))) # (\mispred~0_combout  & (pcpred_A[3])) ) ) ) # ( !\stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (\Add2~17_sumout )) # (\mispred~0_combout  & ((pcpred_A[3]))) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\Add2~17_sumout ),
	.datac(!pcpred_A[3]),
	.datad(!\PC~59_combout ),
	.datae(!\stall~0_combout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h272705AF333300FF;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N2
dffeas \PC~59_OTERM539_NEW_REG676 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~59_OTERM539_OTERM677 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~59_OTERM539_NEW_REG676 .is_wysiwyg = "true";
defparam \PC~59_OTERM539_NEW_REG676 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N4
dffeas \PC~59_OTERM539_NEW_REG674 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~59_OTERM539_OTERM675 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~59_OTERM539_NEW_REG674 .is_wysiwyg = "true";
defparam \PC~59_OTERM539_NEW_REG674 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \PC~59 (
// Equation(s):
// \PC~59_combout  = ( \PC~59_OTERM539_OTERM675  & ( \Add1~41_sumout  & ( ((\isnop_A~q  & ((\PC[31]_OTERM5 ) # (\PC[31]_OTERM7~DUPLICATE_q )))) # (\PC~59_OTERM539_OTERM677 ) ) ) ) # ( !\PC~59_OTERM539_OTERM675  & ( \Add1~41_sumout  & ( (!\isnop_A~q  & 
// (\PC~59_OTERM539_OTERM677 )) # (\isnop_A~q  & (!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC[31]_OTERM5 ) # (\PC~59_OTERM539_OTERM677 )))) ) ) ) # ( \PC~59_OTERM539_OTERM675  & ( !\Add1~41_sumout  & ( (!\isnop_A~q  & (\PC~59_OTERM539_OTERM677 )) # (\isnop_A~q  & 
// (((\PC~59_OTERM539_OTERM677  & !\PC[31]_OTERM5 )) # (\PC[31]_OTERM7~DUPLICATE_q ))) ) ) ) # ( !\PC~59_OTERM539_OTERM675  & ( !\Add1~41_sumout  & ( (\PC~59_OTERM539_OTERM677  & ((!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q  & !\PC[31]_OTERM5 )))) ) ) )

	.dataa(!\PC~59_OTERM539_OTERM677 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\PC[31]_OTERM5 ),
	.datad(!\isnop_A~q ),
	.datae(!\PC~59_OTERM539_OTERM675 ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~59 .extended_lut = "off";
defparam \PC~59 .lut_mask = 64'h55405573554C557F;
defparam \PC~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \PC~60_combout  ) + ( GND ) + ( \Add2~18  ))
// \Add2~10  = CARRY(( \PC~60_combout  ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N7
dffeas \PC~60_OTERM533_NEW_REG656 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~60_OTERM533_OTERM657 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~60_OTERM533_NEW_REG656 .is_wysiwyg = "true";
defparam \PC~60_OTERM533_NEW_REG656 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N12
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \PC~60_combout  ) ) ) # ( !\stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \Add2~9_sumout  ) ) ) # ( \stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~60_combout )) # (\mispred~0_combout  & ((pcpred_A[4]))) ) ) ) # ( !\stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (\Add2~9_sumout )) # (\mispred~0_combout  & ((pcpred_A[4]))) ) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(!\mispred~0_combout ),
	.datac(!\PC~60_combout ),
	.datad(!pcpred_A[4]),
	.datae(!\stall~0_combout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h44770C3F55550F0F;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \PC~60_OTERM533_NEW_REG658 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~60_OTERM533_OTERM659 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~60_OTERM533_NEW_REG658 .is_wysiwyg = "true";
defparam \PC~60_OTERM533_NEW_REG658 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N30
cyclonev_lcell_comb \PC~60 (
// Equation(s):
// \PC~60_combout  = ( \PC~60_OTERM533_OTERM659  & ( \Add1~37_sumout  & ( (!\PC[31]_OTERM7~DUPLICATE_q ) # ((!\isnop_A~q ) # (\PC~60_OTERM533_OTERM657 )) ) ) ) # ( !\PC~60_OTERM533_OTERM659  & ( \Add1~37_sumout  & ( (\isnop_A~q  & 
// ((!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[31]_OTERM5 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~60_OTERM533_OTERM657 ))))) ) ) ) # ( \PC~60_OTERM533_OTERM659  & ( !\Add1~37_sumout  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5 )) # 
// (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~60_OTERM533_OTERM657 )))) ) ) ) # ( !\PC~60_OTERM533_OTERM659  & ( !\Add1~37_sumout  & ( (\PC[31]_OTERM7~DUPLICATE_q  & (\PC~60_OTERM533_OTERM657  & \isnop_A~q )) ) ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\PC~60_OTERM533_OTERM657 ),
	.datad(!\isnop_A~q ),
	.datae(!\PC~60_OTERM533_OTERM659 ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~60 .extended_lut = "off";
defparam \PC~60 .lut_mask = 64'h0003FF8B0047FFCF;
defparam \PC~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \PC~58_combout  ) ) ) # ( !\stall~0_combout  & ( \Selector52~21_Duplicate_27  & ( \Add2~1_sumout  ) ) ) # ( \stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~58_combout )) # (\mispred~0_combout  & ((pcpred_A[5]))) ) ) ) # ( !\stall~0_combout  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & (\Add2~1_sumout )) # (\mispred~0_combout  & ((pcpred_A[5]))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\Add2~1_sumout ),
	.datac(!\mispred~0_combout ),
	.datad(!pcpred_A[5]),
	.datae(!\stall~0_combout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h303F505F33335555;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N20
dffeas \PC~58_OTERM531_NEW_REG652 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~58_OTERM531_OTERM653 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~58_OTERM531_NEW_REG652 .is_wysiwyg = "true";
defparam \PC~58_OTERM531_NEW_REG652 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \PC~58_OTERM531_NEW_REG650 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~58_OTERM531_OTERM651 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~58_OTERM531_NEW_REG650 .is_wysiwyg = "true";
defparam \PC~58_OTERM531_NEW_REG650 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N54
cyclonev_lcell_comb \PC~58 (
// Equation(s):
// \PC~58_combout  = ( \PC[31]_OTERM5  & ( \Add1~45_sumout  & ( (!\isnop_A~q  & (\PC~58_OTERM531_OTERM653 )) # (\isnop_A~q  & (((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC~58_OTERM531_OTERM651 )))) ) ) ) # ( !\PC[31]_OTERM5  & ( \Add1~45_sumout  & ( 
// (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC~58_OTERM531_OTERM653 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\isnop_A~q  & (\PC~58_OTERM531_OTERM653 )) # (\isnop_A~q  & ((\PC~58_OTERM531_OTERM651 ))))) ) ) ) # ( \PC[31]_OTERM5  & ( !\Add1~45_sumout  & ( (!\isnop_A~q  
// & (\PC~58_OTERM531_OTERM653 )) # (\isnop_A~q  & (((\PC[31]_OTERM7~DUPLICATE_q  & \PC~58_OTERM531_OTERM651 )))) ) ) ) # ( !\PC[31]_OTERM5  & ( !\Add1~45_sumout  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC~58_OTERM531_OTERM653 )) # (\PC[31]_OTERM7~DUPLICATE_q  
// & ((!\isnop_A~q  & (\PC~58_OTERM531_OTERM653 )) # (\isnop_A~q  & ((\PC~58_OTERM531_OTERM651 ))))) ) ) )

	.dataa(!\PC~58_OTERM531_OTERM653 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\PC~58_OTERM531_OTERM651 ),
	.datad(!\isnop_A~q ),
	.datae(!\PC[31]_OTERM5 ),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~58 .extended_lut = "off";
defparam \PC~58 .lut_mask = 64'h55475503554755CF;
defparam \PC~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N24
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \PC~61_combout  & ( !\PC~57_combout  & ( (!\PC~56_combout  & (!\PC~60_combout  & (!\PC~59_combout  & !\PC~62_combout ))) ) ) )

	.dataa(!\PC~56_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~59_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h0000800000000000;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N54
cyclonev_lcell_comb \imem~141 (
// Equation(s):
// \imem~141_combout  = ( \PC~61_combout  & ( \PC~57_combout  & ( (\PC~56_combout  & ((!\PC~59_combout  & (\PC~60_combout  & !\PC~62_combout )) # (\PC~59_combout  & (!\PC~60_combout  & \PC~62_combout )))) ) ) ) # ( !\PC~61_combout  & ( \PC~57_combout  & ( 
// (\PC~59_combout  & (!\PC~60_combout  & \PC~56_combout )) ) ) ) # ( \PC~61_combout  & ( !\PC~57_combout  & ( (\PC~59_combout  & (!\PC~60_combout  & (!\PC~56_combout  & \PC~62_combout ))) ) ) ) # ( !\PC~61_combout  & ( !\PC~57_combout  & ( (!\PC~59_combout  
// & (\PC~60_combout  & (!\PC~56_combout  & \PC~62_combout ))) ) ) )

	.dataa(!\PC~59_combout ),
	.datab(!\PC~60_combout ),
	.datac(!\PC~56_combout ),
	.datad(!\PC~62_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~141 .extended_lut = "off";
defparam \imem~141 .lut_mask = 64'h0020004004040204;
defparam \imem~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N36
cyclonev_lcell_comb \imem~140 (
// Equation(s):
// \imem~140_combout  = ( \PC~61_combout  & ( \PC~57_combout  & ( (\PC~56_combout  & (!\PC~62_combout  & (!\PC~59_combout  & !\PC~60_combout ))) ) ) ) # ( !\PC~61_combout  & ( \PC~57_combout  & ( (\PC~56_combout  & (!\PC~62_combout  & (!\PC~59_combout  & 
// !\PC~60_combout ))) ) ) ) # ( \PC~61_combout  & ( !\PC~57_combout  & ( (!\PC~56_combout  & (\PC~62_combout  & \PC~59_combout )) ) ) )

	.dataa(!\PC~56_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~59_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~140 .extended_lut = "off";
defparam \imem~140 .lut_mask = 64'h0000020240004000;
defparam \imem~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N48
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \PC~56_combout  & ( \PC~57_combout  & ( (\PC~59_combout  & (\PC~60_combout  & (!\PC~61_combout  $ (!\PC~62_combout )))) ) ) ) # ( !\PC~56_combout  & ( !\PC~57_combout  & ( (!\PC~59_combout  & ((!\PC~62_combout  & (!\PC~61_combout  & 
// \PC~60_combout )) # (\PC~62_combout  & ((!\PC~60_combout ))))) ) ) )

	.dataa(!\PC~61_combout ),
	.datab(!\PC~62_combout ),
	.datac(!\PC~59_combout ),
	.datad(!\PC~60_combout ),
	.datae(!\PC~56_combout ),
	.dataf(!\PC~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h3080000000000006;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N6
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~140_combout  & ( \imem~44_combout  & ( (!\PC~58_combout  & (((\imem~141_combout )) # (\PC~55_combout ))) # (\PC~58_combout  & ((!\PC~55_combout ) # ((\imem~45_combout )))) ) ) ) # ( !\imem~140_combout  & ( \imem~44_combout  & ( 
// (!\PC~58_combout  & (!\PC~55_combout  & ((\imem~141_combout )))) # (\PC~58_combout  & ((!\PC~55_combout ) # ((\imem~45_combout )))) ) ) ) # ( \imem~140_combout  & ( !\imem~44_combout  & ( (!\PC~58_combout  & (((\imem~141_combout )) # (\PC~55_combout ))) # 
// (\PC~58_combout  & (\PC~55_combout  & (\imem~45_combout ))) ) ) ) # ( !\imem~140_combout  & ( !\imem~44_combout  & ( (!\PC~58_combout  & (!\PC~55_combout  & ((\imem~141_combout )))) # (\PC~58_combout  & (\PC~55_combout  & (\imem~45_combout ))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\imem~45_combout ),
	.datad(!\imem~141_combout ),
	.datae(!\imem~140_combout ),
	.dataf(!\imem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h018923AB45CD67EF;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = (\imem~0_combout  & \imem~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h000F000F000F000F;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \ldmem_D~0 (
// Equation(s):
// \ldmem_D~0_combout  = ( !\imem~65_combout  & ( (!\imem~47_combout  & (\imem~27_combout  & (\imem~38_combout  & !\imem~30_combout ))) ) )

	.dataa(!\imem~47_combout ),
	.datab(!\imem~27_combout ),
	.datac(!\imem~38_combout ),
	.datad(!\imem~30_combout ),
	.datae(gnd),
	.dataf(!\imem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldmem_D~0 .extended_lut = "off";
defparam \ldmem_D~0 .lut_mask = 64'h0200020000000000;
defparam \ldmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N44
dffeas wrmem_A_NEW_REG908(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldmem_D~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wrmem_A_OTERM909),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A_NEW_REG908.is_wysiwyg = "true";
defparam wrmem_A_NEW_REG908.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \ldmem_D~1 (
// Equation(s):
// \ldmem_D~1_combout  = ( wrreg_A_OTERM899 & ( (!wrmem_A_OTERM907 & wrmem_A_OTERM909) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wrmem_A_OTERM907),
	.datad(!wrmem_A_OTERM909),
	.datae(gnd),
	.dataf(!wrreg_A_OTERM899),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldmem_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldmem_D~1 .extended_lut = "off";
defparam \ldmem_D~1 .lut_mask = 64'h0000000000F000F0;
defparam \ldmem_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N57
cyclonev_lcell_comb \stall~0_Duplicate_17 (
// Equation(s):
// \stall~0_Duplicate_18  = ( \Equal0~0_combout  & ( \Equal1~0_combout  & ( (\ldmem_D~1_combout  & (\rt_match_A~1_combout  & !\Equal4~0_combout )) ) ) ) # ( !\Equal0~0_combout  & ( \Equal1~0_combout  & ( (\ldmem_D~1_combout  & (\rt_match_A~1_combout  & 
// !\Equal4~0_combout )) ) ) ) # ( \Equal0~0_combout  & ( !\Equal1~0_combout  & ( (\ldmem_D~1_combout  & (\rt_match_A~1_combout  & !\Equal4~0_combout )) ) ) ) # ( !\Equal0~0_combout  & ( !\Equal1~0_combout  & ( (\ldmem_D~1_combout  & (((\rt_match_A~1_combout 
//  & !\Equal4~0_combout )) # (\rs_match_A~1_combout ))) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\rs_match_A~1_combout ),
	.datac(!\rt_match_A~1_combout ),
	.datad(!\Equal4~0_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_18 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_17 .extended_lut = "off";
defparam \stall~0_Duplicate_17 .lut_mask = 64'h1511050005000500;
defparam \stall~0_Duplicate_17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \PC~15_RTM0236 (
// Equation(s):
// \PC~15_RTM0236_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_18  & ( \PC~56_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_18  & ( (!\mispred~0_combout  & ((\PC~56_combout ))) # (\mispred~0_combout  & 
// (!pcpred_A[8])) ) ) ) # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_18  & ( !\Add2~85_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_18  & ( (!\mispred~0_combout  & ((!\Add2~85_sumout ))) # (\mispred~0_combout  & 
// (!pcpred_A[8])) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!pcpred_A[8]),
	.datac(!\Add2~85_sumout ),
	.datad(!\PC~56_combout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_RTM0236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15_RTM0236 .extended_lut = "off";
defparam \PC~15_RTM0236 .lut_mask = 64'hE4E4F0F044EE00FF;
defparam \PC~15_RTM0236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \PC~56_OTERM517_NEW_REG616 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_RTM0236_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~56_OTERM517_OTERM617 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~56_OTERM517_NEW_REG616 .is_wysiwyg = "true";
defparam \PC~56_OTERM517_NEW_REG616 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \PC~56 (
// Equation(s):
// \PC~56_combout  = ( \PC~56_OTERM517_OTERM615DUPLICATE_q  & ( \Add1~49_sumout  & ( (\PC~56_OTERM517_OTERM617  & ((!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q  & !\PC[31]_OTERM5~DUPLICATE_q )))) ) ) ) # ( !\PC~56_OTERM517_OTERM615DUPLICATE_q  & ( 
// \Add1~49_sumout  & ( (!\isnop_A~q  & (((\PC~56_OTERM517_OTERM617 )))) # (\isnop_A~q  & (((!\PC[31]_OTERM5~DUPLICATE_q  & \PC~56_OTERM517_OTERM617 )) # (\PC[31]_OTERM7~DUPLICATE_q ))) ) ) ) # ( \PC~56_OTERM517_OTERM615DUPLICATE_q  & ( !\Add1~49_sumout  & ( 
// (!\isnop_A~q  & (((\PC~56_OTERM517_OTERM617 )))) # (\isnop_A~q  & (!\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~56_OTERM517_OTERM617 ) # (\PC[31]_OTERM5~DUPLICATE_q )))) ) ) ) # ( !\PC~56_OTERM517_OTERM615DUPLICATE_q  & ( !\Add1~49_sumout  & ( ((\isnop_A~q  & 
// ((\PC[31]_OTERM5~DUPLICATE_q ) # (\PC[31]_OTERM7~DUPLICATE_q )))) # (\PC~56_OTERM517_OTERM617 ) ) ) )

	.dataa(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datab(!\isnop_A~q ),
	.datac(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datad(!\PC~56_OTERM517_OTERM617 ),
	.datae(!\PC~56_OTERM517_OTERM615DUPLICATE_q ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56 .extended_lut = "off";
defparam \PC~56 .lut_mask = 64'h13FF02EE11FD00EC;
defparam \PC~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \PC~56_OTERM517_OTERM615DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~56_OTERM517_OTERM615DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~56_OTERM517_OTERM615DUPLICATE .is_wysiwyg = "true";
defparam \PC~56_OTERM517_OTERM615DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N48
cyclonev_lcell_comb \PC~56_Duplicate (
// Equation(s):
// \PC~56_Duplicate_68  = ( \isnop_A~q  & ( \Add1~49_sumout  & ( (!\PC[31]_OTERM7  & (!\PC[31]_OTERM5~DUPLICATE_q  & ((\PC~56_OTERM517_OTERM617 )))) # (\PC[31]_OTERM7  & (((!\PC~56_OTERM517_OTERM615DUPLICATE_q )))) ) ) ) # ( !\isnop_A~q  & ( \Add1~49_sumout  
// & ( \PC~56_OTERM517_OTERM617  ) ) ) # ( \isnop_A~q  & ( !\Add1~49_sumout  & ( (!\PC[31]_OTERM7  & (((\PC~56_OTERM517_OTERM617 )) # (\PC[31]_OTERM5~DUPLICATE_q ))) # (\PC[31]_OTERM7  & (((!\PC~56_OTERM517_OTERM615DUPLICATE_q )))) ) ) ) # ( !\isnop_A~q  & ( 
// !\Add1~49_sumout  & ( \PC~56_OTERM517_OTERM617  ) ) )

	.dataa(!\PC[31]_OTERM7 ),
	.datab(!\PC[31]_OTERM5~DUPLICATE_q ),
	.datac(!\PC~56_OTERM517_OTERM615DUPLICATE_q ),
	.datad(!\PC~56_OTERM517_OTERM617 ),
	.datae(!\isnop_A~q ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_Duplicate_68 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56_Duplicate .extended_lut = "off";
defparam \PC~56_Duplicate .lut_mask = 64'h00FF72FA00FF50D8;
defparam \PC~56_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N42
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \PC~59_combout  & ( (!\PC~58_combout  & (!\PC~61_combout  & \PC~55_combout )) ) ) # ( !\PC~59_combout  & ( (\PC~58_combout  & (\PC~61_combout  & (!\PC~57_combout  & !\PC~55_combout ))) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~57_combout ),
	.datad(!\PC~55_combout ),
	.datae(gnd),
	.dataf(!\PC~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h1000100000880088;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N21
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \imem~63_combout  & ( (\PC~60_combout  & \PC~62_combout ) ) )

	.dataa(!\PC~60_combout ),
	.datab(gnd),
	.datac(!\PC~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h0000000005050505;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N9
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \imem~64_combout  & ( \imem~51_combout  & ( (\imem~0_combout  & (!\PC~57_combout  $ (\PC~56_Duplicate_68 ))) ) ) ) # ( !\imem~64_combout  & ( \imem~51_combout  & ( (\imem~0_combout  & (!\PC~57_combout  $ (\PC~56_Duplicate_68 ))) ) ) 
// ) # ( \imem~64_combout  & ( !\imem~51_combout  & ( (!\PC~57_combout  & (\imem~0_combout  & !\PC~56_Duplicate_68 )) ) ) ) # ( !\imem~64_combout  & ( !\imem~51_combout  & ( (!\PC~57_combout  & (\imem~0_combout  & (!\PC~56_Duplicate_68  & \imem~59_combout 
// ))) ) ) )

	.dataa(!\PC~57_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\PC~56_Duplicate_68 ),
	.datad(!\imem~59_combout ),
	.datae(!\imem~64_combout ),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h0020202021212121;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N48
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Selector11~0_combout  & ( \imem~61_combout  & ( (\imem~65_combout ) # (\imem~19_combout ) ) ) ) # ( !\Selector11~0_combout  & ( \imem~61_combout  & ( \imem~65_combout  ) ) ) # ( \Selector11~0_combout  & ( !\imem~61_combout  & ( 
// \imem~65_combout  ) ) ) # ( !\Selector11~0_combout  & ( !\imem~61_combout  & ( \imem~65_combout  ) ) )

	.dataa(!\imem~19_combout ),
	.datab(gnd),
	.datac(!\imem~65_combout ),
	.datad(gnd),
	.datae(!\Selector11~0_combout ),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0F0F0F0F0F0F5F5F;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N49
dffeas \alufunc_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N27
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( !alufunc_A[4] & ( (!alufunc_A[0] & (!alufunc_A[1] & (alufunc_A[5] & !alufunc_A[2]))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[2]),
	.datae(!\alufunc_A[3]~DUPLICATE_q ),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0000080000000000;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N3
cyclonev_lcell_comb \RSval_D[14]~22_Duplicate (
// Equation(s):
// \RSval_D[14]~22_Duplicate_66  = ( \RSval_D[14]~43_combout  & ( \RSval_D[14]~44_combout  & ( (!\rs_match_A~_Duplicate_3 ) # ((\Selector31~1_combout  & \Add4~109_sumout )) ) ) ) # ( !\RSval_D[14]~43_combout  & ( \RSval_D[14]~44_combout  ) ) # ( 
// \RSval_D[14]~43_combout  & ( !\RSval_D[14]~44_combout  & ( (\Selector31~1_combout  & (\rs_match_A~_Duplicate_3  & \Add4~109_sumout )) ) ) ) # ( !\RSval_D[14]~43_combout  & ( !\RSval_D[14]~44_combout  & ( \rs_match_A~_Duplicate_3  ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\rs_match_A~_Duplicate_3 ),
	.datac(!\Add4~109_sumout ),
	.datad(gnd),
	.datae(!\RSval_D[14]~43_combout ),
	.dataf(!\RSval_D[14]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSval_D[14]~22_Duplicate_66 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSval_D[14]~22_Duplicate .extended_lut = "off";
defparam \RSval_D[14]~22_Duplicate .lut_mask = 64'h33330101FFFFCDCD;
defparam \RSval_D[14]~22_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N4
dffeas \PC~5_OTERM519_OTERM619_NEW_REG860 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RSval_D[14]~22_Duplicate_66 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~5_OTERM519_OTERM619_OTERM861 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~5_OTERM519_OTERM619_NEW_REG860 .is_wysiwyg = "true";
defparam \PC~5_OTERM519_OTERM619_NEW_REG860 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N15
cyclonev_lcell_comb \ldPC_D~1_Duplicate (
// Equation(s):
// \ldPC_D~1_Duplicate_3  = ( \ldPC_D~0_combout  & ( (\isbranch_D~0_combout ) # (\Decoder1~1_Duplicate_3 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~1_Duplicate_3 ),
	.datad(!\isbranch_D~0_combout ),
	.datae(gnd),
	.dataf(!\ldPC_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldPC_D~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldPC_D~1_Duplicate .extended_lut = "off";
defparam \ldPC_D~1_Duplicate .lut_mask = 64'h000000000FFF0FFF;
defparam \ldPC_D~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \PC~8_OTERM521_OTERM625_NEW_REG950 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ldPC_D~1_Duplicate_3 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~8_OTERM521_OTERM625_OTERM951 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~8_OTERM521_OTERM625_NEW_REG950 .is_wysiwyg = "true";
defparam \PC~8_OTERM521_OTERM625_NEW_REG950 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N12
cyclonev_lcell_comb \stall~0_Duplicate_13 (
// Equation(s):
// \stall~0_Duplicate_14  = ( \Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( \Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & 
// \rt_match_A~1_combout )) ) ) ) # ( \Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (!\Equal4~0_combout  & \rt_match_A~1_combout )) ) ) ) # ( !\Equal1~0_combout  & ( !\Equal0~0_combout  & ( (\ldmem_D~1_combout  & (((!\Equal4~0_combout 
//  & \rt_match_A~1_combout )) # (\rs_match_A~1_combout ))) ) ) )

	.dataa(!\ldmem_D~1_combout ),
	.datab(!\Equal4~0_combout ),
	.datac(!\rs_match_A~1_combout ),
	.datad(!\rt_match_A~1_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_Duplicate_14 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0_Duplicate_13 .extended_lut = "off";
defparam \stall~0_Duplicate_13 .lut_mask = 64'h0545004400440044;
defparam \stall~0_Duplicate_13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N24
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_14  & ( \PC~5_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_14  & ( (!\mispred~0_combout  & ((\PC~5_combout ))) # (\mispred~0_combout  & (pcpred_A[14])) ) ) ) 
// # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_14  & ( \Add2~101_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_14  & ( (!\mispred~0_combout  & ((\Add2~101_sumout ))) # (\mispred~0_combout  & (pcpred_A[14])) ) ) )

	.dataa(!pcpred_A[14]),
	.datab(!\mispred~0_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\Add2~101_sumout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h11DD00FF1D1D0F0F;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N26
dffeas \PC~5_OTERM519_OTERM621_NEW_REG958 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~5_OTERM519_OTERM621_OTERM959 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~5_OTERM519_OTERM621_NEW_REG958 .is_wysiwyg = "true";
defparam \PC~5_OTERM519_OTERM621_NEW_REG958 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N37
dffeas \PC~5_OTERM519_OTERM621_NEW_REG956 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~5_OTERM519_OTERM621_OTERM957 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~5_OTERM519_OTERM621_NEW_REG956 .is_wysiwyg = "true";
defparam \PC~5_OTERM519_OTERM621_NEW_REG956 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N35
dffeas \PC~8_OTERM521_OTERM625_NEW_REG952 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isbranch_D~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~8_OTERM521_OTERM625_OTERM953 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~8_OTERM521_OTERM625_NEW_REG952 .is_wysiwyg = "true";
defparam \PC~8_OTERM521_OTERM625_NEW_REG952 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N6
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \PC~8_OTERM521_OTERM625_OTERM953  & ( (!\PC~8_OTERM521_OTERM625_OTERM951  & (\PC~5_OTERM519_OTERM621_OTERM959 )) # (\PC~8_OTERM521_OTERM625_OTERM951  & ((\PC~5_OTERM519_OTERM621_OTERM957 ))) ) ) # ( !\PC~8_OTERM521_OTERM625_OTERM953  & 
// ( (!\PC~8_OTERM521_OTERM625_OTERM951  & \PC~5_OTERM519_OTERM621_OTERM959 ) ) )

	.dataa(gnd),
	.datab(!\PC~8_OTERM521_OTERM625_OTERM951 ),
	.datac(!\PC~5_OTERM519_OTERM621_OTERM959 ),
	.datad(!\PC~5_OTERM519_OTERM621_OTERM957 ),
	.datae(gnd),
	.dataf(!\PC~8_OTERM521_OTERM625_OTERM953 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N9
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \PC~4_combout  ) # ( !\PC~4_combout  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\isnop_A~q  & (\Add1~17_sumout  & \PC[31]_OTERM5 ))) ) )

	.dataa(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datab(!\isnop_A~q ),
	.datac(!\Add1~17_sumout ),
	.datad(!\PC[31]_OTERM5 ),
	.datae(gnd),
	.dataf(!\PC~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h00020002FFFFFFFF;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N40
dffeas \PC~63_OTERM523_NEW_REG628 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~63_OTERM523_OTERM629 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~63_OTERM523_NEW_REG628 .is_wysiwyg = "true";
defparam \PC~63_OTERM523_NEW_REG628 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N12
cyclonev_lcell_comb \PC~53 (
// Equation(s):
// \PC~53_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( \PC~63_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\PC~63_combout ))) # (\mispred~0_combout  & (pcpred_A[15])) ) 
// ) ) # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( \Add2~97_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( (!\mispred~0_combout  & (\Add2~97_sumout )) # (\mispred~0_combout  & ((pcpred_A[15]))) ) ) )

	.dataa(!\Add2~97_sumout ),
	.datab(!\mispred~0_combout ),
	.datac(!pcpred_A[15]),
	.datad(!\PC~63_combout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~53 .extended_lut = "off";
defparam \PC~53 .lut_mask = 64'h4747555503CF00FF;
defparam \PC~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \PC~63_OTERM523_NEW_REG630 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~63_OTERM523_OTERM631 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~63_OTERM523_NEW_REG630 .is_wysiwyg = "true";
defparam \PC~63_OTERM523_NEW_REG630 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N0
cyclonev_lcell_comb \PC~63 (
// Equation(s):
// \PC~63_combout  = ( \PC[31]_OTERM5  & ( \Add1~13_sumout  & ( (!\isnop_A~q  & (((\PC~63_OTERM523_OTERM631 )))) # (\isnop_A~q  & (((!\PC[31]_OTERM7~DUPLICATE_q )) # (\PC~63_OTERM523_OTERM629 ))) ) ) ) # ( !\PC[31]_OTERM5  & ( \Add1~13_sumout  & ( 
// (!\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~63_OTERM523_OTERM631 )))) # (\PC[31]_OTERM7~DUPLICATE_q  & ((!\isnop_A~q  & ((\PC~63_OTERM523_OTERM631 ))) # (\isnop_A~q  & (\PC~63_OTERM523_OTERM629 )))) ) ) ) # ( \PC[31]_OTERM5  & ( !\Add1~13_sumout  & ( 
// (!\isnop_A~q  & (((\PC~63_OTERM523_OTERM631 )))) # (\isnop_A~q  & (\PC~63_OTERM523_OTERM629  & ((\PC[31]_OTERM7~DUPLICATE_q )))) ) ) ) # ( !\PC[31]_OTERM5  & ( !\Add1~13_sumout  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~63_OTERM523_OTERM631 )))) # 
// (\PC[31]_OTERM7~DUPLICATE_q  & ((!\isnop_A~q  & ((\PC~63_OTERM523_OTERM631 ))) # (\isnop_A~q  & (\PC~63_OTERM523_OTERM629 )))) ) ) )

	.dataa(!\PC~63_OTERM523_OTERM629 ),
	.datab(!\PC~63_OTERM523_OTERM631 ),
	.datac(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datad(!\isnop_A~q ),
	.datae(!\PC[31]_OTERM5 ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~63 .extended_lut = "off";
defparam \PC~63 .lut_mask = 64'h33353305333533F5;
defparam \PC~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N36
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( !\PC~8_combout  & ( (!\PC~65_combout  & (!\PC~64_combout  & (!\PC~2_combout  & !\PC~5_combout ))) ) )

	.dataa(!\PC~65_combout ),
	.datab(!\PC~64_combout ),
	.datac(!\PC~2_combout ),
	.datad(!\PC~5_combout ),
	.datae(!\PC~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h8000000080000000;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N42
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \imem~29_combout  & ( (!\PC~57_combout  & (((!\PC~56_combout )))) # (\PC~57_combout  & (!\PC~55_combout  & (\PC~56_combout  & \imem~28_combout ))) ) ) # ( !\imem~29_combout  & ( (!\PC~55_combout  & (\PC~57_combout  & (\PC~56_combout  
// & \imem~28_combout ))) ) )

	.dataa(!\PC~55_combout ),
	.datab(!\PC~57_combout ),
	.datac(!\PC~56_combout ),
	.datad(!\imem~28_combout ),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h00020002C0C2C0C2;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N21
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( !\PC~5_combout  & ( (\imem~56_combout  & (!\PC~8_combout  & !\imem~27_combout )) ) )

	.dataa(!\imem~56_combout ),
	.datab(gnd),
	.datac(!\PC~8_combout ),
	.datad(!\imem~27_combout ),
	.datae(gnd),
	.dataf(!\PC~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h5000500000000000;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N24
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \Selector14~1_combout  & ( \imem~23_combout  & ( (!\Selector14~0_combout ) # ((\imem~27_combout  & ((!\imem~0_combout ) # (!\imem~50_combout )))) ) ) ) # ( !\Selector14~1_combout  & ( \imem~23_combout  & ( (\Selector14~0_combout 
//  & (\imem~27_combout  & ((!\imem~0_combout ) # (!\imem~50_combout )))) ) ) ) # ( \Selector14~1_combout  & ( !\imem~23_combout  & ( (!\Selector14~0_combout ) # ((!\imem~50_combout ) # (\imem~27_combout )) ) ) ) # ( !\Selector14~1_combout  & ( 
// !\imem~23_combout  & ( (\Selector14~0_combout  & (\imem~27_combout  & \imem~50_combout )) ) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\imem~27_combout ),
	.datac(!\imem~0_combout ),
	.datad(!\imem~50_combout ),
	.datae(!\Selector14~1_combout ),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'h0011FFBB1110BBBA;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = ( \Selector14~2_combout  & ( (!\PC~63_combout  & !\imem~38_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~63_combout ),
	.datad(!\imem~38_combout ),
	.datae(gnd),
	.dataf(!\Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~3 .extended_lut = "off";
defparam \Selector14~3 .lut_mask = 64'h00000000F000F000;
defparam \Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N55
dffeas \alufunc_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N3
cyclonev_lcell_comb \Selector52~7 (
// Equation(s):
// \Selector52~7_combout  = (\alufunc_A[1]~DUPLICATE_q  & !alufunc_A[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~7 .extended_lut = "off";
defparam \Selector52~7 .lut_mask = 64'h0F000F000F000F00;
defparam \Selector52~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N39
cyclonev_lcell_comb \Selector52~21_Duplicate (
// Equation(s):
// \Selector52~21_Duplicate_27  = ( \Selector52~11_combout  & ( \Selector52~20_combout  & ( (!\Selector52~5_combout ) # ((\Selector52~7_combout  & \Selector52~6_combout )) ) ) ) # ( !\Selector52~11_combout  & ( \Selector52~20_combout  & ( 
// (!\Selector52~5_combout ) # ((\Selector52~7_combout  & (\Selector52~6_combout  & !\Selector52~10_combout ))) ) ) ) # ( \Selector52~11_combout  & ( !\Selector52~20_combout  & ( (!\Selector52~5_combout ) # (\Selector52~6_combout ) ) ) ) # ( 
// !\Selector52~11_combout  & ( !\Selector52~20_combout  & ( (!\Selector52~5_combout ) # (\Selector52~6_combout ) ) ) )

	.dataa(!\Selector52~7_combout ),
	.datab(!\Selector52~6_combout ),
	.datac(!\Selector52~10_combout ),
	.datad(!\Selector52~5_combout ),
	.datae(!\Selector52~11_combout ),
	.dataf(!\Selector52~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~21_Duplicate_27 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~21_Duplicate .extended_lut = "off";
defparam \Selector52~21_Duplicate .lut_mask = 64'hFF33FF33FF10FF11;
defparam \Selector52~21_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \isbranch_D~1 (
// Equation(s):
// \isbranch_D~1_combout  = ( \isbranch_D~0_combout  & ( \Selector52~21_Duplicate_27  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\stall~0_combout ) ) ) ) # ( \isbranch_D~0_combout  & ( !\Selector52~21_Duplicate_27  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall~0_combout  & !\mispred~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\stall~0_combout ),
	.datad(!\mispred~0_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~1 .extended_lut = "off";
defparam \isbranch_D~1 .lut_mask = 64'h0000300000003030;
defparam \isbranch_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N53
dffeas isbranch_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isbranch_D~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_A.is_wysiwyg = "true";
defparam isbranch_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \mispred~0 (
// Equation(s):
// \mispred~0_combout  = ( \isnop_A~q  & ( \isbranch_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isbranch_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mispred~0 .extended_lut = "off";
defparam \mispred~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mispred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N24
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( \stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \PC~65_combout  ) ) ) # ( !\stall~0_Duplicate_16  & ( \Selector52~21_Duplicate_27  & ( \Add2~73_sumout  ) ) ) # ( \stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( 
// (!\mispred~0_combout  & (\PC~65_combout )) # (\mispred~0_combout  & ((pcpred_A[11]))) ) ) ) # ( !\stall~0_Duplicate_16  & ( !\Selector52~21_Duplicate_27  & ( (!\mispred~0_combout  & ((\Add2~73_sumout ))) # (\mispred~0_combout  & (pcpred_A[11])) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\PC~65_combout ),
	.datac(!pcpred_A[11]),
	.datad(!\Add2~73_sumout ),
	.datae(!\stall~0_Duplicate_16 ),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "off";
defparam \PC~51 .lut_mask = 64'h05AF272700FF3333;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \PC~65_OTERM537_NEW_REG670 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~65_OTERM537_OTERM671 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~65_OTERM537_NEW_REG670 .is_wysiwyg = "true";
defparam \PC~65_OTERM537_NEW_REG670 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \PC~65_OTERM537_NEW_REG668 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~65_OTERM537_OTERM669 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~65_OTERM537_NEW_REG668 .is_wysiwyg = "true";
defparam \PC~65_OTERM537_NEW_REG668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \PC~65 (
// Equation(s):
// \PC~65_combout  = ( \PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~5_sumout  & ( (!\isnop_A~q  & (\PC~65_OTERM537_OTERM671 )) # (\isnop_A~q  & ((\PC~65_OTERM537_OTERM669 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( \Add1~5_sumout  & ( ((\isnop_A~q  & 
// \PC[31]_OTERM5 )) # (\PC~65_OTERM537_OTERM671 ) ) ) ) # ( \PC[31]_OTERM7~DUPLICATE_q  & ( !\Add1~5_sumout  & ( (!\isnop_A~q  & (\PC~65_OTERM537_OTERM671 )) # (\isnop_A~q  & ((\PC~65_OTERM537_OTERM669 ))) ) ) ) # ( !\PC[31]_OTERM7~DUPLICATE_q  & ( 
// !\Add1~5_sumout  & ( (\PC~65_OTERM537_OTERM671  & ((!\isnop_A~q ) # (!\PC[31]_OTERM5 ))) ) ) )

	.dataa(!\PC~65_OTERM537_OTERM671 ),
	.datab(!\isnop_A~q ),
	.datac(!\PC~65_OTERM537_OTERM669 ),
	.datad(!\PC[31]_OTERM5 ),
	.datae(!\PC[31]_OTERM7~DUPLICATE_q ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~65 .extended_lut = "off";
defparam \PC~65 .lut_mask = 64'h5544474755774747;
defparam \PC~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N54
cyclonev_lcell_comb \imem~134 (
// Equation(s):
// \imem~134_combout  = ( \PC~60_combout  & ( \PC~57_Duplicate_71  & ( (\PC~56_Duplicate_74  & ((!\PC~61_combout  & (!\PC~58_combout  & !\PC~59_combout )) # (\PC~61_combout  & (\PC~58_combout )))) ) ) ) # ( !\PC~60_combout  & ( \PC~57_Duplicate_71  & ( 
// (\PC~56_Duplicate_74  & (!\PC~58_combout  & ((!\PC~61_combout ) # (\PC~59_combout )))) ) ) ) # ( \PC~60_combout  & ( !\PC~57_Duplicate_71  & ( (!\PC~56_Duplicate_74  & ((!\PC~61_combout  & (!\PC~58_combout  & \PC~59_combout )) # (\PC~61_combout  & 
// (\PC~58_combout  & !\PC~59_combout )))) ) ) ) # ( !\PC~60_combout  & ( !\PC~57_Duplicate_71  & ( (!\PC~56_Duplicate_74  & (\PC~61_combout  & (\PC~58_combout  & !\PC~59_combout ))) ) ) )

	.dataa(!\PC~56_Duplicate_74 ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~58_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~57_Duplicate_71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~134 .extended_lut = "off";
defparam \imem~134 .lut_mask = 64'h0200028040504101;
defparam \imem~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N12
cyclonev_lcell_comb \imem~132 (
// Equation(s):
// \imem~132_combout  = ( !\PC~61_combout  & ( \PC~58_combout  & ( (\PC~59_combout  & ((!\PC~56_Duplicate_74  & (!\PC~60_combout  & !\PC~57_Duplicate_71 )) # (\PC~56_Duplicate_74  & (\PC~60_combout  & \PC~57_Duplicate_71 )))) ) ) ) # ( \PC~61_combout  & ( 
// !\PC~58_combout  & ( (\PC~56_Duplicate_74  & (\PC~60_combout  & \PC~57_Duplicate_71 )) ) ) )

	.dataa(!\PC~56_Duplicate_74 ),
	.datab(!\PC~59_combout ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~57_Duplicate_71 ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~132 .extended_lut = "off";
defparam \imem~132 .lut_mask = 64'h0000000520010000;
defparam \imem~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N0
cyclonev_lcell_comb \imem~133 (
// Equation(s):
// \imem~133_combout  = ( !\PC~60_combout  & ( \PC~57_Duplicate_71  & ( (!\PC~58_combout  & (!\PC~61_combout  & (\PC~56_Duplicate_74  & !\PC~59_combout ))) ) ) ) # ( \PC~60_combout  & ( !\PC~57_Duplicate_71  & ( (\PC~58_combout  & (\PC~61_combout  & 
// (!\PC~56_Duplicate_74  & !\PC~59_combout ))) ) ) ) # ( !\PC~60_combout  & ( !\PC~57_Duplicate_71  & ( (!\PC~56_Duplicate_74  & ((!\PC~58_combout  & (!\PC~61_combout  & \PC~59_combout )) # (\PC~58_combout  & (\PC~61_combout  & !\PC~59_combout )))) ) ) )

	.dataa(!\PC~58_combout ),
	.datab(!\PC~61_combout ),
	.datac(!\PC~56_Duplicate_74 ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~60_combout ),
	.dataf(!\PC~57_Duplicate_71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~133 .extended_lut = "off";
defparam \imem~133 .lut_mask = 64'h1080100008000000;
defparam \imem~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N24
cyclonev_lcell_comb \imem~129 (
// Equation(s):
// \imem~129_combout  = ( \PC~61_combout  & ( \PC~58_combout  & ( (!\PC~56_Duplicate_74  & (!\PC~57_Duplicate_71  & (!\PC~60_combout  & \PC~59_combout ))) ) ) ) # ( !\PC~61_combout  & ( \PC~58_combout  & ( (!\PC~56_Duplicate_74  & (!\PC~57_Duplicate_71  & 
// (!\PC~60_combout  & \PC~59_combout ))) ) ) ) # ( !\PC~61_combout  & ( !\PC~58_combout  & ( (!\PC~56_Duplicate_74  & (!\PC~57_Duplicate_71  & \PC~60_combout )) ) ) )

	.dataa(!\PC~56_Duplicate_74 ),
	.datab(!\PC~57_Duplicate_71 ),
	.datac(!\PC~60_combout ),
	.datad(!\PC~59_combout ),
	.datae(!\PC~61_combout ),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~129 .extended_lut = "off";
defparam \imem~129 .lut_mask = 64'h0808000000800080;
defparam \imem~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N42
cyclonev_lcell_comb \imem~130 (
// Equation(s):
// \imem~130_combout  = ( \imem~133_combout  & ( \imem~129_combout  & ( ((!\PC~62_combout  & (\imem~134_combout )) # (\PC~62_combout  & ((\imem~132_combout )))) # (\PC~55_Duplicate_72 ) ) ) ) # ( !\imem~133_combout  & ( \imem~129_combout  & ( 
// (!\PC~62_combout  & (!\PC~55_Duplicate_72  & (\imem~134_combout ))) # (\PC~62_combout  & (((\imem~132_combout )) # (\PC~55_Duplicate_72 ))) ) ) ) # ( \imem~133_combout  & ( !\imem~129_combout  & ( (!\PC~62_combout  & (((\imem~134_combout )) # 
// (\PC~55_Duplicate_72 ))) # (\PC~62_combout  & (!\PC~55_Duplicate_72  & ((\imem~132_combout )))) ) ) ) # ( !\imem~133_combout  & ( !\imem~129_combout  & ( (!\PC~55_Duplicate_72  & ((!\PC~62_combout  & (\imem~134_combout )) # (\PC~62_combout  & 
// ((\imem~132_combout ))))) ) ) )

	.dataa(!\PC~62_combout ),
	.datab(!\PC~55_Duplicate_72 ),
	.datac(!\imem~134_combout ),
	.datad(!\imem~132_combout ),
	.datae(!\imem~133_combout ),
	.dataf(!\imem~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~130 .extended_lut = "off";
defparam \imem~130 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \imem~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N30
cyclonev_lcell_comb \imem~131 (
// Equation(s):
// \imem~131_combout  = ( \imem~130_combout  & ( (!\PC~65_combout  & (!\PC~2_combout  & !\PC~64_combout )) ) )

	.dataa(gnd),
	.datab(!\PC~65_combout ),
	.datac(!\PC~2_combout ),
	.datad(!\PC~64_combout ),
	.datae(gnd),
	.dataf(!\imem~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~131 .extended_lut = "off";
defparam \imem~131 .lut_mask = 64'h00000000C000C000;
defparam \imem~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N4
dffeas \destreg_D[0]~5_OTERM925_NEW_REG1038 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_D[0]~5_OTERM925_OTERM1039 ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_D[0]~5_OTERM925_NEW_REG1038 .is_wysiwyg = "true";
defparam \destreg_D[0]~5_OTERM925_NEW_REG1038 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N52
dffeas \destreg_D[0]~5_OTERM925_NEW_REG1036 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_D[0]~5_OTERM925_OTERM1037 ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_D[0]~5_OTERM925_NEW_REG1036 .is_wysiwyg = "true";
defparam \destreg_D[0]~5_OTERM925_NEW_REG1036 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N51
cyclonev_lcell_comb \destreg_D[0]~5 (
// Equation(s):
// \destreg_D[0]~5_combout  = ( \destreg_D[0]~5_OTERM925_OTERM1037  & ( \destreg_D[0]~3_combout  & ( (wrreg_A_OTERM899 & (\destreg_D[0]~5_OTERM925_OTERM1039  & \aluin2_A[4]_OTERM305~DUPLICATE_q )) ) ) ) # ( !\destreg_D[0]~5_OTERM925_OTERM1037  & ( 
// \destreg_D[0]~3_combout  & ( (wrreg_A_OTERM899 & ((!wrreg_A_OTERM901) # ((\destreg_D[0]~5_OTERM925_OTERM1039  & \aluin2_A[4]_OTERM305~DUPLICATE_q )))) ) ) ) # ( !\destreg_D[0]~5_OTERM925_OTERM1037  & ( !\destreg_D[0]~3_combout  & ( (wrreg_A_OTERM899 & 
// !wrreg_A_OTERM901) ) ) )

	.dataa(!wrreg_A_OTERM899),
	.datab(!\destreg_D[0]~5_OTERM925_OTERM1039 ),
	.datac(!wrreg_A_OTERM901),
	.datad(!\aluin2_A[4]_OTERM305~DUPLICATE_q ),
	.datae(!\destreg_D[0]~5_OTERM925_OTERM1037 ),
	.dataf(!\destreg_D[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[0]~5 .extended_lut = "off";
defparam \destreg_D[0]~5 .lut_mask = 64'h5050000050510011;
defparam \destreg_D[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \rs_match_A~0 (
// Equation(s):
// \rs_match_A~0_combout  = ( \destreg_D[3]~7_combout  & ( \imem~84_combout  & ( \isnop_A~q  ) ) ) # ( \destreg_D[3]~7_combout  & ( !\imem~84_combout  & ( (\isnop_A~q  & ((!\imem~62_combout ) # ((\imem~82_combout ) # (\imem~86_combout )))) ) ) ) # ( 
// !\destreg_D[3]~7_combout  & ( !\imem~84_combout  & ( (\isnop_A~q  & (\imem~62_combout  & (!\imem~86_combout  & !\imem~82_combout ))) ) ) )

	.dataa(!\isnop_A~q ),
	.datab(!\imem~62_combout ),
	.datac(!\imem~86_combout ),
	.datad(!\imem~82_combout ),
	.datae(!\destreg_D[3]~7_combout ),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_A~0 .extended_lut = "off";
defparam \rs_match_A~0 .lut_mask = 64'h1000455500005555;
defparam \rs_match_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N30
cyclonev_lcell_comb \rs_match_A~1 (
// Equation(s):
// \rs_match_A~1_combout  = ( \rs_match_A~0_combout  & ( \imem~135_combout  & ( (\destreg_D[1]~4_combout  & (!\destreg_D[0]~5_combout  $ (((\imem~0_combout  & \imem~74_combout ))))) ) ) ) # ( \rs_match_A~0_combout  & ( !\imem~135_combout  & ( 
// (!\destreg_D[1]~4_combout  & (!\destreg_D[0]~5_combout  $ (((\imem~0_combout  & \imem~74_combout ))))) ) ) )

	.dataa(!\destreg_D[1]~4_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\destreg_D[0]~5_combout ),
	.datad(!\imem~74_combout ),
	.datae(!\rs_match_A~0_combout ),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_A~1 .extended_lut = "off";
defparam \rs_match_A~1 .lut_mask = 64'h0000A08200005041;
defparam \rs_match_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \stall~0 (
// Equation(s):
// \stall~0_combout  = ( \Equal1~0_combout  & ( \rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & !\Equal4~0_combout ) ) ) ) # ( !\Equal1~0_combout  & ( \rt_match_A~1_combout  & ( (\ldmem_D~1_combout  & ((!\Equal4~0_combout ) # ((\rs_match_A~1_combout  & 
// !\Equal0~0_combout )))) ) ) ) # ( !\Equal1~0_combout  & ( !\rt_match_A~1_combout  & ( (\rs_match_A~1_combout  & (\ldmem_D~1_combout  & !\Equal0~0_combout )) ) ) )

	.dataa(!\rs_match_A~1_combout ),
	.datab(!\ldmem_D~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\Equal4~0_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\rt_match_A~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0 .extended_lut = "off";
defparam \stall~0 .lut_mask = 64'h1010000033103300;
defparam \stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \ldPC_D~0 (
// Equation(s):
// \ldPC_D~0_combout  = ( \Selector52~21_Duplicate_27  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\stall~0_combout ) ) ) # ( !\Selector52~21_Duplicate_27  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall~0_combout  & !\mispred~0_combout 
// )) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\stall~0_combout ),
	.datad(!\mispred~0_combout ),
	.datae(gnd),
	.dataf(!\Selector52~21_Duplicate_27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldPC_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldPC_D~0 .extended_lut = "off";
defparam \ldPC_D~0 .lut_mask = 64'h5000500050505050;
defparam \ldPC_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N2
dffeas isnop_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldPC_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_A.is_wysiwyg = "true";
defparam isnop_A.power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N16
dffeas \PC~8_OTERM521_OTERM625_OTERM951DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ldPC_D~1_Duplicate_3 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~8_OTERM521_OTERM625_OTERM951DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~8_OTERM521_OTERM625_OTERM951DUPLICATE .is_wysiwyg = "true";
defparam \PC~8_OTERM521_OTERM625_OTERM951DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N18
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_14  & ( \PC~8_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_14  & ( (!\mispred~0_combout  & (\PC~8_combout )) # (\mispred~0_combout  & ((pcpred_A[13]))) ) ) ) 
// # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_14  & ( \Add2~113_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_14  & ( (!\mispred~0_combout  & ((\Add2~113_sumout ))) # (\mispred~0_combout  & (pcpred_A[13])) ) ) )

	.dataa(!\PC~8_combout ),
	.datab(!pcpred_A[13]),
	.datac(!\Add2~113_sumout ),
	.datad(!\mispred~0_combout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h0F330F0F55335555;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \PC~8_OTERM521_OTERM625_NEW_REG954 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~8_OTERM521_OTERM625_OTERM955 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~8_OTERM521_OTERM625_NEW_REG954 .is_wysiwyg = "true";
defparam \PC~8_OTERM521_OTERM625_NEW_REG954 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N34
dffeas \PC~8_OTERM521_OTERM625_NEW_REG948 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~8_OTERM521_OTERM625_OTERM949 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~8_OTERM521_OTERM625_NEW_REG948 .is_wysiwyg = "true";
defparam \PC~8_OTERM521_OTERM625_NEW_REG948 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N54
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \PC~8_OTERM521_OTERM625_OTERM953  & ( \PC~8_OTERM521_OTERM625_OTERM949  & ( (\PC~8_OTERM521_OTERM625_OTERM955 ) # (\PC~8_OTERM521_OTERM625_OTERM951DUPLICATE_q ) ) ) ) # ( !\PC~8_OTERM521_OTERM625_OTERM953  & ( 
// \PC~8_OTERM521_OTERM625_OTERM949  & ( (!\PC~8_OTERM521_OTERM625_OTERM951DUPLICATE_q  & \PC~8_OTERM521_OTERM625_OTERM955 ) ) ) ) # ( \PC~8_OTERM521_OTERM625_OTERM953  & ( !\PC~8_OTERM521_OTERM625_OTERM949  & ( (!\PC~8_OTERM521_OTERM625_OTERM951DUPLICATE_q  
// & \PC~8_OTERM521_OTERM625_OTERM955 ) ) ) ) # ( !\PC~8_OTERM521_OTERM625_OTERM953  & ( !\PC~8_OTERM521_OTERM625_OTERM949  & ( (!\PC~8_OTERM521_OTERM625_OTERM951DUPLICATE_q  & \PC~8_OTERM521_OTERM625_OTERM955 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC~8_OTERM521_OTERM625_OTERM951DUPLICATE_q ),
	.datad(!\PC~8_OTERM521_OTERM625_OTERM955 ),
	.datae(!\PC~8_OTERM521_OTERM625_OTERM953 ),
	.dataf(!\PC~8_OTERM521_OTERM625_OTERM949 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h00F000F000F00FFF;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N0
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \PC~7_combout  & ( \Add1~21_sumout  ) ) # ( !\PC~7_combout  & ( \Add1~21_sumout  & ( (\PC[31]_OTERM5  & (\isnop_A~q  & !\PC[31]_OTERM7~DUPLICATE_q )) ) ) ) # ( \PC~7_combout  & ( !\Add1~21_sumout  ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(gnd),
	.datac(!\isnop_A~q ),
	.datad(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datae(!\PC~7_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h0000FFFF0500FFFF;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \PC[30]_OTERM13_OTERM877~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]_OTERM13_OTERM877~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]_OTERM13_OTERM877~DUPLICATE .is_wysiwyg = "true";
defparam \PC[30]_OTERM13_OTERM877~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N0
cyclonev_lcell_comb \PC~57 (
// Equation(s):
// \PC~57_combout  = ( \isnop_A~q  & ( \PC~57_OTERM529_OTERM647  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & ((!\PC[31]_OTERM5 ) # ((\Add1~25_sumout )))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~57_OTERM529_OTERM645 )))) ) ) ) # ( !\isnop_A~q  & ( 
// \PC~57_OTERM529_OTERM647  ) ) # ( \isnop_A~q  & ( !\PC~57_OTERM529_OTERM647  & ( (!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[31]_OTERM5  & (\Add1~25_sumout ))) # (\PC[31]_OTERM7~DUPLICATE_q  & (((\PC~57_OTERM529_OTERM645 )))) ) ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datac(!\Add1~25_sumout ),
	.datad(!\PC~57_OTERM529_OTERM645 ),
	.datae(!\isnop_A~q ),
	.dataf(!\PC~57_OTERM529_OTERM647 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57 .extended_lut = "off";
defparam \PC~57 .lut_mask = 64'h00000437FFFF8CBF;
defparam \PC~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N45
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem~28_combout  & ( \imem~29_combout  & ( (\imem~0_combout  & ((!\PC~57_combout  & (!\PC~56_combout )) # (\PC~57_combout  & (\PC~56_combout  & !\PC~55_combout )))) ) ) ) # ( !\imem~28_combout  & ( \imem~29_combout  & ( 
// (!\PC~57_combout  & (!\PC~56_combout  & \imem~0_combout )) ) ) ) # ( \imem~28_combout  & ( !\imem~29_combout  & ( (\PC~57_combout  & (\PC~56_combout  & (!\PC~55_combout  & \imem~0_combout ))) ) ) )

	.dataa(!\PC~57_combout ),
	.datab(!\PC~56_combout ),
	.datac(!\PC~55_combout ),
	.datad(!\imem~0_combout ),
	.datae(!\imem~28_combout ),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h0000001000880098;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\imem~27_combout  & ( (!\imem~30_combout  & !\imem~38_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~30_combout ),
	.datad(!\imem~38_combout ),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'hF000F00000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( \imem~23_combout  & ( (\Decoder1~0_combout  & (!\imem~65_combout  & (\imem~46_combout  & \imem~0_combout ))) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(!\imem~65_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h0000000000040004;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \PC[31]_NEW_REG4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Decoder1~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]_NEW_REG4 .is_wysiwyg = "true";
defparam \PC[31]_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = ( \Add1~53_sumout  & ( \PC~55_OTERM527_OTERM637  & ( (!\isnop_A~q ) # ((!\PC[31]_OTERM7~DUPLICATE_q ) # (\PC~55_OTERM527_OTERM635 )) ) ) ) # ( !\Add1~53_sumout  & ( \PC~55_OTERM527_OTERM637  & ( (!\isnop_A~q ) # 
// ((!\PC[31]_OTERM7~DUPLICATE_q  & (!\PC[31]_OTERM5 )) # (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~55_OTERM527_OTERM635 )))) ) ) ) # ( \Add1~53_sumout  & ( !\PC~55_OTERM527_OTERM637  & ( (\isnop_A~q  & ((!\PC[31]_OTERM7~DUPLICATE_q  & (\PC[31]_OTERM5 )) # 
// (\PC[31]_OTERM7~DUPLICATE_q  & ((\PC~55_OTERM527_OTERM635 ))))) ) ) ) # ( !\Add1~53_sumout  & ( !\PC~55_OTERM527_OTERM637  & ( (\isnop_A~q  & (\PC[31]_OTERM7~DUPLICATE_q  & \PC~55_OTERM527_OTERM635 )) ) ) )

	.dataa(!\PC[31]_OTERM5 ),
	.datab(!\isnop_A~q ),
	.datac(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datad(!\PC~55_OTERM527_OTERM635 ),
	.datae(!\Add1~53_sumout ),
	.dataf(!\PC~55_OTERM527_OTERM637 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55 .extended_lut = "off";
defparam \PC~55 .lut_mask = 64'h00031013ECEFFCFF;
defparam \PC~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \PC~56_combout  & ( \imem~37_combout  & ( (\imem~0_combout  & (!\PC~55_combout  & (\imem~36_combout  & \PC~57_combout ))) ) ) ) # ( !\PC~56_combout  & ( \imem~37_combout  & ( (\imem~0_combout  & !\PC~57_combout ) ) ) ) # ( 
// \PC~56_combout  & ( !\imem~37_combout  & ( (\imem~0_combout  & (!\PC~55_combout  & (\imem~36_combout  & \PC~57_combout ))) ) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\PC~55_combout ),
	.datac(!\imem~36_combout ),
	.datad(!\PC~57_combout ),
	.datae(!\PC~56_combout ),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h0000000455000004;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N39
cyclonev_lcell_comb \isbranch_D~0 (
// Equation(s):
// \isbranch_D~0_combout  = ( \imem~23_combout  & ( (\imem~0_combout  & (!\imem~38_combout  & (!\imem~46_combout  & !\imem~30_combout ))) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\imem~38_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\imem~30_combout ),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~0 .extended_lut = "off";
defparam \isbranch_D~0 .lut_mask = 64'h0000000040004000;
defparam \isbranch_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \PC[31]_OTERM7~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isbranch_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]_OTERM7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]_OTERM7~DUPLICATE .is_wysiwyg = "true";
defparam \PC[31]_OTERM7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N57
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( \PC~2_combout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( \stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\PC~2_combout ))) # (\mispred~0_combout  & (pcpred_A[12])) ) ) ) 
// # ( \Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( \Add2~117_sumout  ) ) ) # ( !\Selector52~21_Duplicate_27  & ( !\stall~0_Duplicate_12  & ( (!\mispred~0_combout  & ((\Add2~117_sumout ))) # (\mispred~0_combout  & (pcpred_A[12])) ) ) )

	.dataa(!pcpred_A[12]),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~117_sumout ),
	.datad(!\PC~2_combout ),
	.datae(!\Selector52~21_Duplicate_27 ),
	.dataf(!\stall~0_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h1D1D0F0F11DD00FF;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N58
dffeas \PC~2_OTERM525_OTERM641_NEW_REG962 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~2_OTERM525_OTERM641_OTERM963 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~2_OTERM525_OTERM641_NEW_REG962 .is_wysiwyg = "true";
defparam \PC~2_OTERM525_OTERM641_NEW_REG962 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \PC~2_OTERM525_OTERM641_NEW_REG960 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~2_OTERM525_OTERM641_OTERM961 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~2_OTERM525_OTERM641_NEW_REG960 .is_wysiwyg = "true";
defparam \PC~2_OTERM525_OTERM641_NEW_REG960 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N34
dffeas \PC~8_OTERM521_OTERM625_OTERM953DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isbranch_D~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC~8_OTERM521_OTERM625_OTERM953DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC~8_OTERM521_OTERM625_OTERM953DUPLICATE .is_wysiwyg = "true";
defparam \PC~8_OTERM521_OTERM625_OTERM953DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N18
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \PC~8_OTERM521_OTERM625_OTERM953DUPLICATE_q  & ( (!\PC~8_OTERM521_OTERM625_OTERM951  & (\PC~2_OTERM525_OTERM641_OTERM963 )) # (\PC~8_OTERM521_OTERM625_OTERM951  & ((\PC~2_OTERM525_OTERM641_OTERM961 ))) ) ) # ( 
// !\PC~8_OTERM521_OTERM625_OTERM953DUPLICATE_q  & ( (\PC~2_OTERM525_OTERM641_OTERM963  & !\PC~8_OTERM521_OTERM625_OTERM951 ) ) )

	.dataa(gnd),
	.datab(!\PC~2_OTERM525_OTERM641_OTERM963 ),
	.datac(!\PC~2_OTERM525_OTERM641_OTERM961 ),
	.datad(!\PC~8_OTERM521_OTERM625_OTERM951 ),
	.datae(gnd),
	.dataf(!\PC~8_OTERM521_OTERM625_OTERM953DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h33003300330F330F;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N6
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \Add1~1_sumout  & ( ((!\PC[31]_OTERM7~DUPLICATE_q  & (\isnop_A~q  & \PC[31]_OTERM5 ))) # (\PC~1_combout ) ) ) # ( !\Add1~1_sumout  & ( \PC~1_combout  ) )

	.dataa(!\PC[31]_OTERM7~DUPLICATE_q ),
	.datab(!\isnop_A~q ),
	.datac(!\PC~1_combout ),
	.datad(!\PC[31]_OTERM5 ),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h0F0F0F0F0F2F0F2F;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N27
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( !\PC~63_combout  & ( !\PC~8_combout  & ( (!\PC~2_combout  & (!\PC~64_combout  & (!\PC~5_combout  & !\PC~65_combout ))) ) ) )

	.dataa(!\PC~2_combout ),
	.datab(!\PC~64_combout ),
	.datac(!\PC~5_combout ),
	.datad(!\PC~65_combout ),
	.datae(!\PC~63_combout ),
	.dataf(!\PC~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h8000000000000000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~23_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \destreg_D[2]~1 (
// Equation(s):
// \destreg_D[2]~1_combout  = ( \imem~27_combout  & ( (!\imem~38_combout  & (!\imem~65_combout  & \imem~30_combout )) ) ) # ( !\imem~27_combout  & ( (!\imem~38_combout  & \imem~30_combout ) ) )

	.dataa(!\imem~38_combout ),
	.datab(gnd),
	.datac(!\imem~65_combout ),
	.datad(!\imem~30_combout ),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[2]~1 .extended_lut = "off";
defparam \destreg_D[2]~1 .lut_mask = 64'h00AA00AA00A000A0;
defparam \destreg_D[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \destreg_D[2]~0 (
// Equation(s):
// \destreg_D[2]~0_combout  = ( \imem~27_combout  & ( !\imem~47_combout  ) ) # ( !\imem~27_combout  & ( (!\imem~47_combout  & ((!\imem~30_combout ) # (\imem~65_combout ))) ) )

	.dataa(!\imem~47_combout ),
	.datab(gnd),
	.datac(!\imem~65_combout ),
	.datad(!\imem~30_combout ),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[2]~0 .extended_lut = "off";
defparam \destreg_D[2]~0 .lut_mask = 64'hAA0AAA0AAAAAAAAA;
defparam \destreg_D[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \destreg_D[2]~2 (
// Equation(s):
// \destreg_D[2]~2_combout  = ( \destreg_D[2]~1_combout  & ( \destreg_D[2]~0_combout  & ( (!\Decoder1~1_Duplicate_3  & ((!\ldmem_D~0_combout ) # (\imem~24_combout ))) ) ) ) # ( !\destreg_D[2]~1_combout  & ( \destreg_D[2]~0_combout  & ( 
// (!\Decoder1~1_Duplicate_3  & ((!\ldmem_D~0_combout ) # (\imem~24_combout ))) ) ) ) # ( \destreg_D[2]~1_combout  & ( !\destreg_D[2]~0_combout  & ( (\imem~24_combout  & !\Decoder1~1_Duplicate_3 ) ) ) ) # ( !\destreg_D[2]~1_combout  & ( 
// !\destreg_D[2]~0_combout  & ( (!\Decoder1~1_Duplicate_3  & ((!\ldmem_D~0_combout ) # (\imem~24_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\imem~24_combout ),
	.datac(!\ldmem_D~0_combout ),
	.datad(!\Decoder1~1_Duplicate_3 ),
	.datae(!\destreg_D[2]~1_combout ),
	.dataf(!\destreg_D[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[2]~2 .extended_lut = "off";
defparam \destreg_D[2]~2 .lut_mask = 64'hF3003300F300F300;
defparam \destreg_D[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas wrreg_A_NEW_REG900(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\destreg_D[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wrreg_A_OTERM901),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A_NEW_REG900.is_wysiwyg = "true";
defparam wrreg_A_NEW_REG900.power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N28
dffeas \aluin2_A~30_OTERM515_NEW_REG690 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A~30_OTERM515_OTERM691 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A~30_OTERM515_NEW_REG690 .is_wysiwyg = "true";
defparam \aluin2_A~30_OTERM515_NEW_REG690 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N22
dffeas \destreg_D[1]~4_OTERM923_NEW_REG1032 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_D[1]~4_OTERM923_OTERM1033 ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_D[1]~4_OTERM923_NEW_REG1032 .is_wysiwyg = "true";
defparam \destreg_D[1]~4_OTERM923_NEW_REG1032 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \destreg_D[1]~4 (
// Equation(s):
// \destreg_D[1]~4_combout  = ( \destreg_D[1]~4_OTERM923_OTERM1033  & ( wrreg_A_OTERM899 & ( (!wrreg_A_OTERM901) # ((\destreg_D[0]~3_combout  & ((!\aluin2_A[4]_OTERM305 ) # (\aluin2_A~30_OTERM515_OTERM691 )))) ) ) ) # ( !\destreg_D[1]~4_OTERM923_OTERM1033  & 
// ( wrreg_A_OTERM899 & ( (\destreg_D[0]~3_combout  & ((!\aluin2_A[4]_OTERM305 ) # (\aluin2_A~30_OTERM515_OTERM691 ))) ) ) )

	.dataa(!wrreg_A_OTERM901),
	.datab(!\aluin2_A[4]_OTERM305 ),
	.datac(!\destreg_D[0]~3_combout ),
	.datad(!\aluin2_A~30_OTERM515_OTERM691 ),
	.datae(!\destreg_D[1]~4_OTERM923_OTERM1033 ),
	.dataf(!wrreg_A_OTERM899),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_D[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_D[1]~4 .extended_lut = "off";
defparam \destreg_D[1]~4 .lut_mask = 64'h000000000C0FAEAF;
defparam \destreg_D[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N2
dffeas \destreg_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\destreg_D[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1] .is_wysiwyg = "true";
defparam \destreg_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N3
cyclonev_lcell_comb \rt_match_M~0 (
// Equation(s):
// \rt_match_M~0_combout  = ( \imem~16_Duplicate_143  & ( (!destreg_M[3] & (\isnop_M~q  & (!\imem~13_Duplicate_144  $ (!destreg_M[2])))) ) ) # ( !\imem~16_Duplicate_143  & ( (destreg_M[3] & (\isnop_M~q  & (!\imem~13_Duplicate_144  $ (!destreg_M[2])))) ) )

	.dataa(!destreg_M[3]),
	.datab(!\isnop_M~q ),
	.datac(!\imem~13_Duplicate_144 ),
	.datad(!destreg_M[2]),
	.datae(gnd),
	.dataf(!\imem~16_Duplicate_143 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_match_M~0 .extended_lut = "off";
defparam \rt_match_M~0 .lut_mask = 64'h0110011002200220;
defparam \rt_match_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb rt_match_M(
// Equation(s):
// \rt_match_M~combout  = ( \rt_match_M~0_combout  & ( \imem~17_combout  & ( (destreg_M[1] & (!destreg_M[0] $ (!\imem~18_combout ))) ) ) ) # ( \rt_match_M~0_combout  & ( !\imem~17_combout  & ( (!destreg_M[1] & ((!destreg_M[0] & (!\Equal3~0_combout  & 
// \imem~18_combout )) # (destreg_M[0] & ((!\imem~18_combout ))))) ) ) )

	.dataa(!destreg_M[1]),
	.datab(!destreg_M[0]),
	.datac(!\Equal3~0_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\rt_match_M~0_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_M~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rt_match_M.extended_lut = "off";
defparam rt_match_M.lut_mask = 64'h0000228000001144;
defparam rt_match_M.shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N32
dffeas \RTreg_A[6]_NEW_REG382 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rt_match_M~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[6]_OTERM383 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6]_NEW_REG382 .is_wysiwyg = "true";
defparam \RTreg_A[6]_NEW_REG382 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N14
dffeas \RTreg_A[0]_NEW_REG406 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux63~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTreg_A[0]_OTERM407 ),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[0]_NEW_REG406 .is_wysiwyg = "true";
defparam \RTreg_A[0]_NEW_REG406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N45
cyclonev_lcell_comb \RTval_D[0]~0 (
// Equation(s):
// \RTval_D[0]~0_combout  = ( memaddr_M[0] & ( ((!\RTreg_A[6]_OTERM383  & (\RTreg_A[0]_OTERM407 )) # (\RTreg_A[6]_OTERM383  & ((\RTreg_A[0]_OTERM405 )))) # (\RTreg_A[6]_OTERM381 ) ) ) # ( !memaddr_M[0] & ( (!\RTreg_A[6]_OTERM381  & ((!\RTreg_A[6]_OTERM383  & 
// (\RTreg_A[0]_OTERM407 )) # (\RTreg_A[6]_OTERM383  & ((\RTreg_A[0]_OTERM405 ))))) ) )

	.dataa(!\RTreg_A[6]_OTERM383 ),
	.datab(!\RTreg_A[6]_OTERM381 ),
	.datac(!\RTreg_A[0]_OTERM407 ),
	.datad(!\RTreg_A[0]_OTERM405 ),
	.datae(!memaddr_M[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[0]~0 .extended_lut = "off";
defparam \RTval_D[0]~0 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \RTval_D[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N41
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \ss0|OUT~0_RTM0213 (
// Equation(s):
// \ss0|OUT~0_RTM0213_combout  = ( wmemval_M[3] & ( (!wmemval_M[0]) # (!wmemval_M[2] $ (wmemval_M[1])) ) ) # ( !wmemval_M[3] & ( (!wmemval_M[0] $ (wmemval_M[2])) # (wmemval_M[1]) ) )

	.dataa(!wmemval_M[0]),
	.datab(!wmemval_M[2]),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_RTM0213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_RTM0213 .extended_lut = "off";
defparam \ss0|OUT~0_RTM0213 .lut_mask = 64'h9F9FEBEB9F9FEBEB;
defparam \ss0|OUT~0_RTM0213 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N24
cyclonev_lcell_comb \ss0|OUT~0_OTERM211feeder (
// Equation(s):
// \ss0|OUT~0_OTERM211feeder_combout  = ( \ss0|OUT~0_RTM0213_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_RTM0213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_OTERM211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_OTERM211feeder .extended_lut = "off";
defparam \ss0|OUT~0_OTERM211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~0_OTERM211feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N36
cyclonev_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = ( \wrmem_M~q  & ( (\Equal9~6_combout  & (\isnop_M~q  & (!memaddr_M[4] & !memaddr_M[7]))) ) )

	.dataa(!\Equal9~6_combout ),
	.datab(!\isnop_M~q ),
	.datac(!memaddr_M[4]),
	.datad(!memaddr_M[7]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~0 .extended_lut = "off";
defparam \always5~0 .lut_mask = 64'h0000000010001000;
defparam \always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N21
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = (!memaddr_M[5] & \always5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[5]),
	.datad(!\always5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h00F000F000F000F0;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N25
dffeas \ss0|OUT~0_NEW_REG210 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~0_OTERM211feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM211 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG210 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG210 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N12
cyclonev_lcell_comb \ss0|OUT~0_NEW_REG210_RTM0212 (
// Equation(s):
// \ss0|OUT~0_NEW_REG210_RTM0212_combout  = ( !\ss0|OUT~0_OTERM211  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_NEW_REG210_RTM0212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG210_RTM0212 .extended_lut = "off";
defparam \ss0|OUT~0_NEW_REG210_RTM0212 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~0_NEW_REG210_RTM0212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N45
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( wmemval_M[1] & ( (!wmemval_M[0] & ((wmemval_M[2]))) # (wmemval_M[0] & (wmemval_M[3])) ) ) # ( !wmemval_M[1] & ( (wmemval_M[2] & (!wmemval_M[3] $ (!wmemval_M[0]))) ) )

	.dataa(!wmemval_M[3]),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(!wmemval_M[0]),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h050A050A0F550F55;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \ss0|OUT~1_NEW_REG214 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss0|OUT~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM215 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG214 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( wmemval_M[0] & ( (wmemval_M[1] & (wmemval_M[2] & wmemval_M[3])) ) ) # ( !wmemval_M[0] & ( (!wmemval_M[2] & (wmemval_M[1] & !wmemval_M[3])) # (wmemval_M[2] & ((wmemval_M[3]))) ) )

	.dataa(!wmemval_M[1]),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(!wmemval_M[3]),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h500F500F00050005;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N16
dffeas \ss0|OUT~2_NEW_REG216 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM217 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG216 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( wmemval_M[0] & ( (!wmemval_M[1] & (!wmemval_M[2] & !wmemval_M[3])) # (wmemval_M[1] & (wmemval_M[2])) ) ) # ( !wmemval_M[0] & ( (!wmemval_M[1] & (wmemval_M[2] & !wmemval_M[3])) # (wmemval_M[1] & (!wmemval_M[2] & wmemval_M[3])) ) )

	.dataa(!wmemval_M[1]),
	.datab(!wmemval_M[2]),
	.datac(gnd),
	.datad(!wmemval_M[3]),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h2244224499119911;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N25
dffeas \ss0|OUT~3_NEW_REG218 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM219 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG218 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N27
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( wmemval_M[0] & ( (!wmemval_M[3]) # ((!wmemval_M[1] & !wmemval_M[2])) ) ) # ( !wmemval_M[0] & ( (!wmemval_M[1] & (wmemval_M[2] & !wmemval_M[3])) ) )

	.dataa(!wmemval_M[1]),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(!wmemval_M[3]),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h0A000A00FFA0FFA0;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N28
dffeas \ss0|OUT~4_NEW_REG220 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM221 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG220 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \ss0|OUT~5_RTM0225 (
// Equation(s):
// \ss0|OUT~5_RTM0225_combout  = ( wmemval_M[0] & ( wmemval_M[3] & ( (!wmemval_M[2]) # (wmemval_M[1]) ) ) ) # ( !wmemval_M[0] & ( wmemval_M[3] ) ) # ( wmemval_M[0] & ( !wmemval_M[3] & ( (wmemval_M[2] & !wmemval_M[1]) ) ) ) # ( !wmemval_M[0] & ( !wmemval_M[3] 
// & ( (!wmemval_M[1]) # (wmemval_M[2]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[2]),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(!wmemval_M[0]),
	.dataf(!wmemval_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_RTM0225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_RTM0225 .extended_lut = "off";
defparam \ss0|OUT~5_RTM0225 .lut_mask = 64'hF3F33030FFFFCFCF;
defparam \ss0|OUT~5_RTM0225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N31
dffeas \ss0|OUT~5_NEW_REG222 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~5_RTM0225_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM223 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG222 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG222 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N48
cyclonev_lcell_comb \ss0|OUT~5_NEW_REG222_RTM0224 (
// Equation(s):
// \ss0|OUT~5_NEW_REG222_RTM0224_combout  = ( !\ss0|OUT~5_OTERM223  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_NEW_REG222_RTM0224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG222_RTM0224 .extended_lut = "off";
defparam \ss0|OUT~5_NEW_REG222_RTM0224 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~5_NEW_REG222_RTM0224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \ss0|OUT~6_RTM0229 (
// Equation(s):
// \ss0|OUT~6_RTM0229_combout  = (!wmemval_M[0] & (!wmemval_M[1] & (!wmemval_M[2] $ (wmemval_M[3])))) # (wmemval_M[0] & (!wmemval_M[3] & (!wmemval_M[1] $ (wmemval_M[2]))))

	.dataa(!wmemval_M[1]),
	.datab(!wmemval_M[2]),
	.datac(!wmemval_M[0]),
	.datad(!wmemval_M[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_RTM0229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_RTM0229 .extended_lut = "off";
defparam \ss0|OUT~6_RTM0229 .lut_mask = 64'h8920892089208920;
defparam \ss0|OUT~6_RTM0229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N14
dffeas \ss0|OUT~6_NEW_REG226 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~6_RTM0229_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM227 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG226 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG226 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \ss0|OUT~6_NEW_REG226_RTM0228 (
// Equation(s):
// \ss0|OUT~6_NEW_REG226_RTM0228_combout  = !\ss0|OUT~6_OTERM227 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ss0|OUT~6_OTERM227 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_NEW_REG226_RTM0228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG226_RTM0228 .extended_lut = "off";
defparam \ss0|OUT~6_NEW_REG226_RTM0228 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \ss0|OUT~6_NEW_REG226_RTM0228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( wmemval_M[4] & ( (!wmemval_M[7] & (!wmemval_M[5] & !wmemval_M[6])) # (wmemval_M[7] & (!wmemval_M[5] $ (!wmemval_M[6]))) ) ) # ( !wmemval_M[4] & ( (!wmemval_M[7] & (!wmemval_M[5] & wmemval_M[6])) ) )

	.dataa(!wmemval_M[7]),
	.datab(!wmemval_M[5]),
	.datac(gnd),
	.datad(!wmemval_M[6]),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0088008899449944;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N1
dffeas \ss1|OUT~0_NEW_REG192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM193 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG192 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N3
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( wmemval_M[4] & ( (!wmemval_M[5] & (!wmemval_M[7] & wmemval_M[6])) # (wmemval_M[5] & (wmemval_M[7])) ) ) # ( !wmemval_M[4] & ( (wmemval_M[6] & ((wmemval_M[7]) # (wmemval_M[5]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[5]),
	.datac(!wmemval_M[7]),
	.datad(!wmemval_M[6]),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h003F003F03C303C3;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N4
dffeas \ss1|OUT~1_NEW_REG194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM195 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG194 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( wmemval_M[7] & ( (wmemval_M[6] & ((!wmemval_M[4]) # (wmemval_M[5]))) ) ) # ( !wmemval_M[7] & ( (!wmemval_M[4] & (wmemval_M[5] & !wmemval_M[6])) ) )

	.dataa(!wmemval_M[4]),
	.datab(!wmemval_M[5]),
	.datac(gnd),
	.datad(!wmemval_M[6]),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h2200220000BB00BB;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \ss1|OUT~2_NEW_REG196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM197 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG196 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \ss1|OUT~3_RTM0201 (
// Equation(s):
// \ss1|OUT~3_RTM0201_combout  = ( wmemval_M[4] & ( (!wmemval_M[5] & ((wmemval_M[6]) # (wmemval_M[7]))) # (wmemval_M[5] & ((!wmemval_M[6]))) ) ) # ( !wmemval_M[4] & ( (!wmemval_M[5] & ((!wmemval_M[6]) # (wmemval_M[7]))) # (wmemval_M[5] & ((!wmemval_M[7]) # 
// (wmemval_M[6]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[5]),
	.datac(!wmemval_M[7]),
	.datad(!wmemval_M[6]),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_RTM0201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_RTM0201 .extended_lut = "off";
defparam \ss1|OUT~3_RTM0201 .lut_mask = 64'hFC3FFC3F3FCC3FCC;
defparam \ss1|OUT~3_RTM0201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N49
dffeas \ss1|OUT~3_NEW_REG198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~3_RTM0201_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM199 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG198 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \ss1|OUT~3_NEW_REG198_RTM0200 (
// Equation(s):
// \ss1|OUT~3_NEW_REG198_RTM0200_combout  = ( !\ss1|OUT~3_OTERM199  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_OTERM199 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_NEW_REG198_RTM0200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG198_RTM0200 .extended_lut = "off";
defparam \ss1|OUT~3_NEW_REG198_RTM0200 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~3_NEW_REG198_RTM0200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N9
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = (!wmemval_M[5] & ((!wmemval_M[6] & (wmemval_M[4])) # (wmemval_M[6] & ((!wmemval_M[7]))))) # (wmemval_M[5] & (wmemval_M[4] & ((!wmemval_M[7]))))

	.dataa(!wmemval_M[4]),
	.datab(!wmemval_M[5]),
	.datac(!wmemval_M[6]),
	.datad(!wmemval_M[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h5D405D405D405D40;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N10
dffeas \ss1|OUT~4_NEW_REG202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM203 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG202 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N15
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( wmemval_M[4] & ( !wmemval_M[7] $ (((!wmemval_M[5] & wmemval_M[6]))) ) ) # ( !wmemval_M[4] & ( (!wmemval_M[7] & (wmemval_M[5] & !wmemval_M[6])) ) )

	.dataa(gnd),
	.datab(!wmemval_M[7]),
	.datac(!wmemval_M[5]),
	.datad(!wmemval_M[6]),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h0C000C00CC3CCC3C;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N16
dffeas \ss1|OUT~5_NEW_REG204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM205 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG204 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG204 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N33
cyclonev_lcell_comb \ss1|OUT~6_RTM0209 (
// Equation(s):
// \ss1|OUT~6_RTM0209_combout  = ( wmemval_M[4] & ( (!wmemval_M[7] & (!wmemval_M[5] $ (wmemval_M[6]))) ) ) # ( !wmemval_M[4] & ( (!wmemval_M[5] & (!wmemval_M[7] $ (wmemval_M[6]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[7]),
	.datac(!wmemval_M[5]),
	.datad(!wmemval_M[6]),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_RTM0209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_RTM0209 .extended_lut = "off";
defparam \ss1|OUT~6_RTM0209 .lut_mask = 64'hC030C030C00CC00C;
defparam \ss1|OUT~6_RTM0209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N35
dffeas \ss1|OUT~6_NEW_REG206 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~6_RTM0209_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM207 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG206 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \ss1|OUT~6_NEW_REG206_RTM0208 (
// Equation(s):
// \ss1|OUT~6_NEW_REG206_RTM0208_combout  = ( !\ss1|OUT~6_OTERM207  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_OTERM207 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_NEW_REG206_RTM0208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG206_RTM0208 .extended_lut = "off";
defparam \ss1|OUT~6_NEW_REG206_RTM0208 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~6_NEW_REG206_RTM0208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N27
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( wmemval_M[9] & ( wmemval_M[11] & ( (wmemval_M[8] & !wmemval_M[10]) ) ) ) # ( !wmemval_M[9] & ( wmemval_M[11] & ( (wmemval_M[8] & wmemval_M[10]) ) ) ) # ( !wmemval_M[9] & ( !wmemval_M[11] & ( !wmemval_M[8] $ (!wmemval_M[10]) ) ) )

	.dataa(!wmemval_M[8]),
	.datab(!wmemval_M[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[9]),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h6666000011114444;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N28
dffeas \ss2|OUT~0_NEW_REG172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM173 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG172 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N9
cyclonev_lcell_comb \ss2|OUT~1_RTM0177 (
// Equation(s):
// \ss2|OUT~1_RTM0177_combout  = ( wmemval_M[11] & ( (!wmemval_M[8] & (!wmemval_M[10])) # (wmemval_M[8] & ((!wmemval_M[9]))) ) ) # ( !wmemval_M[11] & ( (!wmemval_M[10]) # (!wmemval_M[8] $ (wmemval_M[9])) ) )

	.dataa(!wmemval_M[8]),
	.datab(!wmemval_M[10]),
	.datac(gnd),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_RTM0177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_RTM0177 .extended_lut = "off";
defparam \ss2|OUT~1_RTM0177 .lut_mask = 64'hEEDDEEDDDD88DD88;
defparam \ss2|OUT~1_RTM0177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N14
dffeas \ss2|OUT~1_NEW_REG174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss2|OUT~1_RTM0177_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM175 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG174 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N54
cyclonev_lcell_comb \ss2|OUT~1_NEW_REG174_RTM0176 (
// Equation(s):
// \ss2|OUT~1_NEW_REG174_RTM0176_combout  = ( !\ss2|OUT~1_OTERM175  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_OTERM175 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_NEW_REG174_RTM0176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG174_RTM0176 .extended_lut = "off";
defparam \ss2|OUT~1_NEW_REG174_RTM0176 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~1_NEW_REG174_RTM0176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \ss2|OUT~2_RTM0181 (
// Equation(s):
// \ss2|OUT~2_RTM0181_combout  = ( wmemval_M[11] & ( (!wmemval_M[10]) # ((wmemval_M[8] & !wmemval_M[9])) ) ) # ( !wmemval_M[11] & ( ((!wmemval_M[9]) # (wmemval_M[10])) # (wmemval_M[8]) ) )

	.dataa(!wmemval_M[8]),
	.datab(!wmemval_M[10]),
	.datac(gnd),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_RTM0181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_RTM0181 .extended_lut = "off";
defparam \ss2|OUT~2_RTM0181 .lut_mask = 64'hFF77FF77DDCCDDCC;
defparam \ss2|OUT~2_RTM0181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \ss2|OUT~2_NEW_REG178 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_RTM0181_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM179 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG178 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG178 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N57
cyclonev_lcell_comb \ss2|OUT~2_NEW_REG178_RTM0180 (
// Equation(s):
// \ss2|OUT~2_NEW_REG178_RTM0180_combout  = ( !\ss2|OUT~2_OTERM179  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ss2|OUT~2_OTERM179 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_NEW_REG178_RTM0180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG178_RTM0180 .extended_lut = "off";
defparam \ss2|OUT~2_NEW_REG178_RTM0180 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ss2|OUT~2_NEW_REG178_RTM0180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N18
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( wmemval_M[11] & ( (wmemval_M[9] & (!wmemval_M[10] $ (wmemval_M[8]))) ) ) # ( !wmemval_M[11] & ( (!wmemval_M[10] & (wmemval_M[8] & !wmemval_M[9])) # (wmemval_M[10] & (!wmemval_M[8] $ (wmemval_M[9]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[10]),
	.datac(!wmemval_M[8]),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h3C033C0300C300C3;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \ss2|OUT~3_NEW_REG182 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM183 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG182 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N39
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( wmemval_M[11] & ( (wmemval_M[8] & (!wmemval_M[10] & !wmemval_M[9])) ) ) # ( !wmemval_M[11] & ( ((wmemval_M[10] & !wmemval_M[9])) # (wmemval_M[8]) ) )

	.dataa(!wmemval_M[8]),
	.datab(!wmemval_M[10]),
	.datac(!wmemval_M[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h7575757540404040;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N40
dffeas \ss2|OUT~4_NEW_REG184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM185 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG184 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( wmemval_M[11] & ( (wmemval_M[10] & (wmemval_M[8] & !wmemval_M[9])) ) ) # ( !wmemval_M[11] & ( (!wmemval_M[10] & ((wmemval_M[9]) # (wmemval_M[8]))) # (wmemval_M[10] & (wmemval_M[8] & wmemval_M[9])) ) )

	.dataa(gnd),
	.datab(!wmemval_M[10]),
	.datac(!wmemval_M[8]),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h0CCF0CCF03000300;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N55
dffeas \ss2|OUT~5_NEW_REG186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM187 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG186 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \ss2|OUT~6_RTM0191 (
// Equation(s):
// \ss2|OUT~6_RTM0191_combout  = ( wmemval_M[11] & ( (!wmemval_M[8] & (wmemval_M[10] & !wmemval_M[9])) ) ) # ( !wmemval_M[11] & ( (!wmemval_M[10] & ((!wmemval_M[9]))) # (wmemval_M[10] & (wmemval_M[8] & wmemval_M[9])) ) )

	.dataa(!wmemval_M[8]),
	.datab(gnd),
	.datac(!wmemval_M[10]),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_RTM0191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_RTM0191 .extended_lut = "off";
defparam \ss2|OUT~6_RTM0191 .lut_mask = 64'hF005F0050A000A00;
defparam \ss2|OUT~6_RTM0191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N53
dffeas \ss2|OUT~6_NEW_REG188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_RTM0191_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM189 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG188 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \ss2|OUT~6_NEW_REG188_RTM0190 (
// Equation(s):
// \ss2|OUT~6_NEW_REG188_RTM0190_combout  = ( !\ss2|OUT~6_OTERM189  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_OTERM189 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_NEW_REG188_RTM0190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG188_RTM0190 .extended_lut = "off";
defparam \ss2|OUT~6_NEW_REG188_RTM0190 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~6_NEW_REG188_RTM0190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \ss3|OUT~0_RTM0155 (
// Equation(s):
// \ss3|OUT~0_RTM0155_combout  = ( wmemval_M[15] & ( (!wmemval_M[12]) # (!wmemval_M[13] $ (wmemval_M[14])) ) ) # ( !wmemval_M[15] & ( (!wmemval_M[14] $ (wmemval_M[12])) # (wmemval_M[13]) ) )

	.dataa(gnd),
	.datab(!wmemval_M[13]),
	.datac(!wmemval_M[14]),
	.datad(!wmemval_M[12]),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_RTM0155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_RTM0155 .extended_lut = "off";
defparam \ss3|OUT~0_RTM0155 .lut_mask = 64'hF33FF33FFFC3FFC3;
defparam \ss3|OUT~0_RTM0155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \ss3|OUT~0_OTERM153feeder (
// Equation(s):
// \ss3|OUT~0_OTERM153feeder_combout  = ( \ss3|OUT~0_RTM0155_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_RTM0155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_OTERM153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_OTERM153feeder .extended_lut = "off";
defparam \ss3|OUT~0_OTERM153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~0_OTERM153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \ss3|OUT~0_NEW_REG152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~0_OTERM153feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM153 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG152 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \ss3|OUT~0_NEW_REG152_RTM0154 (
// Equation(s):
// \ss3|OUT~0_NEW_REG152_RTM0154_combout  = ( !\ss3|OUT~0_OTERM153  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_OTERM153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_NEW_REG152_RTM0154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG152_RTM0154 .extended_lut = "off";
defparam \ss3|OUT~0_NEW_REG152_RTM0154 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~0_NEW_REG152_RTM0154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N12
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( wmemval_M[14] & ( (!wmemval_M[13] & (!wmemval_M[15] $ (!wmemval_M[12]))) # (wmemval_M[13] & ((!wmemval_M[12]) # (wmemval_M[15]))) ) ) # ( !wmemval_M[14] & ( (wmemval_M[13] & (wmemval_M[15] & wmemval_M[12])) ) )

	.dataa(gnd),
	.datab(!wmemval_M[13]),
	.datac(!wmemval_M[15]),
	.datad(!wmemval_M[12]),
	.datae(gnd),
	.dataf(!wmemval_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h000300033FC33FC3;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \ss3|OUT~1_NEW_REG156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM157 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG156 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N54
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( wmemval_M[14] & ( (wmemval_M[15] & ((!wmemval_M[12]) # (wmemval_M[13]))) ) ) # ( !wmemval_M[14] & ( (!wmemval_M[15] & (wmemval_M[13] & !wmemval_M[12])) ) )

	.dataa(!wmemval_M[15]),
	.datab(!wmemval_M[13]),
	.datac(!wmemval_M[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h2020202051515151;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N55
dffeas \ss3|OUT~2_NEW_REG158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG158 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N57
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( wmemval_M[14] & ( (!wmemval_M[13] & (!wmemval_M[15] & !wmemval_M[12])) # (wmemval_M[13] & ((wmemval_M[12]))) ) ) # ( !wmemval_M[14] & ( (!wmemval_M[15] & (!wmemval_M[13] & wmemval_M[12])) # (wmemval_M[15] & (wmemval_M[13] & 
// !wmemval_M[12])) ) )

	.dataa(!wmemval_M[15]),
	.datab(gnd),
	.datac(!wmemval_M[13]),
	.datad(!wmemval_M[12]),
	.datae(gnd),
	.dataf(!wmemval_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h05A005A0A00FA00F;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N58
dffeas \ss3|OUT~3_NEW_REG160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM161 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG160 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N39
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( wmemval_M[12] & ( (!wmemval_M[15]) # ((!wmemval_M[13] & !wmemval_M[14])) ) ) # ( !wmemval_M[12] & ( (!wmemval_M[15] & (!wmemval_M[13] & wmemval_M[14])) ) )

	.dataa(!wmemval_M[15]),
	.datab(gnd),
	.datac(!wmemval_M[13]),
	.datad(!wmemval_M[14]),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h00A000A0FAAAFAAA;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N4
dffeas \ss3|OUT~4_NEW_REG162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss3|OUT~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM163 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG162 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N33
cyclonev_lcell_comb \ss3|OUT~5_RTM0167 (
// Equation(s):
// \ss3|OUT~5_RTM0167_combout  = (!wmemval_M[13] & ((!wmemval_M[12]) # (!wmemval_M[15] $ (!wmemval_M[14])))) # (wmemval_M[13] & (((!wmemval_M[12] & wmemval_M[14])) # (wmemval_M[15])))

	.dataa(!wmemval_M[15]),
	.datab(!wmemval_M[13]),
	.datac(!wmemval_M[12]),
	.datad(!wmemval_M[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_RTM0167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_RTM0167 .extended_lut = "off";
defparam \ss3|OUT~5_RTM0167 .lut_mask = 64'hD5F9D5F9D5F9D5F9;
defparam \ss3|OUT~5_RTM0167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \ss3|OUT~5_OTERM165feeder (
// Equation(s):
// \ss3|OUT~5_OTERM165feeder_combout  = ( \ss3|OUT~5_RTM0167_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_RTM0167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_OTERM165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_OTERM165feeder .extended_lut = "off";
defparam \ss3|OUT~5_OTERM165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~5_OTERM165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N44
dffeas \ss3|OUT~5_NEW_REG164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_OTERM165feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM165 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG164 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \ss3|OUT~5_NEW_REG164_RTM0166 (
// Equation(s):
// \ss3|OUT~5_NEW_REG164_RTM0166_combout  = ( !\ss3|OUT~5_OTERM165  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_OTERM165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_NEW_REG164_RTM0166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG164_RTM0166 .extended_lut = "off";
defparam \ss3|OUT~5_NEW_REG164_RTM0166 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~5_NEW_REG164_RTM0166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N30
cyclonev_lcell_comb \ss3|OUT~6_RTM0171 (
// Equation(s):
// \ss3|OUT~6_RTM0171_combout  = (!wmemval_M[12] & (!wmemval_M[13] & (!wmemval_M[15] $ (wmemval_M[14])))) # (wmemval_M[12] & (!wmemval_M[15] & (!wmemval_M[13] $ (wmemval_M[14]))))

	.dataa(!wmemval_M[15]),
	.datab(!wmemval_M[13]),
	.datac(!wmemval_M[12]),
	.datad(!wmemval_M[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_RTM0171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_RTM0171 .extended_lut = "off";
defparam \ss3|OUT~6_RTM0171 .lut_mask = 64'h8842884288428842;
defparam \ss3|OUT~6_RTM0171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N5
dffeas \ss3|OUT~6_NEW_REG168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss3|OUT~6_RTM0171_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM169 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG168 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG168 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N3
cyclonev_lcell_comb \ss3|OUT~6_NEW_REG168_RTM0170 (
// Equation(s):
// \ss3|OUT~6_NEW_REG168_RTM0170_combout  = ( !\ss3|OUT~6_OTERM169  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ss3|OUT~6_OTERM169 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_NEW_REG168_RTM0170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG168_RTM0170 .extended_lut = "off";
defparam \ss3|OUT~6_NEW_REG168_RTM0170 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ss3|OUT~6_NEW_REG168_RTM0170 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( wmemval_M[16] & ( wmemval_M[19] & ( !wmemval_M[17] $ (!wmemval_M[18]) ) ) ) # ( wmemval_M[16] & ( !wmemval_M[19] & ( (!wmemval_M[17] & !wmemval_M[18]) ) ) ) # ( !wmemval_M[16] & ( !wmemval_M[19] & ( (!wmemval_M[17] & wmemval_M[18]) 
// ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[17]),
	.datac(gnd),
	.datad(!wmemval_M[18]),
	.datae(!wmemval_M[16]),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h00CCCC00000033CC;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N28
dffeas \ss4|OUT~0_NEW_REG132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG132 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N9
cyclonev_lcell_comb \ss4|OUT~1_RTM0137 (
// Equation(s):
// \ss4|OUT~1_RTM0137_combout  = ( wmemval_M[19] & ( (!wmemval_M[16] & (!wmemval_M[18])) # (wmemval_M[16] & ((!wmemval_M[17]))) ) ) # ( !wmemval_M[19] & ( (!wmemval_M[18]) # (!wmemval_M[17] $ (wmemval_M[16])) ) )

	.dataa(!wmemval_M[18]),
	.datab(!wmemval_M[17]),
	.datac(gnd),
	.datad(!wmemval_M[16]),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_RTM0137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_RTM0137 .extended_lut = "off";
defparam \ss4|OUT~1_RTM0137 .lut_mask = 64'hEEBBEEBBAACCAACC;
defparam \ss4|OUT~1_RTM0137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \ss4|OUT~1_NEW_REG134 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~1_RTM0137_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM135 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG134 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \ss4|OUT~1_NEW_REG134_RTM0136 (
// Equation(s):
// \ss4|OUT~1_NEW_REG134_RTM0136_combout  = ( !\ss4|OUT~1_OTERM135  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_OTERM135 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_NEW_REG134_RTM0136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG134_RTM0136 .extended_lut = "off";
defparam \ss4|OUT~1_NEW_REG134_RTM0136 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~1_NEW_REG134_RTM0136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \ss4|OUT~2_RTM0141 (
// Equation(s):
// \ss4|OUT~2_RTM0141_combout  = ( wmemval_M[19] & ( (!wmemval_M[18]) # ((!wmemval_M[17] & wmemval_M[16])) ) ) # ( !wmemval_M[19] & ( ((!wmemval_M[17]) # (wmemval_M[16])) # (wmemval_M[18]) ) )

	.dataa(!wmemval_M[18]),
	.datab(!wmemval_M[17]),
	.datac(gnd),
	.datad(!wmemval_M[16]),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_RTM0141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_RTM0141 .extended_lut = "off";
defparam \ss4|OUT~2_RTM0141 .lut_mask = 64'hDDFFDDFFAAEEAAEE;
defparam \ss4|OUT~2_RTM0141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \ss4|OUT~2_NEW_REG138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~2_RTM0141_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG138 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \ss4|OUT~2_NEW_REG138_RTM0140 (
// Equation(s):
// \ss4|OUT~2_NEW_REG138_RTM0140_combout  = ( !\ss4|OUT~2_OTERM139  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~2_OTERM139 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_NEW_REG138_RTM0140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG138_RTM0140 .extended_lut = "off";
defparam \ss4|OUT~2_NEW_REG138_RTM0140 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~2_NEW_REG138_RTM0140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( wmemval_M[17] & ( wmemval_M[19] & ( !wmemval_M[18] $ (wmemval_M[16]) ) ) ) # ( wmemval_M[17] & ( !wmemval_M[19] & ( (wmemval_M[18] & wmemval_M[16]) ) ) ) # ( !wmemval_M[17] & ( !wmemval_M[19] & ( !wmemval_M[18] $ (!wmemval_M[16]) ) 
// ) )

	.dataa(!wmemval_M[18]),
	.datab(gnd),
	.datac(!wmemval_M[16]),
	.datad(gnd),
	.datae(!wmemval_M[17]),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h5A5A05050000A5A5;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \ss4|OUT~3_NEW_REG142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM143 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG142 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( wmemval_M[16] & ( wmemval_M[19] & ( (!wmemval_M[17] & !wmemval_M[18]) ) ) ) # ( wmemval_M[16] & ( !wmemval_M[19] ) ) # ( !wmemval_M[16] & ( !wmemval_M[19] & ( (!wmemval_M[17] & wmemval_M[18]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[17]),
	.datac(gnd),
	.datad(!wmemval_M[18]),
	.datae(!wmemval_M[16]),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h00CCFFFF0000CC00;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N52
dffeas \ss4|OUT~4_NEW_REG144 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM145 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG144 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( !wmemval_M[17] & ( wmemval_M[19] & ( (wmemval_M[18] & wmemval_M[16]) ) ) ) # ( wmemval_M[17] & ( !wmemval_M[19] & ( (!wmemval_M[18]) # (wmemval_M[16]) ) ) ) # ( !wmemval_M[17] & ( !wmemval_M[19] & ( (!wmemval_M[18] & wmemval_M[16]) 
// ) ) )

	.dataa(!wmemval_M[18]),
	.datab(gnd),
	.datac(!wmemval_M[16]),
	.datad(gnd),
	.datae(!wmemval_M[17]),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h0A0AAFAF05050000;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N43
dffeas \ss4|OUT~5_NEW_REG146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM147 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG146 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N57
cyclonev_lcell_comb \ss4|OUT~6_RTM0151 (
// Equation(s):
// \ss4|OUT~6_RTM0151_combout  = ( wmemval_M[19] & ( (wmemval_M[18] & (!wmemval_M[17] & !wmemval_M[16])) ) ) # ( !wmemval_M[19] & ( (!wmemval_M[18] & (!wmemval_M[17])) # (wmemval_M[18] & (wmemval_M[17] & wmemval_M[16])) ) )

	.dataa(!wmemval_M[18]),
	.datab(gnd),
	.datac(!wmemval_M[17]),
	.datad(!wmemval_M[16]),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_RTM0151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_RTM0151 .extended_lut = "off";
defparam \ss4|OUT~6_RTM0151 .lut_mask = 64'hA0A5A0A550005000;
defparam \ss4|OUT~6_RTM0151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N58
dffeas \ss4|OUT~6_NEW_REG148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~6_RTM0151_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM149 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG148 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG148 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \ss4|OUT~6_NEW_REG148_RTM0150 (
// Equation(s):
// \ss4|OUT~6_NEW_REG148_RTM0150_combout  = ( !\ss4|OUT~6_OTERM149  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_OTERM149 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_NEW_REG148_RTM0150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG148_RTM0150 .extended_lut = "off";
defparam \ss4|OUT~6_NEW_REG148_RTM0150 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~6_NEW_REG148_RTM0150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( !wmemval_M[21] & ( wmemval_M[22] & ( !wmemval_M[23] $ (wmemval_M[20]) ) ) ) # ( wmemval_M[21] & ( !wmemval_M[22] & ( (wmemval_M[23] & wmemval_M[20]) ) ) ) # ( !wmemval_M[21] & ( !wmemval_M[22] & ( (!wmemval_M[23] & wmemval_M[20]) ) 
// ) )

	.dataa(!wmemval_M[23]),
	.datab(gnd),
	.datac(!wmemval_M[20]),
	.datad(gnd),
	.datae(!wmemval_M[21]),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h0A0A0505A5A50000;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \ss5|OUT~0_OTERM111feeder (
// Equation(s):
// \ss5|OUT~0_OTERM111feeder_combout  = ( \ss5|OUT~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_OTERM111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0_OTERM111feeder .extended_lut = "off";
defparam \ss5|OUT~0_OTERM111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~0_OTERM111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N13
dffeas \ss5|OUT~0_NEW_REG110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_OTERM111feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG110 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N51
cyclonev_lcell_comb \ss5|OUT~1_RTM0115 (
// Equation(s):
// \ss5|OUT~1_RTM0115_combout  = ( wmemval_M[20] & ( (!wmemval_M[23] & ((!wmemval_M[22]) # (wmemval_M[21]))) # (wmemval_M[23] & ((!wmemval_M[21]))) ) ) # ( !wmemval_M[20] & ( (!wmemval_M[22]) # ((!wmemval_M[23] & !wmemval_M[21])) ) )

	.dataa(!wmemval_M[23]),
	.datab(!wmemval_M[22]),
	.datac(!wmemval_M[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_RTM0115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_RTM0115 .extended_lut = "off";
defparam \ss5|OUT~1_RTM0115 .lut_mask = 64'hECECECECDADADADA;
defparam \ss5|OUT~1_RTM0115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N53
dffeas \ss5|OUT~1_NEW_REG112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~1_RTM0115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG112 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N48
cyclonev_lcell_comb \ss5|OUT~1_NEW_REG112_RTM0114 (
// Equation(s):
// \ss5|OUT~1_NEW_REG112_RTM0114_combout  = ( !\ss5|OUT~1_OTERM113  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~1_OTERM113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_NEW_REG112_RTM0114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG112_RTM0114 .extended_lut = "off";
defparam \ss5|OUT~1_NEW_REG112_RTM0114 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~1_NEW_REG112_RTM0114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N9
cyclonev_lcell_comb \ss5|OUT~2_RTM0119 (
// Equation(s):
// \ss5|OUT~2_RTM0119_combout  = ( wmemval_M[20] & ( (!wmemval_M[23]) # ((!wmemval_M[22]) # (!wmemval_M[21])) ) ) # ( !wmemval_M[20] & ( (!wmemval_M[23] & ((!wmemval_M[21]) # (wmemval_M[22]))) # (wmemval_M[23] & (!wmemval_M[22])) ) )

	.dataa(!wmemval_M[23]),
	.datab(!wmemval_M[22]),
	.datac(!wmemval_M[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_RTM0119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_RTM0119 .extended_lut = "off";
defparam \ss5|OUT~2_RTM0119 .lut_mask = 64'hE6E6E6E6FEFEFEFE;
defparam \ss5|OUT~2_RTM0119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N11
dffeas \ss5|OUT~2_NEW_REG116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_RTM0119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG116 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N6
cyclonev_lcell_comb \ss5|OUT~2_NEW_REG116_RTM0118 (
// Equation(s):
// \ss5|OUT~2_NEW_REG116_RTM0118_combout  = ( !\ss5|OUT~2_OTERM117  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_NEW_REG116_RTM0118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG116_RTM0118 .extended_lut = "off";
defparam \ss5|OUT~2_NEW_REG116_RTM0118 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~2_NEW_REG116_RTM0118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N33
cyclonev_lcell_comb \ss5|OUT~3_RTM0123 (
// Equation(s):
// \ss5|OUT~3_RTM0123_combout  = ( wmemval_M[20] & ( (!wmemval_M[21] & ((wmemval_M[22]) # (wmemval_M[23]))) # (wmemval_M[21] & ((!wmemval_M[22]))) ) ) # ( !wmemval_M[20] & ( (!wmemval_M[23] & ((!wmemval_M[22]) # (wmemval_M[21]))) # (wmemval_M[23] & 
// ((!wmemval_M[21]) # (wmemval_M[22]))) ) )

	.dataa(!wmemval_M[23]),
	.datab(gnd),
	.datac(!wmemval_M[21]),
	.datad(!wmemval_M[22]),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_RTM0123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_RTM0123 .extended_lut = "off";
defparam \ss5|OUT~3_RTM0123 .lut_mask = 64'hFA5FFA5F5FF05FF0;
defparam \ss5|OUT~3_RTM0123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N35
dffeas \ss5|OUT~3_NEW_REG120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~3_RTM0123_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG120 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N3
cyclonev_lcell_comb \ss5|OUT~3_NEW_REG120_RTM0122 (
// Equation(s):
// \ss5|OUT~3_NEW_REG120_RTM0122_combout  = ( !\ss5|OUT~3_OTERM121  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_OTERM121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_NEW_REG120_RTM0122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG120_RTM0122 .extended_lut = "off";
defparam \ss5|OUT~3_NEW_REG120_RTM0122 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~3_NEW_REG120_RTM0122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( wmemval_M[20] & ( (!wmemval_M[23]) # ((!wmemval_M[22] & !wmemval_M[21])) ) ) # ( !wmemval_M[20] & ( (!wmemval_M[23] & (wmemval_M[22] & !wmemval_M[21])) ) )

	.dataa(!wmemval_M[23]),
	.datab(gnd),
	.datac(!wmemval_M[22]),
	.datad(!wmemval_M[21]),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h0A000A00FAAAFAAA;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N44
dffeas \ss5|OUT~4_NEW_REG124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM125 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG124 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG124 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( wmemval_M[20] & ( !wmemval_M[23] $ (((wmemval_M[22] & !wmemval_M[21]))) ) ) # ( !wmemval_M[20] & ( (!wmemval_M[22] & (wmemval_M[21] & !wmemval_M[23])) ) )

	.dataa(!wmemval_M[22]),
	.datab(!wmemval_M[21]),
	.datac(!wmemval_M[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h20202020B4B4B4B4;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \ss5|OUT~5_NEW_REG126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss5|OUT~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG126 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N45
cyclonev_lcell_comb \ss5|OUT~6_RTM0131 (
// Equation(s):
// \ss5|OUT~6_RTM0131_combout  = ( wmemval_M[22] & ( (!wmemval_M[23] & (wmemval_M[20] & wmemval_M[21])) # (wmemval_M[23] & (!wmemval_M[20] & !wmemval_M[21])) ) ) # ( !wmemval_M[22] & ( (!wmemval_M[23] & !wmemval_M[21]) ) )

	.dataa(!wmemval_M[23]),
	.datab(!wmemval_M[20]),
	.datac(!wmemval_M[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_RTM0131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_RTM0131 .extended_lut = "off";
defparam \ss5|OUT~6_RTM0131 .lut_mask = 64'hA0A0A0A042424242;
defparam \ss5|OUT~6_RTM0131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N47
dffeas \ss5|OUT~6_NEW_REG128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~6_RTM0131_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG128 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \ss5|OUT~6_NEW_REG128_RTM0130 (
// Equation(s):
// \ss5|OUT~6_NEW_REG128_RTM0130_combout  = !\ss5|OUT~6_OTERM129 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ss5|OUT~6_OTERM129 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_NEW_REG128_RTM0130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG128_RTM0130 .extended_lut = "off";
defparam \ss5|OUT~6_NEW_REG128_RTM0130 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \ss5|OUT~6_NEW_REG128_RTM0130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N6
cyclonev_lcell_comb \always5~1 (
// Equation(s):
// \always5~1_combout  = ( memaddr_M[5] & ( \always5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~1 .extended_lut = "off";
defparam \always5~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \always5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N28
dffeas \LEDRout[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[0] .is_wysiwyg = "true";
defparam \LEDRout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
cyclonev_lcell_comb \LEDRout[1]~feeder (
// Equation(s):
// \LEDRout[1]~feeder_combout  = ( wmemval_M[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[1]~feeder .extended_lut = "off";
defparam \LEDRout[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \LEDRout[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[1] .is_wysiwyg = "true";
defparam \LEDRout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N37
dffeas \LEDRout[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[2] .is_wysiwyg = "true";
defparam \LEDRout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N8
dffeas \LEDRout[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[3] .is_wysiwyg = "true";
defparam \LEDRout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N44
dffeas \LEDRout[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[4] .is_wysiwyg = "true";
defparam \LEDRout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N26
dffeas \LEDRout[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[5] .is_wysiwyg = "true";
defparam \LEDRout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \LEDRout[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[6] .is_wysiwyg = "true";
defparam \LEDRout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N41
dffeas \LEDRout[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[7] .is_wysiwyg = "true";
defparam \LEDRout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N59
dffeas \LEDRout[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[8] .is_wysiwyg = "true";
defparam \LEDRout[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N58
dffeas \LEDRout[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[9] .is_wysiwyg = "true";
defparam \LEDRout[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
