

================================================================
== Vitis HLS Report for 'generate_ipv4_512_s'
================================================================
* Date:           Sat Mar 18 14:38:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.953 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer6, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_ipMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipTxData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln809 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:809]   --->   Operation 19 'specpipeline' 'specpipeline_ln809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gi_state_load = load i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:822]   --->   Operation 20 'load' 'gi_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%header_idx_3_load = load i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:76]   --->   Operation 21 'load' 'header_idx_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V_3"   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%switch_ln822 = switch i2 %gi_state_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:822]   --->   Operation 23 'switch' 'switch_ln822' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i_337 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer6, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_i_337' <Predicate = (gi_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln873 = br i1 %tmp_i_337, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:873]   --->   Operation 25 'br' 'br_ln873' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer6_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'txEng_tcpPkgBuffer6_read_1' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = trunc i577 %txEng_tcpPkgBuffer6_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'trunc' 'tmp_data_V_4' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer6_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'bitselect' 'tmp_last_V' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln76_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_3_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:76]   --->   Operation 29 'bitconcatenate' 'shl_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln82_2 = icmp_ult  i25 %shl_ln76_2, i25 160" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 30 'icmp' 'icmp_ln82_2' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_2, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit140.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 31 'br' 'br_ln82' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_230 = partset i512 @llvm.part.set.i512.i160, i512 %tmp_data_V_4, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 32 'partset' 'p_Result_230' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln85_2 = add i16 %header_idx_3_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 33 'add' 'add_ln85_2' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_2, i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 34 'store' 'store_ln85' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit140.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:86]   --->   Operation 35 'br' 'br_ln86' <Predicate = (gi_state_load == 2 & tmp_i_337 & icmp_ln82_2)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i577.i32.i32, i577 %txEng_tcpPkgBuffer6_read_1, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 36 'partselect' 'tmp' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln883_cast_i)   --->   "%xor_ln883 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:883]   --->   Operation 37 'xor' 'xor_ln883' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln883_cast_i = select i1 %xor_ln883, i2 3, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:883]   --->   Operation 38 'select' 'select_ln883_cast_i' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln883 = store i2 %select_ln883_cast_i, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:883]   --->   Operation 39 'store' 'store_ln883' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln888 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:888]   --->   Operation 40 'br' 'br_ln888' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_3_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:76]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 160" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 42 'icmp' 'icmp_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 43 'br' 'br_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_229 = partset i512 @llvm.part.set.i512.i160, i512 0, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 44 'partset' 'p_Result_229' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_3_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 45 'add' 'add_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 46 'store' 'store_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:86]   --->   Operation 47 'br' 'br_ln86' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln861 = store i2 2, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:861]   --->   Operation 48 'store' 'store_ln861' <Predicate = (gi_state_load == 1)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_50_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer6, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 49 'nbreadreq' 'tmp_50_i' <Predicate = (gi_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %tmp_50_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:890]   --->   Operation 50 'br' 'br_ln890' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer6_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'read' 'txEng_tcpPkgBuffer6_read' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_last_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer6_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 52 'bitselect' 'tmp_last_V_9' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %tmp_last_V_9, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:899]   --->   Operation 53 'br' 'br_ln899' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%store_ln901 = store i2 0, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:901]   --->   Operation 54 'store' 'store_ln901' <Predicate = (gi_state_load == 3 & tmp_50_i & tmp_last_V_9)> <Delay = 0.41>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln902 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:902]   --->   Operation 55 'br' 'br_ln902' <Predicate = (gi_state_load == 3 & tmp_50_i & tmp_last_V_9)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln903 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:903]   --->   Operation 56 'br' 'br_ln903' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln904 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:904]   --->   Operation 57 'br' 'br_ln904' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng_ipMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 58 'nbreadreq' 'tmp_i' <Predicate = (gi_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln826 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:826]   --->   Operation 59 'br' 'br_ln826' <Predicate = (gi_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_51_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %txEng_ipTupleFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 60 'nbreadreq' 'tmp_51_i' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln826 = br i1 %tmp_51_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:826]   --->   Operation 61 'br' 'br_ln826' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.16ns)   --->   "%metaLength_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng_ipMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 62 'read' 'metaLength_V' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%txEng_ipTupleFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %txEng_ipTupleFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 63 'read' 'txEng_ipTupleFifo_read' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_srcIp_V = trunc i64 %txEng_ipTupleFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 64 'trunc' 'tmp_srcIp_V' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dstIp_V = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %txEng_ipTupleFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 65 'partselect' 'tmp_dstIp_V' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:162]   --->   Operation 66 'store' 'store_ln162' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.41>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%length_V_1 = add i16 %metaLength_V, i16 40"   --->   Operation 67 'add' 'length_V_1' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %length_V_1, i32 8, i32 15"   --->   Operation 68 'partselect' 'p_Result_i' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_224 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 69 'partset' 'p_Result_224' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %length_V_1"   --->   Operation 70 'trunc' 'trunc_ln674' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_225 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_224, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 71 'partset' 'p_Result_225' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_226 = partset i160 @llvm.part.set.i160.i16, i160 %p_Val2_s, i16 %p_Result_225, i32 16, i32 31"   --->   Operation 72 'partset' 'p_Result_226' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_227 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_226, i32 %tmp_dstIp_V, i32 128, i32 159"   --->   Operation 73 'partset' 'p_Result_227' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_228 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_227, i32 %tmp_srcIp_V, i32 96, i32 127"   --->   Operation 74 'partset' 'p_Result_228' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = partset i160 @llvm.part.set.i160.i8, i160 %p_Result_228, i8 6, i32 72, i32 79"   --->   Operation 75 'partset' 'p_Result_s' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V_3"   --->   Operation 76 'store' 'store_ln414' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.41ns)   --->   "%store_ln848 = store i2 2, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:848]   --->   Operation 77 'store' 'store_ln848' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.41>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln850 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:850]   --->   Operation 78 'br' 'br_ln850' <Predicate = (gi_state_load == 0 & tmp_i & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln851 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:851]   --->   Operation 79 'br' 'br_ln851' <Predicate = (gi_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%currWord_data_V = phi i512 %p_Result_230, void, i512 %tmp_data_V_4, void"   --->   Operation 80 'phi' 'currWord_data_V' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 81 'bitconcatenate' 'tmp_s' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln173_55 = zext i577 %tmp_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'zext' 'zext_ln173_55' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipTxData_internal, i1024 %zext_ln173_55" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'write' 'write_ln173' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln887 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:887]   --->   Operation 84 'br' 'br_ln887' <Predicate = (gi_state_load == 2 & tmp_i_337)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sendWord_data_V_16 = phi i512 %p_Result_229, void, i512 0, void"   --->   Operation 85 'phi' 'sendWord_data_V_16' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %sendWord_data_V_16" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 86 'bitconcatenate' 'or_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i513 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 87 'sext' 'sext_ln173' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i544 %sext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 88 'zext' 'zext_ln173' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipTxData_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 89 'write' 'write_ln173' <Predicate = (gi_state_load == 1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln870 = br void %generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:870]   --->   Operation 90 'br' 'br_ln870' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_07 = zext i577 %txEng_tcpPkgBuffer6_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 91 'zext' 'p_07' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipTxData_internal, i1024 %p_07" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 92 'write' 'write_ln173' <Predicate = (gi_state_load == 3 & tmp_50_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	fifo read operation ('metaLength.V', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'txEng_ipMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [96]  (1.17 ns)
	'add' operation ('length.V') [101]  (0.785 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'ipTxData_internal' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [80]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
