verilog work "sdc.vf"
vhdl work "step_1.vhd"
<<<<<<< HEAD
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
=======
verilog work "/srv/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
>>>>>>> eac539b73e59b5438e5e7726b9d7b874035a6032
