
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000070                       # Number of seconds simulated
sim_ticks                                    69691500                       # Number of ticks simulated
final_tick                                   69691500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78420                       # Simulator instruction rate (inst/s)
host_op_rate                                    81114                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9322590                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729620                       # Number of bytes of host memory used
host_seconds                                     7.48                       # Real time elapsed on the host
sim_insts                                      586198                       # Number of instructions simulated
sim_ops                                        606371                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         37248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             143488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            27                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 27                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        566611423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        534469770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         44079981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         44998314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         15611660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         44998314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         15611660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         44998314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         45916647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         44998314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         44998314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         45916647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         17448326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         47753313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         49589979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         49589979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         49589979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         50508312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         50508312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         16529993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         51426645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         17448326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2058902449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    566611423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     44079981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     44998314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     44998314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     44998314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     45916647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     44998314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     44998314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     45916647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     47753313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     49589979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     49589979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     49589979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     50508312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     50508312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     51426645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1276482785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24794989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24794989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24794989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       566611423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       534469770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        44079981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        44998314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        15611660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        44998314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        15611660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        44998314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        45916647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        44998314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        44998314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        45916647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        17448326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        47753313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        49589979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        49589979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        49589979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        50508312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        50508312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        16529993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        51426645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        17448326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2083697438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         27                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       27                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 140160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  143552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1728                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        37                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      69689000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2243                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   27                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     40                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.248244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.832363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.138516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          187     43.79%     43.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           81     18.97%     62.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      7.73%     70.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      5.39%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.04%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.34%     81.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.94%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.17%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71     16.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          427                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     71447250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               112509750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32624.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51374.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2011.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2059.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1752                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      30700.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2804760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1530375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13876200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41657310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               988500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               64925625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1037.979616                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1886000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59098500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   127875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1310400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29161485                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11949750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               46852350                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            749.038369                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     21301500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      40789500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 11446                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            8989                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1384                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               5715                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  4908                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           85.879265                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   850                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                398                       # Number of system calls
system.cpu00.numCycles                         139384                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            15823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        79479                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     11446                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             5758                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       82550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2887                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                302                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          435                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                   24265                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 358                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           100661                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.910551                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.233831                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  58640     58.25%     58.25% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  15269     15.17%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   3868      3.84%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  22884     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             100661                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.082118                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.570216                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  14463                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               47745                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   35676                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                1654                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1123                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                968                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 347                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                80336                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                4845                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1123                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  18549                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3536                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        11352                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   33207                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               32894                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                76407                       # Number of instructions processed by rename
system.cpu00.rename.SquashedInsts                1769                       # Number of squashed instructions processed by rename
system.cpu00.rename.ROBFullEvents                  97                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                32051                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             87493                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              373277                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         110893                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               75575                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  11918                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              131                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          129                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    3888                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              11155                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             11864                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             247                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            113                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    74445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               266                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   71262                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             450                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          9277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        23007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       100661                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.707941                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.092679                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             65471     65.04%     65.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             11745     11.67%     76.71% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             11801     11.72%     88.43% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             10664     10.59%     99.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4               977      0.97%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5                 3      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        100661                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  2990     24.35%     24.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                   90      0.73%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     25.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 4087     33.29%     58.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                5110     41.62%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               44075     61.85%     61.85% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               5094      7.15%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              10746     15.08%     84.08% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             11344     15.92%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                71262                       # Type of FU issued
system.cpu00.iq.rate                         0.511264                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     12277                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.172280                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           255836                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           83976                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        68872                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                76                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                83491                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             58                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2064                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1008                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1123                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   580                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                1346                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             74726                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               11155                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              11864                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                1341                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          136                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          986                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1122                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               69593                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               10171                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1669                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          15                       # number of nop insts executed
system.cpu00.iew.exec_refs                      21323                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   7800                       # Number of branches executed
system.cpu00.iew.exec_stores                    11152                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.499290                       # Inst execution rate
system.cpu00.iew.wb_sent                        69074                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       68900                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   37617                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   66283                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.494318                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.567521                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          7519                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           219                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1064                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        99061                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.660542                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.477847                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        72245     72.93%     72.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        11843     11.96%     84.89% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         6301      6.36%     91.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         3543      3.58%     94.82% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1130      1.14%     95.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          964      0.97%     96.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         1559      1.57%     98.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          142      0.14%     98.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         1334      1.35%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        99061                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              57299                       # Number of instructions committed
system.cpu00.commit.committedOps                65434                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        19947                       # Number of memory references committed
system.cpu00.commit.loads                        9091                       # Number of loads committed
system.cpu00.commit.membars                       116                       # Number of memory barriers committed
system.cpu00.commit.branches                     7232                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   58818                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                348                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          40443     61.81%     61.81% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          5041      7.70%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     69.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     69.52% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          9091     13.89%     83.41% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        10856     16.59%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           65434                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                1334                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     170068                       # The number of ROB reads
system.cpu00.rob.rob_writes                    147510                       # The number of ROB writes
system.cpu00.timesIdled                           452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         38723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     57299                       # Number of Instructions Simulated
system.cpu00.committedOps                       65434                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.432573                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.432573                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.411087                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.411087                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  97792                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 45626                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  237808                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  33559                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 22752                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              45                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         295.939385                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             17085                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           34.725610                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   295.939385                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.289003                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.289003                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.436523                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           42175                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          42175                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         9724                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          9724                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         7788                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7788                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            2                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        17512                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          17512                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        17514                       # number of overall hits
system.cpu00.dcache.overall_hits::total         17514                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          249                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2922                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2922                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         3171                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3171                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         3171                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3171                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     14701500                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     14701500                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    165439222                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    165439222                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       158500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    180140722                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    180140722                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    180140722                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    180140722                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         9973                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         9973                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        10710                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        10710                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        20683                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        20683                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        20685                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        20685                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.024967                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.024967                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.272829                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.272829                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153314                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153314                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153299                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153299                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 59042.168675                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 59042.168675                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 56618.488022                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 56618.488022                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        39625                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        39625                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 56808.805424                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 56808.805424                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 56808.805424                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 56808.805424                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets        28208                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets           325                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    14.800000                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    86.793846                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu00.dcache.writebacks::total              27                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           86                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2492                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2492                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         2578                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         2578                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         2578                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         2578                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          163                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          430                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          430                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          593                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          593                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10084000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10084000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     24745756                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     24745756                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     34829756                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     34829756                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     34829756                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     34829756                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.016344                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.016344                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.040149                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.040149                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.028671                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.028671                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.028668                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.028668                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 61865.030675                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 61865.030675                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 57548.269767                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 57548.269767                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        36125                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36125                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 58734.833052                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 58734.833052                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 58734.833052                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 58734.833052                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             239                       # number of replacements
system.cpu00.icache.tags.tagsinuse         273.157209                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             23491                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             617                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           38.072934                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   273.157209                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.533510                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.533510                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           49137                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          49137                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        23491                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         23491                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        23491                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          23491                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        23491                       # number of overall hits
system.cpu00.icache.overall_hits::total         23491                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          769                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          769                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          769                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          769                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          769                       # number of overall misses
system.cpu00.icache.overall_misses::total          769                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     42783488                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     42783488                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     42783488                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     42783488                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     42783488                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     42783488                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        24260                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        24260                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        24260                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        24260                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        24260                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        24260                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.031698                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.031698                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.031698                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.031698                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.031698                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.031698                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 55635.224967                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 55635.224967                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 55635.224967                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 55635.224967                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 55635.224967                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 55635.224967                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs        12566                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets           36                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs             157                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    80.038217                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          151                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          151                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          151                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          618                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          618                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          618                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     35046741                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     35046741                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     35046741                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     35046741                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     35046741                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     35046741                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.025474                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.025474                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.025474                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.025474                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.025474                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.025474                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 56709.936893                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 56709.936893                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 56709.936893                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 56709.936893                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 56709.936893                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 56709.936893                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  8160                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            7638                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             228                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               4688                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  4590                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           97.909556                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   210                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          33836                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             1428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        49285                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      8160                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             4800                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       26645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   521                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   13174                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  33                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            28704                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.793618                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.173001                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   4132     14.40%     14.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  10924     38.06%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    384      1.34%     53.79% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  13264     46.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              28704                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.241163                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.456585                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2116                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                4231                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   21490                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                 632                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  235                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                195                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                47739                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 917                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  235                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3146                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1721                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1815                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   21013                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                 774                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                46751                       # Number of instructions processed by rename
system.cpu01.rename.SquashedInsts                 321                       # Number of squashed instructions processed by rename
system.cpu01.rename.ROBFullEvents                 506                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenamedOperands             72821                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              228361                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          68886                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               70439                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   2379                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    1654                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               9241                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores               921                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             240                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            135                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    46324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                96                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   45895                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              78                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          1734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         4630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        28704                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.598906                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.136829                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              6706     23.36%     23.36% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6046     21.06%     44.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8456     29.46%     73.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              7047     24.55%     98.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4               449      1.56%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         28704                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  3927     49.55%     49.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                  115      1.45%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     51.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 3243     40.92%     91.91% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 641      8.09%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               32107     69.96%     69.96% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               3753      8.18%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.13% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               9199     20.04%     98.18% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               836      1.82%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                45895                       # Type of FU issued
system.cpu01.iq.rate                         1.356396                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      7926                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.172699                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           128495                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           48158                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        45287                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                53821                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          519                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          168                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  235                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                    41                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             46422                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                9241                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts                921                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           80                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                206                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               45507                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                8995                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             385                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           2                       # number of nop insts executed
system.cpu01.iew.exec_refs                       9806                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   7348                       # Number of branches executed
system.cpu01.iew.exec_stores                      811                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.344928                       # Inst execution rate
system.cpu01.iew.wb_sent                        45321                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       45287                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   32088                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   49289                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.338427                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.651017                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          1299                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            82                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             203                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        28429                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.571846                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.091095                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         9886     34.77%     34.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        11354     39.94%     74.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1524      5.36%     80.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1000      3.52%     83.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          225      0.79%     84.38% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2790      9.81%     94.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          318      1.12%     95.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          130      0.46%     95.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         1202      4.23%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        28429                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              43731                       # Number of instructions committed
system.cpu01.commit.committedOps                44686                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         9475                       # Number of memory references committed
system.cpu01.commit.loads                        8722                       # Number of loads committed
system.cpu01.commit.membars                        38                       # Number of memory barriers committed
system.cpu01.commit.branches                     7283                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   37561                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 98                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          31458     70.40%     70.40% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          3753      8.40%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          8722     19.52%     98.31% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          753      1.69%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           44686                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                1202                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      72848                       # The number of ROB reads
system.cpu01.rob.rob_writes                     92266                       # The number of ROB writes
system.cpu01.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     105547                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     43731                       # Number of Instructions Simulated
system.cpu01.committedOps                       44686                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.773730                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.773730                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.292440                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.292440                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  66900                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 28943                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  162984                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  42274                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 10680                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          16.315380                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              9404                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             115                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           81.773913                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    16.315380                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.015933                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.015933                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.112305                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           19543                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          19543                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         8708                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          8708                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          701                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          701                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            1                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            2                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data         9409                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           9409                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         9410                       # number of overall hits
system.cpu01.dcache.overall_hits::total          9410                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          234                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           33                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           15                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          267                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          267                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          268                       # number of overall misses
system.cpu01.dcache.overall_misses::total          268                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      6763146                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      6763146                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3260496                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3260496                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       203992                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       203992                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     10023642                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     10023642                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     10023642                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     10023642                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         8942                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         8942                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          734                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          734                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         9676                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         9676                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         9678                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         9678                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.026169                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.026169                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.044959                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.044959                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.027594                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027594                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.027692                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027692                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 28902.333333                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 28902.333333                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 98802.909091                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 98802.909091                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 13599.466667                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 13599.466667                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 37541.730337                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 37541.730337                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 37401.649254                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 37401.649254                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          260                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          260                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          119                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           19                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data          138                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data          138                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          115                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           14                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           15                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          129                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          129                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          130                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      2409038                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      2409038                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1008752                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1008752                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       157508                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       157508                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      3417790                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      3417790                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      3427290                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      3427290                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.012861                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.012861                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.019074                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.019074                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.013332                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.013332                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.013433                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.013433                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 20948.156522                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 20948.156522                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 72053.714286                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 72053.714286                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 10500.533333                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10500.533333                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         6750                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 26494.496124                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 26494.496124                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 26363.769231                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 26363.769231                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           9.113113                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             13114                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              48                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          273.208333                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     9.113113                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.017799                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.017799                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           26394                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          26394                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        13114                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         13114                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        13114                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          13114                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        13114                       # number of overall hits
system.cpu01.icache.overall_hits::total         13114                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           59                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           59                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           59                       # number of overall misses
system.cpu01.icache.overall_misses::total           59                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5426749                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5426749                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5426749                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5426749                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5426749                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5426749                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        13173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        13173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        13173                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        13173                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        13173                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        13173                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.004479                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.004479                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.004479                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.004479                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.004479                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.004479                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 91978.796610                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 91978.796610                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 91978.796610                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 91978.796610                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 91978.796610                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 91978.796610                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs         1777                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs   126.928571                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           11                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           11                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           11                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           48                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           48                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           48                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      4631249                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      4631249                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      4631249                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      4631249                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      4631249                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      4631249                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.003644                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.003644                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.003644                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.003644                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.003644                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.003644                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 96484.354167                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 96484.354167                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 96484.354167                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 96484.354167                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 96484.354167                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 96484.354167                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7836                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            7359                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             219                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               4519                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  4429                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           98.008409                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   195                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          33330                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             1419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        47904                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7836                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             4624                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       25710                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   499                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          177                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   12786                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            27699                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.804036                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.169144                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   3863     13.95%     13.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  10587     38.22%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    364      1.31%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  12885     46.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              27699                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.235104                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.437264                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   1960                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                3962                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   20972                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                 582                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  223                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                183                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                46551                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 887                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  223                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   2933                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1846                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1428                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   20500                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                 769                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                45609                       # Number of instructions processed by rename
system.cpu02.rename.SquashedInsts                 311                       # Number of squashed instructions processed by rename
system.cpu02.rename.ROBFullEvents                 484                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.SQFullEvents                   48                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             70773                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              222841                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          67376                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               68499                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   2271                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    1575                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               9074                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores               898                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             232                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            131                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    45209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                76                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   44775                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              92                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          1689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         4504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        27699                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.616484                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.133944                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              6293     22.72%     22.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              5843     21.09%     43.81% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              8191     29.57%     73.39% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              6938     25.05%     98.43% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4               434      1.57%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         27699                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  3795     48.92%     48.92% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                  120      1.55%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     50.47% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 3218     41.49%     91.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 624      8.04%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               31183     69.64%     69.64% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               3753      8.38%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.03% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               9030     20.17%     98.19% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               809      1.81%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                44775                       # Type of FU issued
system.cpu02.iq.rate                         1.343384                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      7757                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.173244                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           125096                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           46977                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        44186                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                52532                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          503                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          172                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  223                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                    49                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             45287                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                9074                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts                898                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           78                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          119                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                197                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               44395                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                8838                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             378                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           2                       # number of nop insts executed
system.cpu02.iew.exec_refs                       9622                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   7089                       # Number of branches executed
system.cpu02.iew.exec_stores                      784                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.331983                       # Inst execution rate
system.cpu02.iew.wb_sent                        44219                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       44186                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   31310                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   47986                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.325713                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.652482                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          1263                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             193                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        27428                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.589471                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.103074                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         9422     34.35%     34.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        10962     39.97%     74.32% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1504      5.48%     79.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1008      3.68%     83.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          224      0.82%     84.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2663      9.71%     94.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          324      1.18%     95.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          121      0.44%     95.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         1200      4.38%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        27428                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              42670                       # Number of instructions committed
system.cpu02.commit.committedOps                43596                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         9297                       # Number of memory references committed
system.cpu02.commit.loads                        8571                       # Number of loads committed
system.cpu02.commit.membars                        37                       # Number of memory barriers committed
system.cpu02.commit.branches                     7023                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   36726                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 95                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          30546     70.07%     70.07% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          3753      8.61%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          8571     19.66%     98.33% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          726      1.67%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           43596                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                1200                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      70736                       # The number of ROB reads
system.cpu02.rob.rob_writes                     90006                       # The number of ROB writes
system.cpu02.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     106053                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     42670                       # Number of Instructions Simulated
system.cpu02.committedOps                       43596                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.781111                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.781111                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.280228                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.280228                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  65417                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 28493                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  159183                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  40780                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 10485                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          16.262619                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              9246                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             115                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           80.400000                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    16.262619                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.015881                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.015881                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.112305                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           19185                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          19185                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         8566                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          8566                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          681                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          681                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            1                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data         9247                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           9247                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         9248                       # number of overall hits
system.cpu02.dcache.overall_hits::total          9248                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          232                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          232                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           35                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            7                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          267                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          267                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          268                       # number of overall misses
system.cpu02.dcache.overall_misses::total          268                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      7678680                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      7678680                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      4947250                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      4947250                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        99493                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        99493                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     12625930                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     12625930                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     12625930                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     12625930                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         8798                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         8798                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          716                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          716                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         9514                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         9514                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         9516                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         9516                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.026370                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.026370                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.048883                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.048883                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.028064                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.028064                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.028163                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.028163                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 33097.758621                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 33097.758621                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data       141350                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total       141350                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 14213.285714                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 14213.285714                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 12333.333333                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 47288.127341                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 47288.127341                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 47111.679104                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 47111.679104                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          819                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          819                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          120                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           21                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data          141                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data          141                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          112                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           14                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            7                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          126                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          126                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          127                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          127                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      2425531                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      2425531                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1398750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1398750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        77007                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        77007                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      3824281                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      3824281                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      3833781                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      3833781                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.012730                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.012730                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.019553                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.019553                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.013244                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.013244                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.013346                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.013346                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 21656.526786                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 21656.526786                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 99910.714286                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 99910.714286                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data        11001                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11001                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 30351.436508                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 30351.436508                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 30187.251969                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 30187.251969                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           9.001536                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             12729                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          259.775510                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     9.001536                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.017581                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.017581                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           25619                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          25619                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        12729                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         12729                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        12729                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          12729                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        12729                       # number of overall hits
system.cpu02.icache.overall_hits::total         12729                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           56                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           56                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           56                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           56                       # number of overall misses
system.cpu02.icache.overall_misses::total           56                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      5539999                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      5539999                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      5539999                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      5539999                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      5539999                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      5539999                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        12785                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        12785                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        12785                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        12785                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        12785                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        12785                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.004380                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.004380                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.004380                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.004380                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.004380                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.004380                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 98928.553571                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 98928.553571                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 98928.553571                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 98928.553571                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 98928.553571                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 98928.553571                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs         1798                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs   128.428571                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst            7                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst            7                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst            7                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           49                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           49                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           49                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      4863249                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      4863249                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      4863249                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      4863249                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      4863249                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      4863249                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.003833                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.003833                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.003833                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.003833                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.003833                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.003833                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 99249.979592                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 99249.979592                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 99249.979592                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 99249.979592                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 99249.979592                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 99249.979592                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7678                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            7234                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             214                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               4434                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  4348                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           98.060442                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   182                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          32829                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             1391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        47173                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7678                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             4530                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       25015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   485                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          199                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   12567                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            27041                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.815983                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.163427                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   3607     13.34%     13.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  10425     38.55%     51.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    346      1.28%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  12663     46.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              27041                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.233879                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.436931                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   1968                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                3560                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   20737                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                 560                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  216                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                45915                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 901                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  216                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   2915                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  1646                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1290                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   20268                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                 706                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45010                       # Number of instructions processed by rename
system.cpu03.rename.SquashedInsts                 309                       # Number of squashed instructions processed by rename
system.cpu03.rename.ROBFullEvents                 464                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenamedOperands             69876                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              219933                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          66598                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               67652                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   2220                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               29                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    1522                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               8987                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores               855                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             215                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    44654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                66                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   44215                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              77                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          1659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         4527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        27041                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.635110                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.128678                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              5907     21.84%     21.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              5801     21.45%     43.30% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              8019     29.65%     72.95% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              6881     25.45%     98.40% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4               432      1.60%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         27041                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3670     48.37%     48.37% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                  123      1.62%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     49.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 3199     42.16%     92.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 596      7.85%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               30752     69.55%     69.55% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               3753      8.49%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.04% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               8941     20.22%     98.26% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               769      1.74%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                44215                       # Type of FU issued
system.cpu03.iq.rate                         1.346828                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      7588                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.171616                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           123134                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           46382                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        43627                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                51803                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          506                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          168                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  216                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                    42                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             44722                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                8987                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts                855                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                192                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               43837                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                8743                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             376                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           2                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9488                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   6974                       # Number of branches executed
system.cpu03.iew.exec_stores                      745                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.335313                       # Inst execution rate
system.cpu03.iew.wb_sent                        43657                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       43627                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   30975                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   47338                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.328917                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.654337                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          1231                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             188                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        26784                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.607714                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.110625                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         9023     33.69%     33.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        10811     40.36%     74.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1474      5.50%     79.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          992      3.70%     83.26% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          221      0.83%     84.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2644      9.87%     93.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          302      1.13%     95.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          126      0.47%     95.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         1191      4.45%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        26784                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              42193                       # Number of instructions committed
system.cpu03.commit.committedOps                43061                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         9168                       # Number of memory references committed
system.cpu03.commit.loads                        8481                       # Number of loads committed
system.cpu03.commit.membars                        35                       # Number of memory barriers committed
system.cpu03.commit.branches                     6911                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   36293                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 89                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          30140     69.99%     69.99% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          3753      8.72%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          8481     19.70%     98.40% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          687      1.60%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           43061                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                1191                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      69560                       # The number of ROB reads
system.cpu03.rob.rob_writes                     88855                       # The number of ROB writes
system.cpu03.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     106554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     42193                       # Number of Instructions Simulated
system.cpu03.committedOps                       43061                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.778067                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.778067                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.285236                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.285236                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  64727                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 28202                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  157203                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  40165                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 10333                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          16.180166                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              9125                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             115                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           79.347826                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    16.180166                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.015801                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.015801                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.112305                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           18920                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          18920                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         8477                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          8477                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          645                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          645                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            1                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu03.dcache.demand_hits::cpu03.data         9122                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           9122                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         9123                       # number of overall hits
system.cpu03.dcache.overall_hits::total          9123                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          229                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          229                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           35                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          264                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          264                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          265                       # number of overall misses
system.cpu03.dcache.overall_misses::total          265                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      6543415                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      6543415                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3179992                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3179992                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        70997                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        70997                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        36500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        36500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      9723407                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      9723407                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      9723407                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      9723407                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         8706                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         8706                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          680                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          680                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         9386                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         9386                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         9388                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         9388                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.026304                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.026304                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.051471                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.051471                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.028127                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.028127                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.028228                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.028228                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 28573.864629                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 28573.864629                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 90856.914286                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 90856.914286                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 17749.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 17749.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 12166.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 12166.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 36831.087121                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 36831.087121                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 36692.101887                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 36692.101887                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          241                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          241                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          118                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           20                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data          138                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data          138                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          111                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           15                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          126                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          126                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          127                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          127                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      2384532                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      2384532                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       975004                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       975004                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        56003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        56003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        27500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        27500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      3359536                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      3359536                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      3368536                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      3368536                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.012750                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.012750                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.022059                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.022059                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.013424                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.013424                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.013528                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.013528                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 21482.270270                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 21482.270270                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 65000.266667                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 65000.266667                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 14000.750000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14000.750000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  9166.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  9166.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 26662.984127                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 26662.984127                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 26523.905512                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 26523.905512                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           8.837068                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             12509                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          255.285714                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     8.837068                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.017260                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.017260                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           25181                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          25181                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        12509                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         12509                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        12509                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          12509                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        12509                       # number of overall hits
system.cpu03.icache.overall_hits::total         12509                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           57                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           57                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           57                       # number of overall misses
system.cpu03.icache.overall_misses::total           57                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      5870250                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      5870250                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      5870250                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      5870250                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      5870250                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      5870250                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        12566                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        12566                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        12566                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        12566                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        12566                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        12566                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.004536                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004536                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.004536                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004536                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.004536                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004536                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 102986.842105                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 102986.842105                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 102986.842105                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 102986.842105                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 102986.842105                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 102986.842105                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs         1952                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs   150.153846                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst            8                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst            8                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst            8                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           49                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           49                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           49                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5094500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5094500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5094500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5094500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5094500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5094500                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.003899                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.003899                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.003899                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.003899                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.003899                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.003899                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 103969.387755                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 103969.387755                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 103969.387755                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 103969.387755                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 103969.387755                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 103969.387755                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6936                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            6510                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             209                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               4066                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3977                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           97.811117                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   173                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          32228                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             1431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        44167                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6936                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             4150                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       23894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   475                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          246                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   11802                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            25997                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.770320                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.185314                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   4077     15.68%     15.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   9702     37.32%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    333      1.28%     54.28% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  11885     45.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              25997                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.215217                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.370454                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2031                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                3904                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   19314                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                 538                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  210                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                165                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                42916                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 875                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  210                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   2943                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  1827                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1454                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   18864                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                 699                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                42047                       # Number of instructions processed by rename
system.cpu04.rename.SquashedInsts                 290                       # Number of squashed instructions processed by rename
system.cpu04.rename.ROBFullEvents                 445                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.SQFullEvents                   26                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             64499                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              205501                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          62558                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               62452                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   2047                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    1472                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               8607                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores               807                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             200                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            117                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    41712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                62                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   41280                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              65                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          1553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         4416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        25997                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.587876                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.153887                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              6318     24.30%     24.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5484     21.09%     45.40% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              7222     27.78%     73.18% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              6540     25.16%     98.33% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4               433      1.67%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         25997                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3226     45.42%     45.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                  122      1.72%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     47.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 3191     44.92%     92.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 564      7.94%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               28244     68.42%     68.42% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               3753      9.09%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.51% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               8550     20.71%     98.22% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               733      1.78%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                41280                       # Type of FU issued
system.cpu04.iq.rate                         1.280874                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      7103                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.172069                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           115724                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           43330                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        40708                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                48383                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          507                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          144                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  210                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                    34                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             41777                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                8607                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts                807                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          107                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                183                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               40916                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                8351                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             363                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9067                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   6263                       # Number of branches executed
system.cpu04.iew.exec_stores                      716                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.269579                       # Inst execution rate
system.cpu04.iew.wb_sent                        40735                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       40708                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   28828                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   43652                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.263125                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.660405                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          1132                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             182                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        25754                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.561738                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.117508                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         9364     36.36%     36.36% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         9829     38.16%     74.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1448      5.62%     80.15% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          967      3.75%     83.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          215      0.83%     84.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2347      9.11%     93.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          276      1.07%     94.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          120      0.47%     95.39% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         1188      4.61%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        25754                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              39392                       # Number of instructions committed
system.cpu04.commit.committedOps                40221                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         8763                       # Number of memory references committed
system.cpu04.commit.loads                        8100                       # Number of loads committed
system.cpu04.commit.membars                        32                       # Number of memory barriers committed
system.cpu04.commit.branches                     6214                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   34144                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 84                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          27705     68.88%     68.88% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          3753      9.33%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          8100     20.14%     98.35% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          663      1.65%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           40221                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                1188                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      65594                       # The number of ROB reads
system.cpu04.rob.rob_writes                     82975                       # The number of ROB writes
system.cpu04.timesIdled                            53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     107155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     39392                       # Number of Instructions Simulated
system.cpu04.committedOps                       40221                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.818136                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.818136                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.222291                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.222291                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  60774                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 27051                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  147258                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  35964                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  9904                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   12                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          16.035328                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              8711                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             118                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           73.822034                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    16.035328                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.015660                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.015660                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           18094                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          18094                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         8097                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          8097                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          621                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          621                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            1                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data         8718                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           8718                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         8719                       # number of overall hits
system.cpu04.dcache.overall_hits::total          8719                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          220                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          220                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           36                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          256                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          256                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          257                       # number of overall misses
system.cpu04.dcache.overall_misses::total          257                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      7052668                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      7052668                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3793748                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3793748                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        44500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        44500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        36000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     10846416                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     10846416                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     10846416                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     10846416                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         8317                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         8317                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          657                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          657                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         8974                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         8974                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         8976                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         8976                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.026452                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.026452                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.054795                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.054795                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.028527                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.028527                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.028632                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.028632                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 32057.581818                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 32057.581818                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 105381.888889                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 105381.888889                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 14833.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 14833.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data        12000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 42368.812500                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 42368.812500                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 42203.953307                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 42203.953307                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          162                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          162                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          107                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           21                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data          128                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data          128                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          113                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          113                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           15                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          128                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          128                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          129                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          129                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      3050788                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      3050788                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1391751                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1391751                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      4442539                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      4442539                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      4452039                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      4452039                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.013587                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.013587                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.022831                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.022831                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.014263                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.014263                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.014372                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.014372                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 26998.123894                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 26998.123894                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 92783.400000                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 92783.400000                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 11833.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11833.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         9000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 34707.335938                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 34707.335938                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 34511.930233                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 34511.930233                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           8.610810                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             11741                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          239.612245                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     8.610810                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.016818                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.016818                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           23651                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          23651                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        11741                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         11741                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        11741                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          11741                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        11741                       # number of overall hits
system.cpu04.icache.overall_hits::total         11741                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           60                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           60                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           60                       # number of overall misses
system.cpu04.icache.overall_misses::total           60                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      6185500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      6185500                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      6185500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      6185500                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      6185500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      6185500                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        11801                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        11801                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        11801                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        11801                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        11801                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        11801                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.005084                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005084                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.005084                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005084                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.005084                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005084                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 103091.666667                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 103091.666667                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 103091.666667                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 103091.666667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 103091.666667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 103091.666667                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs         2111                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs   150.785714                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           11                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           11                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           11                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           49                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           49                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           49                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5297250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5297250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5297250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5297250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5297250                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5297250                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.004152                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.004152                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.004152                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.004152                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 108107.142857                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 108107.142857                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 108107.142857                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 108107.142857                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 108107.142857                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 108107.142857                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  6865                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6411                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             222                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               4018                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3923                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           97.635640                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   177                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          31720                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             1519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        43926                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      6865                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             4100                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       23410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   495                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          900                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   11759                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  36                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            26180                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.751222                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.194304                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   4377     16.72%     16.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   9606     36.69%     53.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    350      1.34%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  11847     45.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              26180                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.216425                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.384805                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   1914                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                4351                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   19135                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                 559                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  221                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                42637                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 881                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  221                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   2855                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  1529                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         2167                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   18671                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                 737                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                41730                       # Number of instructions processed by rename
system.cpu05.rename.SquashedInsts                 307                       # Number of squashed instructions processed by rename
system.cpu05.rename.ROBFullEvents                 442                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.SQFullEvents                   47                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             63785                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              203994                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          62128                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               61510                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   2271                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    1500                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               8548                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               836                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             180                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            101                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    41341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   40900                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              82                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          1733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         4619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        26180                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.562261                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.162517                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              6664     25.45%     25.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              5488     20.96%     46.42% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              7120     27.20%     73.61% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              6460     24.68%     98.29% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4               448      1.71%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         26180                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3148     45.09%     45.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                  117      1.68%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     46.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 3158     45.23%     91.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 559      8.01%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               27910     68.24%     68.24% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               3753      9.18%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.42% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               8494     20.77%     98.18% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               743      1.82%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                40900                       # Type of FU issued
system.cpu05.iq.rate                         1.289407                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      6982                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.170709                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           115042                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           43149                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        40306                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                47882                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          522                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          197                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  221                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                    49                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             41416                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                8548                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                836                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           73                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                199                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               40516                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                8294                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             382                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9007                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   6167                       # Number of branches executed
system.cpu05.iew.exec_stores                      713                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.277301                       # Inst execution rate
system.cpu05.iew.wb_sent                        40335                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       40306                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   28544                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   43127                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.270681                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.661859                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          1306                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             196                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        25911                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.531396                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.108484                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         9744     37.61%     37.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         9678     37.35%     74.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1455      5.62%     80.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          953      3.68%     84.25% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          213      0.82%     85.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2306      8.90%     93.97% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          264      1.02%     94.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          117      0.45%     95.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         1181      4.56%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        25911                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              38899                       # Number of instructions committed
system.cpu05.commit.committedOps                39680                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         8665                       # Number of memory references committed
system.cpu05.commit.loads                        8026                       # Number of loads committed
system.cpu05.commit.membars                        32                       # Number of memory barriers committed
system.cpu05.commit.branches                     6095                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   33713                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 80                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          27262     68.70%     68.70% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          3753      9.46%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          8026     20.23%     98.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          639      1.61%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           39680                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                1181                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      65430                       # The number of ROB reads
system.cpu05.rob.rob_writes                     82255                       # The number of ROB writes
system.cpu05.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     107663                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     38899                       # Number of Instructions Simulated
system.cpu05.committedOps                       39680                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.815445                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.815445                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.226324                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.226324                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  60211                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 26881                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  145908                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  35405                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  9862                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.633780                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              8609                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             118                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           72.957627                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.633780                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.016244                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.016244                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           17932                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          17932                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         8023                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          8023                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          591                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          591                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            1                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data         8614                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           8614                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         8615                       # number of overall hits
system.cpu05.dcache.overall_hits::total          8615                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          233                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          233                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           35                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           10                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          268                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          268                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          269                       # number of overall misses
system.cpu05.dcache.overall_misses::total          269                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      6461156                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      6461156                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      4314500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      4314500                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       144498                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       144498                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        36000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     10775656                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     10775656                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     10775656                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     10775656                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         8256                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         8256                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          626                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          626                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8882                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8882                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8884                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8884                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.028222                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.028222                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.055911                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.055911                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.030173                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.030173                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.030279                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.030279                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 27730.283262                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 27730.283262                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 123271.428571                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 123271.428571                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 14449.800000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 14449.800000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        12000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 40207.671642                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 40207.671642                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 40058.200743                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 40058.200743                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          204                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          204                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          119                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           21                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          140                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          140                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          114                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           14                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           10                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          128                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          128                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          129                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          129                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      2502786                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      2502786                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1271750                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1271750                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       111502                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       111502                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      3774536                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      3774536                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      3784036                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      3784036                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.013808                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.013808                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.022364                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.022364                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.014411                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.014411                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.014520                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.014520                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 21954.263158                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 21954.263158                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 90839.285714                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 90839.285714                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 11150.200000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11150.200000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         9000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 29488.562500                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 29488.562500                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 29333.612403                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 29333.612403                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           8.521929                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             11695                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          233.900000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     8.521929                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.016644                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.016644                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           23566                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          23566                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        11695                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         11695                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        11695                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          11695                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        11695                       # number of overall hits
system.cpu05.icache.overall_hits::total         11695                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           63                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           63                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           63                       # number of overall misses
system.cpu05.icache.overall_misses::total           63                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      5751750                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      5751750                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      5751750                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      5751750                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      5751750                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      5751750                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        11758                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        11758                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        11758                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        11758                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        11758                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        11758                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.005358                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.005358                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.005358                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.005358                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.005358                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.005358                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 91297.619048                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 91297.619048                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 91297.619048                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 91297.619048                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 91297.619048                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 91297.619048                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs         1651                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs   137.583333                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           13                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           13                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           50                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           50                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           50                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      4925000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      4925000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      4925000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      4925000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      4925000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      4925000                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.004252                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.004252                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.004252                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.004252                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.004252                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.004252                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst        98500                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total        98500                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst        98500                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total        98500                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst        98500                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total        98500                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  6616                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            6205                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             211                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               3894                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  3811                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           97.868516                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   164                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          31208                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             1336                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        42866                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      6616                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3975                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       23082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   471                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          261                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   11467                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            25153                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.774937                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.184461                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   3912     15.55%     15.55% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   9375     37.27%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    328      1.30%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  11538     45.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              25153                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.211997                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.373558                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   1918                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                3827                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   18671                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                 528                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  209                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                157                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                41579                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 845                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  209                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   2816                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  1901                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1313                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   18223                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                 691                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                40730                       # Number of instructions processed by rename
system.cpu06.rename.SquashedInsts                 292                       # Number of squashed instructions processed by rename
system.cpu06.rename.ROBFullEvents                 441                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.SQFullEvents                   18                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             62126                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              199161                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          60809                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               60024                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   2098                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    1449                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               8401                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               782                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             179                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            101                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    40375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                60                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   39962                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              88                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          1597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         4300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        25153                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.588757                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.155700                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              6108     24.28%     24.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              5345     21.25%     45.53% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              6910     27.47%     73.01% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              6363     25.30%     98.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4               427      1.70%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         25153                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3053     44.57%     44.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                  118      1.72%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     46.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 3152     46.01%     92.31% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 527      7.69%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               27159     67.96%     67.96% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               3753      9.39%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.35% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               8351     20.90%     98.25% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               699      1.75%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                39962                       # Type of FU issued
system.cpu06.iq.rate                         1.280505                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      6850                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.171413                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           112013                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           42035                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        39400                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                46812                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          493                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          166                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  209                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                    47                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             40437                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                8401                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                782                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           72                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                190                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               39596                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                8159                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             364                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           2                       # number of nop insts executed
system.cpu06.iew.exec_refs                       8833                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5958                       # Number of branches executed
system.cpu06.iew.exec_stores                      674                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.268777                       # Inst execution rate
system.cpu06.iew.wb_sent                        39427                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       39400                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   27949                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   42144                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.262497                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.663179                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          1193                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             185                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        24898                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.559884                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.124525                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         9153     36.76%     36.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         9367     37.62%     74.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1438      5.78%     80.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          960      3.86%     84.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          211      0.85%     84.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2216      8.90%     93.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          263      1.06%     94.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          107      0.43%     95.25% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         1183      4.75%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        24898                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              38086                       # Number of instructions committed
system.cpu06.commit.committedOps                38838                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         8524                       # Number of memory references committed
system.cpu06.commit.loads                        7908                       # Number of loads committed
system.cpu06.commit.membars                        31                       # Number of memory barriers committed
system.cpu06.commit.branches                     5896                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   33065                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 77                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          26561     68.39%     68.39% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          3753      9.66%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          7908     20.36%     98.41% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          616      1.59%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           38838                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                1183                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      63473                       # The number of ROB reads
system.cpu06.rob.rob_writes                     80331                       # The number of ROB writes
system.cpu06.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     108175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     38086                       # Number of Instructions Simulated
system.cpu06.committedOps                       38838                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.819409                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.819409                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.220392                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.220392                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  59016                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 26489                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  142764                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  34261                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  9666                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.814204                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              8467                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             115                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           73.626087                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.814204                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.015444                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.015444                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.112305                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           17623                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          17623                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         7893                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          7893                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          575                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          575                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            1                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         8468                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           8468                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         8469                       # number of overall hits
system.cpu06.dcache.overall_hits::total          8469                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          235                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          235                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           33                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            5                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          268                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          268                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          269                       # number of overall misses
system.cpu06.dcache.overall_misses::total          269                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      6748693                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      6748693                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3529000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3529000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        99000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        99000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     10277693                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     10277693                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     10277693                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     10277693                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         8128                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         8128                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          608                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          608                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8736                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8736                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8738                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8738                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.028912                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.028912                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.054276                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.054276                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.030678                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.030678                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.030785                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.030785                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 28717.842553                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 28717.842553                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 106939.393939                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 106939.393939                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        19800                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        19800                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 38349.600746                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 38349.600746                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 38207.037175                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 38207.037175                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          216                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          216                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          123                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           19                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data          142                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data          142                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          112                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           14                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          126                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          126                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          127                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          127                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      2572276                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      2572276                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1171250                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1171250                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      3743526                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      3743526                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      3753026                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      3753026                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.013780                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.013780                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.023026                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.023026                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.014423                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.014423                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.014534                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.014534                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 22966.750000                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 22966.750000                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 83660.714286                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 83660.714286                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data        16800                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16800                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 29710.523810                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 29710.523810                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 29551.385827                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 29551.385827                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           8.342169                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             11407                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          232.795918                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     8.342169                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.016293                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.016293                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           22981                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          22981                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        11407                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         11407                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        11407                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          11407                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        11407                       # number of overall hits
system.cpu06.icache.overall_hits::total         11407                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           59                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           59                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           59                       # number of overall misses
system.cpu06.icache.overall_misses::total           59                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      6258999                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      6258999                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      6258999                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      6258999                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      6258999                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      6258999                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        11466                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        11466                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        11466                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        11466                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        11466                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        11466                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.005146                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.005146                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.005146                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.005146                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.005146                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.005146                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 106084.728814                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 106084.728814                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 106084.728814                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 106084.728814                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 106084.728814                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 106084.728814                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs         2027                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs   144.785714                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           10                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           10                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           49                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           49                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           49                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5312499                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5312499                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5312499                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5312499                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5312499                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5312499                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.004274                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.004274                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.004274                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.004274                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.004274                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.004274                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 108418.346939                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 108418.346939                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 108418.346939                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 108418.346939                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 108418.346939                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 108418.346939                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  6408                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5937                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             230                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               3793                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3689                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           97.258107                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   176                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          30736                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             1526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        42124                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      6408                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3865                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       22768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   509                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 93                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          414                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   11337                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  43                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            25179                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.749513                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.196468                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   4271     16.96%     16.96% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   9152     36.35%     53.31% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    369      1.47%     54.78% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  11387     45.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              25179                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.208485                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.370510                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2062                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                4079                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   18255                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                 554                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  229                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                179                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                40742                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 875                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  229                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   2996                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  1519                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1908                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   17798                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                 729                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                39825                       # Number of instructions processed by rename
system.cpu07.rename.SquashedInsts                 313                       # Number of squashed instructions processed by rename
system.cpu07.rename.ROBFullEvents                 419                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.SQFullEvents                   59                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             60189                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              194719                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          59513                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               57883                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   2298                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    1461                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               8300                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               837                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             164                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            100                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    39405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                81                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   38963                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              86                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          1782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         4710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        25179                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.547440                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.170508                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              6577     26.12%     26.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              5355     21.27%     47.39% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              6570     26.09%     73.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              6241     24.79%     98.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4               435      1.73%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         25179                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2764     41.96%     41.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                  122      1.85%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     43.81% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 3149     47.80%     91.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 553      8.39%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               26220     67.29%     67.29% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               3753      9.63%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.93% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               8247     21.17%     98.09% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               743      1.91%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                38963                       # Type of FU issued
system.cpu07.iq.rate                         1.267667                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      6588                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.169083                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           109777                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           41271                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        38355                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                45551                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          539                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          215                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  229                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                    58                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             39489                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                8300                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                837                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          134                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                208                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               38576                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                8049                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             385                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       8758                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   5689                       # Number of branches executed
system.cpu07.iew.exec_stores                      709                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.255075                       # Inst execution rate
system.cpu07.iew.wb_sent                        38385                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       38355                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   27073                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   40499                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.247885                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.668486                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          1349                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             205                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        24893                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.514643                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.112476                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         9622     38.65%     38.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         9044     36.33%     74.98% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1448      5.82%     80.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          943      3.79%     84.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          206      0.83%     85.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2120      8.52%     93.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          233      0.94%     94.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          103      0.41%     95.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         1174      4.72%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        24893                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              36961                       # Number of instructions committed
system.cpu07.commit.committedOps                37704                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         8383                       # Number of memory references committed
system.cpu07.commit.loads                        7761                       # Number of loads committed
system.cpu07.commit.membars                        30                       # Number of memory barriers committed
system.cpu07.commit.branches                     5613                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   32213                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 76                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          25568     67.81%     67.81% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          3753      9.95%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          7761     20.58%     98.35% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          622      1.65%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           37704                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                1174                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      62499                       # The number of ROB reads
system.cpu07.rob.rob_writes                     78408                       # The number of ROB writes
system.cpu07.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     108647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     36961                       # Number of Instructions Simulated
system.cpu07.committedOps                       37704                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.831579                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.831579                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.202531                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.202531                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  57538                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 26128                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  139341                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  32529                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  9613                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   69                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          16.630329                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              8340                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             118                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           70.677966                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    16.630329                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.016241                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.016241                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           17385                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          17385                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         7767                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          7767                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          566                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          566                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            1                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data         8333                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           8333                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         8334                       # number of overall hits
system.cpu07.dcache.overall_hits::total          8334                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          227                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          227                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           37                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           16                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          264                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          264                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          265                       # number of overall misses
system.cpu07.dcache.overall_misses::total          265                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      5411960                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      5411960                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      3172744                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      3172744                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       226495                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       226495                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        36000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      8584704                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      8584704                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      8584704                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      8584704                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         7994                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         7994                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          603                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          603                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         8597                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         8597                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         8599                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         8599                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.028396                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.028396                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.061360                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.061360                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.030708                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.030708                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.030818                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.030818                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 23841.233480                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 23841.233480                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 85749.837838                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 85749.837838                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 14155.937500                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 14155.937500                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         9000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 32517.818182                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 32517.818182                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 32395.109434                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 32395.109434                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          289                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          289                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          114                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           22                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data          136                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data          136                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          113                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          113                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           15                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           16                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          128                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          128                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          129                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          129                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1979020                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1979020                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       933003                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       933003                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       175505                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       175505                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      2912023                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      2912023                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      2921523                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      2921523                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.014136                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.014136                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.024876                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.024876                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.014889                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.014889                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.015002                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.015002                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 17513.451327                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 17513.451327                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 62200.200000                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 62200.200000                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 10969.062500                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10969.062500                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         6750                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 22750.179688                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 22750.179688                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 22647.465116                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 22647.465116                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           8.240371                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             11266                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          229.918367                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     8.240371                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.016094                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.016094                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           22721                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          22721                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        11266                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         11266                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        11266                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          11266                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        11266                       # number of overall hits
system.cpu07.icache.overall_hits::total         11266                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           70                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           70                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           70                       # number of overall misses
system.cpu07.icache.overall_misses::total           70                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      6765250                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      6765250                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      6765250                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      6765250                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      6765250                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      6765250                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        11336                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        11336                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        11336                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        11336                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        11336                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        11336                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006175                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006175                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006175                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006175                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006175                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006175                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 96646.428571                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 96646.428571                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 96646.428571                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 96646.428571                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 96646.428571                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 96646.428571                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs         2123                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          193                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           21                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           21                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           21                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           49                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           49                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           49                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5129750                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5129750                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5129750                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5129750                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5129750                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5129750                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.004323                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.004323                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.004323                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.004323                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.004323                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.004323                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 104688.775510                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 104688.775510                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 104688.775510                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 104688.775510                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 104688.775510                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 104688.775510                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  6477                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            6066                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             214                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               3823                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  3734                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           97.671985                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   159                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          29596                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             1485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        42255                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      6477                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             3893                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       22320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   475                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          226                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   11308                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  40                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            24458                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.799575                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.174575                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   3533     14.45%     14.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   9214     37.67%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    333      1.36%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  11378     46.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              24458                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.218847                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.427727                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   1971                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                3279                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   18478                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                 519                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  211                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                158                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                41117                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 872                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  211                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   2867                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  1564                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1121                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   18026                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                 669                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                40267                       # Number of instructions processed by rename
system.cpu08.rename.SquashedInsts                 295                       # Number of squashed instructions processed by rename
system.cpu08.rename.ROBFullEvents                 422                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.SQFullEvents                   27                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             61241                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              196906                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          60185                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               59067                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   2170                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    1407                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               8341                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               792                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             163                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             91                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    39912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   39475                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              80                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          1680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         4531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        24458                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.613991                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.149223                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              5642     23.07%     23.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              5334     21.81%     44.88% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              6738     27.55%     72.43% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6311     25.80%     98.23% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4               433      1.77%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         24458                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2932     43.53%     43.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                  122      1.81%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     45.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 3150     46.77%     92.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 531      7.88%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               26733     67.72%     67.72% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               3753      9.51%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.23% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               8288     21.00%     98.22% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               701      1.78%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                39475                       # Type of FU issued
system.cpu08.iq.rate                         1.333795                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      6735                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.170614                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           110221                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           41651                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        38892                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                46210                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          514                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          195                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  211                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                    49                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             39971                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                8341                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                792                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                192                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               39100                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                8092                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             373                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       8763                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   5840                       # Number of branches executed
system.cpu08.iew.exec_stores                      671                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.321124                       # Inst execution rate
system.cpu08.iew.wb_sent                        38919                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       38892                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   27554                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   41394                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.314096                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.665652                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          1262                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             188                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        24199                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.582214                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.133647                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         8691     35.91%     35.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         9216     38.08%     74.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1426      5.89%     79.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          946      3.91%     83.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          210      0.87%     84.67% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2182      9.02%     93.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          242      1.00%     94.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          108      0.45%     95.13% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         1178      4.87%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        24199                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              37565                       # Number of instructions committed
system.cpu08.commit.committedOps                38288                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         8424                       # Number of memory references committed
system.cpu08.commit.loads                        7827                       # Number of loads committed
system.cpu08.commit.membars                        30                       # Number of memory barriers committed
system.cpu08.commit.branches                     5769                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   32637                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 74                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          26111     68.20%     68.20% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          3753      9.80%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.00% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          7827     20.44%     98.44% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          597      1.56%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           38288                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                1178                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      62311                       # The number of ROB reads
system.cpu08.rob.rob_writes                     79373                       # The number of ROB writes
system.cpu08.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     109787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     37565                       # Number of Instructions Simulated
system.cpu08.committedOps                       38288                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.787861                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.787861                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.269259                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.269259                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  58343                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 26274                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  141036                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  33530                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  9581                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          15.918061                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              8379                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             115                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           72.860870                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    15.918061                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.015545                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.015545                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.112305                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           17448                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          17448                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         7833                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          7833                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          555                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          555                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            1                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         8388                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           8388                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         8389                       # number of overall hits
system.cpu08.dcache.overall_hits::total          8389                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          227                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          227                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           35                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            4                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          262                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          262                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          263                       # number of overall misses
system.cpu08.dcache.overall_misses::total          263                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      6291428                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      6291428                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      2787750                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      2787750                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        50500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        50500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        36000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      9079178                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      9079178                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      9079178                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      9079178                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         8060                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         8060                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          590                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          590                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         8650                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         8650                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         8652                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         8652                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.028164                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.028164                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.059322                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.059322                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.030289                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.030289                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.030398                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.030398                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 27715.541850                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 27715.541850                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data        79650                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total        79650                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        12625                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        12625                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 34653.351145                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 34653.351145                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 34521.589354                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 34521.589354                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          302                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          302                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          115                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           21                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data          136                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data          136                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          112                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           14                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            4                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          126                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          126                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          127                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          127                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      2436781                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      2436781                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       839750                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       839750                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      3276531                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      3276531                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      3286031                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      3286031                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.013896                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.013896                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.023729                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.023729                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.014566                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.014566                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.014679                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.014679                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 21756.973214                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 21756.973214                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 59982.142857                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 59982.142857                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         9625                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9625                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 26004.214286                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 26004.214286                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 25874.259843                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 25874.259843                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           8.161824                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             11241                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          224.820000                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     8.161824                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.015941                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.015941                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           22664                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          22664                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        11241                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         11241                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        11241                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          11241                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        11241                       # number of overall hits
system.cpu08.icache.overall_hits::total         11241                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           66                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           66                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           66                       # number of overall misses
system.cpu08.icache.overall_misses::total           66                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      6238250                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      6238250                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      6238250                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      6238250                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      6238250                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      6238250                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        11307                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        11307                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        11307                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        11307                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        11307                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        11307                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.005837                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.005837                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.005837                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.005837                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.005837                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.005837                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 94518.939394                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 94518.939394                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 94518.939394                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 94518.939394                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 94518.939394                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 94518.939394                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs         1552                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs   119.384615                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          105                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           16                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           16                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           16                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           50                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           50                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           50                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      4836250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      4836250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      4836250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      4836250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      4836250                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      4836250                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.004422                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.004422                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.004422                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.004422                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst        96725                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total        96725                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst        96725                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total        96725                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst        96725                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total        96725                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  7654                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            7115                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             203                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               4113                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  4013                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           97.568685                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   213                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          29025                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             1383                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        39687                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      7654                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             4226                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       21869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   469                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          216                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   10627                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  43                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            23938                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.751441                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.182709                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   3829     16.00%     16.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   8969     37.47%     53.46% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    463      1.93%     55.40% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  10677     44.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              23938                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.263704                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.367339                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2014                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                3818                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   17326                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                 573                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  207                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                212                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                38590                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 787                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  207                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   2918                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  1445                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1748                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   16922                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                 698                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                37730                       # Number of instructions processed by rename
system.cpu09.rename.SquashedInsts                 274                       # Number of squashed instructions processed by rename
system.cpu09.rename.ROBFullEvents                 439                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenamedOperands             61287                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              183754                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          53667                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               59056                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   2220                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    1540                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6646                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               912                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             214                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            146                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    37357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                90                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   36936                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              68                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          1715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         4246                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        23938                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.542986                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.100199                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              5601     23.40%     23.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              5280     22.06%     45.45% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              7889     32.96%     78.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              4794     20.03%     98.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4               374      1.56%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         23938                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3836     59.90%     59.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                   64      1.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     60.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1873     29.25%     90.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 631      9.85%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               27624     74.79%     74.79% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               1878      5.08%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.87% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               6619     17.92%     97.79% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               815      2.21%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                36936                       # Type of FU issued
system.cpu09.iq.rate                         1.272558                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      6404                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.173381                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           104279                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           39165                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        36406                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                43340                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          440                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          241                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  207                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                    63                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             37450                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6646                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                912                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                180                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               36601                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6470                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             332                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       7244                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   6905                       # Number of branches executed
system.cpu09.iew.exec_stores                      774                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.261016                       # Inst execution rate
system.cpu09.iew.wb_sent                        36443                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       36406                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   25584                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   40893                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.254298                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.625633                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          1360                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             176                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        23669                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.509654                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.982634                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         8040     33.97%     33.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        10255     43.33%     77.30% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          909      3.84%     81.14% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          418      1.77%     82.90% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          205      0.87%     83.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2806     11.86%     95.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          293      1.24%     96.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          147      0.62%     97.48% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8          596      2.52%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        23669                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              34802                       # Number of instructions committed
system.cpu09.commit.committedOps                35732                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         6877                       # Number of memory references committed
system.cpu09.commit.loads                        6206                       # Number of loads committed
system.cpu09.commit.membars                        38                       # Number of memory barriers committed
system.cpu09.commit.branches                     6823                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   29067                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 98                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          26977     75.50%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          1878      5.26%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          6206     17.37%     98.12% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          671      1.88%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           35732                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                 596                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      59801                       # The number of ROB reads
system.cpu09.rob.rob_writes                     74465                       # The number of ROB writes
system.cpu09.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     110358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     34802                       # Number of Instructions Simulated
system.cpu09.committedOps                       35732                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.834004                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.834004                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.199035                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.199035                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  51840                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 20297                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  128769                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  39585                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  8207                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          15.776907                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6831                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             110                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           62.100000                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    15.776907                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.015407                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.015407                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           14326                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          14326                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         6208                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          6208                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          628                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          628                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            1                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6836                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6836                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6837                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6837                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          215                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           27                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           13                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          242                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          242                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          243                       # number of overall misses
system.cpu09.dcache.overall_misses::total          243                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      5459426                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      5459426                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      2467000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      2467000                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       183493                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       183493                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      7926426                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      7926426                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      7926426                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      7926426                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         6423                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         6423                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          655                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          655                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         7078                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         7078                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         7080                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         7080                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.033473                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.033473                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.041221                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.041221                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.034190                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.034190                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.034322                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.034322                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 25392.679070                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 25392.679070                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 91370.370370                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 91370.370370                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 14114.846154                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 14114.846154                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 32753.826446                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 32753.826446                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 32619.037037                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 32619.037037                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          105                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           16                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data          121                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data          121                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          110                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           11                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          121                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          122                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      2092028                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      2092028                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       784250                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       784250                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       141507                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       141507                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      2876278                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      2876278                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      2885778                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      2885778                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.017126                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.017126                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.016794                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.016794                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.017095                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.017095                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.017232                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.017232                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 19018.436364                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 19018.436364                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 71295.454545                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 71295.454545                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10885.153846                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10885.153846                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 23770.892562                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 23770.892562                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 23653.918033                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 23653.918033                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           8.373457                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             10557                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          203.019231                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     8.373457                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.016354                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.016354                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           21304                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          21304                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        10557                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         10557                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        10557                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          10557                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        10557                       # number of overall hits
system.cpu09.icache.overall_hits::total         10557                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           69                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           69                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           69                       # number of overall misses
system.cpu09.icache.overall_misses::total           69                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      6317748                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      6317748                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      6317748                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      6317748                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      6317748                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      6317748                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        10626                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        10626                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        10626                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        10626                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        10626                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        10626                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.006494                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.006494                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.006494                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.006494                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.006494                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.006494                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 91561.565217                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 91561.565217                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 91561.565217                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 91561.565217                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 91561.565217                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 91561.565217                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs         1718                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs   122.714286                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           17                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           17                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           17                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           52                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           52                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      4856748                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      4856748                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      4856748                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      4856748                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      4856748                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      4856748                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.004894                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.004894                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.004894                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.004894                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.004894                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.004894                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst        93399                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total        93399                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst        93399                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total        93399                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst        93399                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total        93399                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  6964                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            6450                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             200                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               3751                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  3650                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           97.307385                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   201                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          28324                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             1535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        36848                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      6964                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             3851                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       20724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   457                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          319                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    9880                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  39                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            22904                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.701581                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.203252                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   4238     18.50%     18.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   8303     36.25%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    419      1.83%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   9944     43.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              22904                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.245869                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.300946                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   1976                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                4210                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   15969                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                 549                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  200                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                196                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                35682                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 782                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  200                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   2841                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  1913                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1712                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   15575                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                 663                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                34858                       # Number of instructions processed by rename
system.cpu10.rename.SquashedInsts                 270                       # Number of squashed instructions processed by rename
system.cpu10.rename.ROBFullEvents                 416                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenamedOperands             56197                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              169816                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          49795                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               54072                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   2114                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    1475                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6247                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               840                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             190                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            124                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    34496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   34098                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              74                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          1626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         4058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        22904                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.488736                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.118900                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              5933     25.90%     25.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              5024     21.94%     47.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              7129     31.13%     78.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              4456     19.46%     98.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4               362      1.58%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         22904                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  3403     58.00%     58.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                   60      1.02%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     59.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1836     31.29%     90.32% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 568      9.68%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               25250     74.05%     74.05% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               1878      5.51%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.56% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               6225     18.26%     97.82% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               745      2.18%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                34098                       # Type of FU issued
system.cpu10.iq.rate                         1.203855                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      5867                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.172063                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            97038                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           36207                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        33586                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                39965                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          422                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          224                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  200                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                    63                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             34580                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6247                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                840                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                175                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               33782                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6087                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             313                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           2                       # number of nop insts executed
system.cpu10.iew.exec_refs                       6793                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   6239                       # Number of branches executed
system.cpu10.iew.exec_stores                      706                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.192699                       # Inst execution rate
system.cpu10.iew.wb_sent                        33622                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       33586                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   23584                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   37448                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.185779                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.629780                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          1289                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             172                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        22642                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.455348                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.979125                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         8338     36.83%     36.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         9307     41.11%     77.93% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          878      3.88%     81.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          402      1.78%     83.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          195      0.86%     84.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2543     11.23%     95.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          256      1.13%     96.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          132      0.58%     97.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8          591      2.61%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        22642                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              32109                       # Number of instructions committed
system.cpu10.commit.committedOps                32952                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         6441                       # Number of memory references committed
system.cpu10.commit.loads                        5825                       # Number of loads committed
system.cpu10.commit.membars                        35                       # Number of memory barriers committed
system.cpu10.commit.branches                     6159                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   26936                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 89                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          24633     74.75%     74.75% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          1878      5.70%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.45% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          5825     17.68%     98.13% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          616      1.87%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           32952                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                 591                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      55967                       # The number of ROB reads
system.cpu10.rob.rob_writes                     68756                       # The number of ROB writes
system.cpu10.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     111059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     32109                       # Number of Instructions Simulated
system.cpu10.committedOps                       32952                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.882120                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.882120                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.133632                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.133632                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  48059                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 19129                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  119151                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  35737                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  7725                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          14.953313                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6380                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             110                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                  58                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    14.953313                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.014603                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.014603                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           13435                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          13435                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         5809                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          5809                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          574                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          574                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            1                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6383                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6383                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6384                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6384                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          224                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          224                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           27                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           12                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          251                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          252                       # number of overall misses
system.cpu10.dcache.overall_misses::total          252                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      6950902                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      6950902                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3693998                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3693998                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       170495                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       170495                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     10644900                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     10644900                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     10644900                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     10644900                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         6033                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         6033                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          601                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          601                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         6634                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         6634                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         6636                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         6636                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.037129                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.037129                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.044925                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.044925                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.037835                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.037835                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.037975                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.037975                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 31030.812500                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 31030.812500                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 136814.740741                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 136814.740741                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 14207.916667                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 14207.916667                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 42409.960159                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 42409.960159                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 42241.666667                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 42241.666667                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          163                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          163                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          114                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           16                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data          130                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data          130                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          110                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           11                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           12                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          121                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          122                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      2604037                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      2604037                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1118751                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1118751                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       131505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       131505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      3722788                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      3722788                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      3731788                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      3731788                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.018233                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.018233                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.018303                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.018303                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.018239                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.018239                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.018385                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.018385                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 23673.063636                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 23673.063636                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 101704.636364                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 101704.636364                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 10958.750000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10958.750000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 30766.842975                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 30766.842975                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 30588.426230                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 30588.426230                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           8.222826                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              9812                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          181.703704                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     8.222826                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.016060                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.016060                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           19812                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          19812                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         9812                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          9812                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         9812                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           9812                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         9812                       # number of overall hits
system.cpu10.icache.overall_hits::total          9812                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           67                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           67                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           67                       # number of overall misses
system.cpu10.icache.overall_misses::total           67                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      5873499                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      5873499                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      5873499                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      5873499                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      5873499                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      5873499                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         9879                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         9879                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         9879                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         9879                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         9879                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         9879                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.006782                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006782                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.006782                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006782                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.006782                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006782                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 87664.164179                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 87664.164179                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 87664.164179                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 87664.164179                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 87664.164179                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 87664.164179                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs         1746                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs   134.307692                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           13                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           13                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           13                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           54                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      4931749                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      4931749                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      4931749                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      4931749                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      4931749                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      4931749                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.005466                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.005466                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.005466                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.005466                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.005466                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.005466                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 91328.685185                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 91328.685185                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 91328.685185                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 91328.685185                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 91328.685185                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 91328.685185                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  6380                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            5876                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             198                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               3457                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  3360                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           97.194099                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   196                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          27372                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             1476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        34464                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      6380                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             3556                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       19305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   447                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          176                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    9277                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  38                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            21320                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.712054                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.200663                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   3864     18.12%     18.12% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   7728     36.25%     54.37% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    411      1.93%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   9317     43.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              21320                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.233085                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.259097                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   1931                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                3889                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   14742                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                 563                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  195                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                189                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                33238                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 749                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  195                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2798                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1637                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1591                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   14365                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                 734                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                32446                       # Number of instructions processed by rename
system.cpu11.rename.SquashedInsts                 254                       # Number of squashed instructions processed by rename
system.cpu11.rename.ROBFullEvents                 433                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.SQFullEvents                   39                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             51844                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              158096                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          46524                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               49761                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   2079                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    1507                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               5918                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               798                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             182                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            114                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    32083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   31690                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              72                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          1591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         3990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        21320                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.486398                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.122750                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              5543     26.00%     26.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              4741     22.24%     48.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              6513     30.55%     78.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              4169     19.55%     98.34% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4               354      1.66%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         21320                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  3073     56.08%     56.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                   62      1.13%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     57.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1817     33.16%     90.36% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 528      9.64%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               23213     73.25%     73.25% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               1878      5.93%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.18% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               5894     18.60%     97.78% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               705      2.22%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                31690                       # Type of FU issued
system.cpu11.iq.rate                         1.157752                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      5480                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.172925                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            90249                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           33758                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        31194                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                37170                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          412                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          216                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  195                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                    61                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             32168                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                5918                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                798                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                173                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               31385                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                5761                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             302                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       6427                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   5661                       # Number of branches executed
system.cpu11.iew.exec_stores                      666                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.146610                       # Inst execution rate
system.cpu11.iew.wb_sent                        31228                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       31194                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   21867                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   34526                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.139632                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.633349                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          1256                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             170                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        21065                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.451412                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.992015                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         7902     37.51%     37.51% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8487     40.29%     77.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          857      4.07%     81.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          392      1.86%     83.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          187      0.89%     84.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         2294     10.89%     95.51% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          233      1.11%     96.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          123      0.58%     97.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          590      2.80%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        21065                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              29789                       # Number of instructions committed
system.cpu11.commit.committedOps                30574                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         6088                       # Number of memory references committed
system.cpu11.commit.loads                        5506                       # Number of loads committed
system.cpu11.commit.membars                        33                       # Number of memory barriers committed
system.cpu11.commit.branches                     5585                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   25122                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 83                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          22608     73.95%     73.95% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          1878      6.14%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          5506     18.01%     98.10% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          582      1.90%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           30574                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 590                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      52006                       # The number of ROB reads
system.cpu11.rob.rob_writes                     63938                       # The number of ROB writes
system.cpu11.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     112011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     29789                       # Number of Instructions Simulated
system.cpu11.committedOps                       30574                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.918863                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.918863                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.088302                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.088302                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  44820                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 18162                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  111000                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  32383                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  7338                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   63                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          14.722008                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6018                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             110                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           54.709091                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    14.722008                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.014377                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.014377                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           12715                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          12715                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         5482                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          5482                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          537                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          537                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            1                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6019                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6019                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6020                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6020                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          224                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          224                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           28                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           14                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          252                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          252                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          253                       # number of overall misses
system.cpu11.dcache.overall_misses::total          253                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      5977637                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      5977637                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3065750                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3065750                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       196490                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       196490                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      9043387                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      9043387                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      9043387                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      9043387                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5706                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5706                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          565                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          565                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         6271                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         6271                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         6273                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         6273                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.039257                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.039257                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.049558                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.049558                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.040185                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.040185                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.040332                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.040332                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 26685.879464                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 26685.879464                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 109491.071429                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 109491.071429                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        14035                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        14035                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 12333.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 35886.456349                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 35886.456349                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 35744.612648                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 35744.612648                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          201                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          114                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           17                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data          131                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data          131                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          110                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           11                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          121                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          122                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      2076542                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      2076542                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data       957750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total       957750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       151510                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       151510                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      3034292                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      3034292                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      3043792                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      3043792                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.019278                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.019278                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.019469                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.019469                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.019295                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.019295                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.019448                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.019448                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 18877.654545                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 18877.654545                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 87068.181818                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 87068.181818                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 10822.142857                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10822.142857                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 25076.793388                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 25076.793388                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 24949.114754                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 24949.114754                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           7.844810                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              9207                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          170.500000                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     7.844810                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.015322                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.015322                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           18606                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          18606                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         9207                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          9207                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         9207                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           9207                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         9207                       # number of overall hits
system.cpu11.icache.overall_hits::total          9207                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           69                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           69                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           69                       # number of overall misses
system.cpu11.icache.overall_misses::total           69                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      5984748                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      5984748                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      5984748                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      5984748                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      5984748                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      5984748                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         9276                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         9276                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         9276                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         9276                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         9276                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         9276                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.007439                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.007439                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.007439                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.007439                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.007439                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.007439                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 86735.478261                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 86735.478261                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 86735.478261                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 86735.478261                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 86735.478261                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 86735.478261                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs         1603                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs   114.500000                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           15                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           15                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           15                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           54                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           54                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      4984998                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      4984998                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      4984998                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      4984998                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      4984998                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      4984998                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.005821                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.005821                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.005821                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.005821                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.005821                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.005821                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 92314.777778                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 92314.777778                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 92314.777778                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 92314.777778                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 92314.777778                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 92314.777778                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  6254                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5780                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             191                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               3395                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  3299                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           97.172312                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   182                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          26628                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             1453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        33919                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      6254                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             3481                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       18963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   431                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          215                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    9101                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  35                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            20950                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.712458                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.201059                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   3796     18.12%     18.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   7600     36.28%     54.40% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    386      1.84%     56.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   9168     43.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              20950                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.234866                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.273810                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1880                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                3737                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   14605                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                 541                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  187                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                180                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                32874                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 785                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  187                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2729                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1746                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1408                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   14225                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                 655                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                32086                       # Number of instructions processed by rename
system.cpu12.rename.SquashedInsts                 264                       # Number of squashed instructions processed by rename
system.cpu12.rename.ROBFullEvents                 423                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenamedOperands             51218                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              156392                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          46089                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               49221                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   1993                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    1427                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               5862                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               787                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             176                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            109                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    31740                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                68                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   31336                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              71                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          1573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         3968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        20950                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.495752                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.122016                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              5377     25.67%     25.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4648     22.19%     47.85% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              6440     30.74%     78.59% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              4132     19.72%     98.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4               353      1.68%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         20950                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  3044     55.95%     55.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                   62      1.14%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     57.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1811     33.28%     90.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 524      9.63%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               22937     73.20%     73.20% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               1878      5.99%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.19% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               5831     18.61%     97.80% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               690      2.20%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                31336                       # Type of FU issued
system.cpu12.iq.rate                         1.176806                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      5441                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.173634                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            89132                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           33383                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        30843                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                36777                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          411                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          229                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  187                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             31810                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                5862                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                787                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           47                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                167                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               31031                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                5705                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             303                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           2                       # number of nop insts executed
system.cpu12.iew.exec_refs                       6356                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   5584                       # Number of branches executed
system.cpu12.iew.exec_stores                      651                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.165352                       # Inst execution rate
system.cpu12.iew.wb_sent                        30877                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       30843                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   21637                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   34145                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.158292                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.633680                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          1244                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             163                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        20698                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.460769                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.995994                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         7702     37.21%     37.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         8366     40.42%     77.63% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          845      4.08%     81.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          391      1.89%     83.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          186      0.90%     84.50% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2273     10.98%     95.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          231      1.12%     96.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          121      0.58%     97.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          583      2.82%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        20698                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              29479                       # Number of instructions committed
system.cpu12.commit.committedOps                30235                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         6009                       # Number of memory references committed
system.cpu12.commit.loads                        5451                       # Number of loads committed
system.cpu12.commit.membars                        32                       # Number of memory barriers committed
system.cpu12.commit.branches                     5512                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   24851                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 80                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          22348     73.91%     73.91% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          1878      6.21%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.13% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          5451     18.03%     98.15% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          558      1.85%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           30235                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 583                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      51308                       # The number of ROB reads
system.cpu12.rob.rob_writes                     63224                       # The number of ROB writes
system.cpu12.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     112755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     29479                       # Number of Instructions Simulated
system.cpu12.committedOps                       30235                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.903287                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.903287                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.107068                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.107068                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  44376                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 18002                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  109761                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  31965                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  7243                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          14.585427                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              5972                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             110                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           54.290909                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    14.585427                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.014244                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.014244                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           12587                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          12587                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         5451                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          5451                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          520                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          520                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            1                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data         5971                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           5971                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         5972                       # number of overall hits
system.cpu12.dcache.overall_hits::total          5972                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          217                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           27                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            7                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          244                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          245                       # number of overall misses
system.cpu12.dcache.overall_misses::total          245                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      5908948                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      5908948                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      2926742                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      2926742                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       113996                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       113996                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        36000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        28500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        28500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      8835690                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      8835690                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      8835690                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      8835690                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5668                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5668                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          547                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          547                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         6215                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         6215                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         6217                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         6217                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.038285                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038285                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.049360                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.049360                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.039260                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.039260                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.039408                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.039408                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 27230.175115                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 27230.175115                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 108397.851852                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 108397.851852                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 16285.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 16285.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         9000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 36211.844262                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 36211.844262                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 36064.040816                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 36064.040816                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          107                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           16                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data          123                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data          123                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          110                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           11                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            7                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          121                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          122                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      2252522                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      2252522                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data       918754                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total       918754                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        90004                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        90004                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      3171276                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      3171276                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      3180776                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      3180776                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.019407                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.019407                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.020110                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.020110                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.019469                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.019469                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.019624                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.019624                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 20477.472727                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 20477.472727                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 83523.090909                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 83523.090909                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 12857.714286                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12857.714286                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         6750                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 26208.892562                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 26208.892562                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 26071.934426                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 26071.934426                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           7.743520                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              9034                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          167.296296                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     7.743520                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.015124                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.015124                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           18254                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          18254                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         9034                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          9034                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         9034                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           9034                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         9034                       # number of overall hits
system.cpu12.icache.overall_hits::total          9034                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           66                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           66                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           66                       # number of overall misses
system.cpu12.icache.overall_misses::total           66                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      5465499                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      5465499                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      5465499                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      5465499                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      5465499                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      5465499                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         9100                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         9100                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         9100                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         9100                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         9100                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         9100                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.007253                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007253                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.007253                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007253                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.007253                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007253                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 82810.590909                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 82810.590909                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 82810.590909                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 82810.590909                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 82810.590909                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 82810.590909                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs         1518                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs   116.769231                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           12                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           12                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           54                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           54                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      4692249                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      4692249                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      4692249                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      4692249                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      4692249                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      4692249                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.005934                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.005934                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.005934                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.005934                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.005934                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.005934                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 86893.500000                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 86893.500000                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 86893.500000                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 86893.500000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 86893.500000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 86893.500000                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  5953                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5457                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             198                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               3229                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  3126                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.810158                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   187                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          26077                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             1470                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        32726                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      5953                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             3313                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       18595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   443                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          312                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    8831                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  35                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            20752                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.673622                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.215858                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   4173     20.11%     20.11% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   7311     35.23%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    384      1.85%     57.19% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   8884     42.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              20752                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.228285                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.254976                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1871                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                4179                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   13965                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                 543                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  194                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                185                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                31544                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 762                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  194                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2711                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  1818                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1794                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   13591                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                 644                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                30735                       # Number of instructions processed by rename
system.cpu13.rename.SquashedInsts                 278                       # Number of squashed instructions processed by rename
system.cpu13.rename.ROBFullEvents                 401                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenamedOperands             48678                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              149832                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          44226                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               46526                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   2148                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    1419                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               5684                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               783                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             162                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             97                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    30353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                79                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   29916                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              70                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          1700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         4211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        20752                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.441596                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.138884                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              5862     28.25%     28.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              4543     21.89%     50.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              6025     29.03%     79.17% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              3966     19.11%     98.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4               355      1.71%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         20752                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2804     54.43%     54.43% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                   62      1.20%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     55.63% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1794     34.82%     90.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 492      9.55%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               21720     72.60%     72.60% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               1878      6.28%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.88% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               5640     18.85%     97.73% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               678      2.27%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                29916                       # Type of FU issued
system.cpu13.iq.rate                         1.147218                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      5152                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.172216                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            85804                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           32135                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        29417                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                35068                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          441                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          254                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  194                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                    78                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             30435                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                5684                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                783                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                175                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               29603                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                5505                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             311                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       6138                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   5238                       # Number of branches executed
system.cpu13.iew.exec_stores                      633                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.135215                       # Inst execution rate
system.cpu13.iew.wb_sent                        29456                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       29417                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   20604                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   32312                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.128082                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.637658                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          1368                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             171                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        20481                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.402861                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.983513                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         8174     39.91%     39.91% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7889     38.52%     78.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          830      4.05%     82.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          373      1.82%     84.30% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          185      0.90%     85.21% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2125     10.38%     95.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          213      1.04%     96.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          115      0.56%     97.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          577      2.82%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        20481                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              28034                       # Number of instructions committed
system.cpu13.commit.committedOps                28732                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         5772                       # Number of memory references committed
system.cpu13.commit.loads                        5243                       # Number of loads committed
system.cpu13.commit.membars                        30                       # Number of memory barriers committed
system.cpu13.commit.branches                     5155                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   23695                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 74                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          21082     73.37%     73.37% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          1878      6.54%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          5243     18.25%     98.16% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          529      1.84%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           28732                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 577                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      49744                       # The number of ROB reads
system.cpu13.rob.rob_writes                     60485                       # The number of ROB writes
system.cpu13.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     113306                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     28034                       # Number of Instructions Simulated
system.cpu13.committedOps                       28732                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.930192                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.930192                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.075047                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.075047                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  42438                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 17448                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  104919                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  29940                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  7065                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          14.391627                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              5730                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             110                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           52.090909                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    14.391627                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.014054                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.014054                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           12124                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          12124                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         5243                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          5243                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          484                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          484                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            1                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data         5727                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           5727                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         5728                       # number of overall hits
system.cpu13.dcache.overall_hits::total          5728                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          219                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          219                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           27                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           15                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          246                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          247                       # number of overall misses
system.cpu13.dcache.overall_misses::total          247                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      6258674                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      6258674                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3260500                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3260500                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       209488                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       209488                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      9519174                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      9519174                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      9519174                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      9519174                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5462                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5462                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          511                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          511                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         5973                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         5973                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         5975                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         5975                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.040095                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.040095                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.052838                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.052838                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.041185                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.041185                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.041339                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.041339                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 28578.420091                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 28578.420091                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 120759.259259                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 120759.259259                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 13965.866667                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 13965.866667                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 38695.829268                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 38695.829268                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 38539.165992                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 38539.165992                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          146                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          109                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           16                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data          125                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data          125                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          110                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           11                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           15                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          121                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          122                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      2317528                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      2317528                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1016500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1016500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       161512                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       161512                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      3334028                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      3334028                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      3343528                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      3343528                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020139                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020139                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.021526                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.021526                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.020258                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.020258                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.020418                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.020418                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 21068.436364                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 21068.436364                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 92409.090909                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 92409.090909                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10767.466667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10767.466667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 27553.950413                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 27553.950413                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 27405.967213                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 27405.967213                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           7.480802                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              8765                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          159.363636                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     7.480802                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.014611                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.014611                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           17715                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          17715                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         8765                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          8765                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         8765                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           8765                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         8765                       # number of overall hits
system.cpu13.icache.overall_hits::total          8765                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           65                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           65                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           65                       # number of overall misses
system.cpu13.icache.overall_misses::total           65                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      5362749                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      5362749                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      5362749                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      5362749                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      5362749                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      5362749                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         8830                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         8830                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         8830                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         8830                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         8830                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         8830                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.007361                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007361                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.007361                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007361                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.007361                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007361                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 82503.830769                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 82503.830769                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 82503.830769                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 82503.830769                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 82503.830769                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 82503.830769                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs         1670                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs              16                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs   104.375000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           10                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           10                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      4598249                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      4598249                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      4598249                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      4598249                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      4598249                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      4598249                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006229                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006229                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006229                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006229                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006229                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006229                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 83604.527273                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 83604.527273                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 83604.527273                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 83604.527273                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 83604.527273                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 83604.527273                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  5912                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5444                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             185                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               3209                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  3118                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           97.164226                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   185                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          25143                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             1431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        32448                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      5912                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             3303                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       18147                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   421                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                300                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    8737                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  34                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            20364                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.687684                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.211545                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   3963     19.46%     19.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   7229     35.50%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    377      1.85%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   8795     43.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              20364                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.235135                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.290538                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   2032                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                3693                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   13948                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                 508                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  183                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                176                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                31487                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 739                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  183                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2832                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  1948                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1194                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   13590                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                 617                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                30747                       # Number of instructions processed by rename
system.cpu14.rename.SquashedInsts                 255                       # Number of squashed instructions processed by rename
system.cpu14.rename.ROBFullEvents                 409                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenamedOperands             48665                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              149881                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          44263                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               46617                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   2045                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    1356                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               5707                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               801                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             178                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    30418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   29972                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              63                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          1655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         4225                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples        20364                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.471813                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.131982                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              5471     26.87%     26.87% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4498     22.09%     48.95% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              6065     29.78%     78.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              3976     19.52%     98.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4               354      1.74%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         20364                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2822     54.13%     54.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                   63      1.21%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     55.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1817     34.86%     90.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 511      9.80%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               21728     72.49%     72.49% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               1878      6.27%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.76% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               5669     18.91%     97.67% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               697      2.33%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                29972                       # Type of FU issued
system.cpu14.iq.rate                         1.192061                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      5213                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.173929                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            85581                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           32132                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        29460                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                35185                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          443                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          253                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  183                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                    81                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             30476                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                5707                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                801                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                160                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               29647                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                5533                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             322                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           2                       # number of nop insts executed
system.cpu14.iew.exec_refs                       6184                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   5236                       # Number of branches executed
system.cpu14.iew.exec_stores                      651                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.179135                       # Inst execution rate
system.cpu14.iew.wb_sent                        29505                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       29460                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   20621                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   32380                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.171698                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.636844                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          1318                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             158                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        20101                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.433710                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.994456                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         7769     38.65%     38.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         7895     39.28%     77.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          830      4.13%     82.06% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          384      1.91%     83.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          183      0.91%     84.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         2128     10.59%     95.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          223      1.11%     96.57% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          110      0.55%     97.12% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          579      2.88%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        20101                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              28072                       # Number of instructions committed
system.cpu14.commit.committedOps                28819                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         5812                       # Number of memory references committed
system.cpu14.commit.loads                        5264                       # Number of loads committed
system.cpu14.commit.membars                        31                       # Number of memory barriers committed
system.cpu14.commit.branches                     5162                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   23784                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 79                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          21129     73.32%     73.32% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          1878      6.52%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.83% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          5264     18.27%     98.10% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          548      1.90%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           28819                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 579                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      49373                       # The number of ROB reads
system.cpu14.rob.rob_writes                     60557                       # The number of ROB writes
system.cpu14.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          4779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     114240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28072                       # Number of Instructions Simulated
system.cpu14.committedOps                       28819                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.895661                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.895661                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.116494                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.116494                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  42481                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 17519                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  105114                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  29891                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  7072                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          14.111238                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5807                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             110                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           52.790909                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    14.111238                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.013781                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.013781                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           12225                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          12225                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         5289                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          5289                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          515                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          515                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            1                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5804                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5804                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5805                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5805                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          212                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           27                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          239                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          239                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          240                       # number of overall misses
system.cpu14.dcache.overall_misses::total          240                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      6057190                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      6057190                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3116750                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3116750                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        36500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        36500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        43000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        43000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      9173940                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      9173940                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      9173940                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      9173940                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5501                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5501                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          542                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          542                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         6043                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         6043                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         6045                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         6045                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.038538                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038538                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.049815                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.049815                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.039550                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.039550                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.039702                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.039702                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 28571.650943                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 28571.650943                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 115435.185185                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 115435.185185                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 14333.333333                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 14333.333333                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 38384.686192                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 38384.686192                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 38224.750000                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 38224.750000                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          103                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           16                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data          119                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data          119                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          109                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           11                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          120                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          120                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          121                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          121                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      2196779                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      2196779                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       988000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       988000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        34000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        34000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      3184779                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      3184779                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      3194279                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      3194279                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.019815                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.019815                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.020295                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.020295                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.019858                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.019858                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.020017                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.020017                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 20153.935780                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 20153.935780                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 89818.181818                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 89818.181818                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 11333.333333                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 11333.333333                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 26539.825000                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 26539.825000                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data        26399                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total        26399                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           7.339648                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              8672                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          157.672727                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     7.339648                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.014335                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.014335                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           17527                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          17527                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         8672                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          8672                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         8672                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           8672                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         8672                       # number of overall hits
system.cpu14.icache.overall_hits::total          8672                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           64                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           64                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           64                       # number of overall misses
system.cpu14.icache.overall_misses::total           64                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      5346748                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      5346748                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      5346748                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      5346748                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      5346748                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      5346748                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         8736                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         8736                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         8736                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         8736                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         8736                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         8736                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007326                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007326                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007326                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007326                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007326                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007326                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 83542.937500                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 83542.937500                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 83542.937500                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 83542.937500                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 83542.937500                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 83542.937500                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs         2272                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              18                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs   126.222222                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst            9                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst            9                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      4709748                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      4709748                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      4709748                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      4709748                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      4709748                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      4709748                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006296                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006296                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006296                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006296                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006296                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006296                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 85631.781818                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 85631.781818                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 85631.781818                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 85631.781818                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 85631.781818                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 85631.781818                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  5672                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5203                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             192                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               3079                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  2978                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           96.719714                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   182                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          24714                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             1865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        31579                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      5672                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             3160                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       17806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   433                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          177                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    8503                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  34                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            20179                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.659547                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.220896                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   4206     20.84%     20.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   7025     34.81%     55.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    381      1.89%     57.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   8567     42.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              20179                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.229506                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.277778                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1940                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                4070                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   13468                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                 515                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  186                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                177                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                30488                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 766                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  186                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2758                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  1592                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1929                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   13095                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                 619                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                29732                       # Number of instructions processed by rename
system.cpu15.rename.SquashedInsts                 258                       # Number of squashed instructions processed by rename
system.cpu15.rename.ROBFullEvents                 393                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenamedOperands             46871                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              144965                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          42878                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               44820                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   2045                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    1360                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               5561                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               757                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             163                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             99                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    29364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                71                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   28918                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              74                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          1616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         4177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        20179                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.433074                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.141673                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              5783     28.66%     28.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              4413     21.87%     50.53% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              5795     28.72%     79.25% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              3837     19.01%     98.26% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4               351      1.74%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         20179                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2693     53.81%     53.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                   61      1.22%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     55.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1785     35.66%     90.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 466      9.31%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               20871     72.17%     72.17% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               1878      6.49%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               5513     19.06%     97.73% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               656      2.27%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                28918                       # Type of FU issued
system.cpu15.iq.rate                         1.170106                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      5005                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.173076                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            83092                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           31054                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        28424                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                33923                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          437                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          227                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  186                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                    76                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             29437                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                5561                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                757                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           45                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          119                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                164                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               28607                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                5383                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             309                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           2                       # number of nop insts executed
system.cpu15.iew.exec_refs                       5997                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4993                       # Number of branches executed
system.cpu15.iew.exec_stores                      614                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.157522                       # Inst execution rate
system.cpu15.iew.wb_sent                        28470                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       28424                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   19891                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   31114                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.150117                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.639294                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          1287                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             162                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        19918                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.396676                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.987798                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         8057     40.45%     40.45% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7560     37.96%     78.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          823      4.13%     82.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          378      1.90%     84.44% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          179      0.90%     85.33% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         2022     10.15%     95.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          217      1.09%     96.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          105      0.53%     97.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          577      2.90%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        19918                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              27117                       # Number of instructions committed
system.cpu15.commit.committedOps                27819                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         5654                       # Number of memory references committed
system.cpu15.commit.loads                        5124                       # Number of loads committed
system.cpu15.commit.membars                        30                       # Number of memory barriers committed
system.cpu15.commit.branches                     4923                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   23014                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 74                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          20287     72.92%     72.92% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          1878      6.75%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          5124     18.42%     98.09% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          530      1.91%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           27819                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 577                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      48174                       # The number of ROB reads
system.cpu15.rob.rob_writes                     58499                       # The number of ROB writes
system.cpu15.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     114669                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     27117                       # Number of Instructions Simulated
system.cpu15.committedOps                       27819                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.911384                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.911384                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.097232                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.097232                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  41097                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 17085                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  101580                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  28526                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  7004                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          14.289929                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              5611                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             111                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           50.549550                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    14.289929                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.013955                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.013955                       # Average percentage of cache occupancy
