Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 25 23:31:29 2024
| Host         : cigtry running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zynq_wrapper_timing_summary_routed.rpt -pb zynq_wrapper_timing_summary_routed.pb -rpx zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 202 register/latch pins with no clock driven by root clock pin: cmos_pclk_0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 458 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.063      -16.401                      8                25842        0.011        0.000                      0                25791        0.538        0.000                       0                  9680  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {0.000 1.347}        2.694           371.195         
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
zynq_i/clk_wiz_0/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_1x_zynq_clk_wiz_0_1        {0.000 6.734}        13.468          74.250          
  clk_5x_zynq_clk_wiz_0_1        {0.000 1.347}        2.694           371.250         
  clkfbout_zynq_clk_wiz_0_1      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           2.804        0.000                      0                24851        0.011        0.000                      0                24851        3.750        0.000                       0                  9136  
zynq_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_1x_zynq_clk_wiz_0_1            7.592        0.000                      0                  932        0.102        0.000                      0                  932        6.234        0.000                       0                   530  
  clk_5x_zynq_clk_wiz_0_1                                                                                                                                                        0.538        0.000                       0                    10  
  clkfbout_zynq_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5x_zynq_clk_wiz_0_1          VIRTUAL_clk_5x_zynq_clk_wiz_0_1       -2.063      -16.401                      8                    8        1.085        0.000                      0                    8  
                                 clk_fpga_0                           998.651        0.000                      0                   10                                                                        
clk_1x_zynq_clk_wiz_0_1          clk_fpga_0                            12.069        0.000                      0                   10                                                                        
clk_fpga_0                       clk_1x_zynq_clk_wiz_0_1                8.622        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk_fpga_0                        8.705        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.959ns (41.563%)  route 4.160ns (58.437%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.734     3.042    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X42Y24         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.859     4.419    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     4.543 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.543    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_10
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.075 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.075    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.189 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          1.048     6.238    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.362 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.362    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.912 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.009     6.921    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.149    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.371 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.017    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X41Y27         LUT4 (Prop_lut4_I3_O)        0.299     8.316 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=3, routed)           0.969     9.285    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.409 f  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.628    10.037    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.161 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000    10.161    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_16
    SLICE_X42Y24         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.559    12.751    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X42Y24         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.291    13.042    
                         clock uncertainty           -0.154    12.888    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.077    12.965    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.867ns (28.799%)  route 4.616ns (71.201%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.652     2.960    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X24Y27         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.478     3.438 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/Q
                         net (fo=11, routed)          1.369     4.807    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[2]
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.301     5.108 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.575     5.683    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.203 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.883     7.086    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.210 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.650     7.861    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X26Y23         LUT2 (Prop_lut2_I1_O)        0.118     7.979 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_2/O
                         net (fo=18, routed)          1.138     9.117    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg0
    SLICE_X23Y26         LUT2 (Prop_lut2_I1_O)        0.326     9.443 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[12]_i_1/O
                         net (fo=1, routed)           0.000     9.443    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt[12]
    SLICE_X23Y26         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.480    12.672    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X23Y26         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
                         clock pessimism              0.265    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)        0.031    12.814    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.895ns (29.105%)  route 4.616ns (70.895%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.652     2.960    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X24Y27         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.478     3.438 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/Q
                         net (fo=11, routed)          1.369     4.807    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[2]
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.301     5.108 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.575     5.683    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.203 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.883     7.086    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.210 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.650     7.861    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X26Y23         LUT2 (Prop_lut2_I1_O)        0.118     7.979 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_2/O
                         net (fo=18, routed)          1.138     9.117    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg0
    SLICE_X23Y26         LUT2 (Prop_lut2_I1_O)        0.354     9.471 r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_1/O
                         net (fo=1, routed)           0.000     9.471    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt[7]
    SLICE_X23Y26         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.480    12.672    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X23Y26         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
                         clock pessimism              0.265    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)        0.075    12.858    zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.116%)  route 5.153ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.665     2.973    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X29Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          1.822     5.251    zynq_i/axi_vdma_0/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.375 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         3.332     8.706    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/regdir_idle_i1
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.494    12.686    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X16Y34         FDRE (Setup_fdre_C_R)       -0.524    12.138    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.116%)  route 5.153ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.665     2.973    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X29Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          1.822     5.251    zynq_i/axi_vdma_0/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.375 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         3.332     8.706    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/regdir_idle_i1
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.494    12.686    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X16Y34         FDRE (Setup_fdre_C_R)       -0.524    12.138    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.116%)  route 5.153ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.665     2.973    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X29Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          1.822     5.251    zynq_i/axi_vdma_0/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.375 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         3.332     8.706    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/regdir_idle_i1
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.494    12.686    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X16Y34         FDRE (Setup_fdre_C_R)       -0.524    12.138    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.116%)  route 5.153ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.665     2.973    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X29Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          1.822     5.251    zynq_i/axi_vdma_0/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.375 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         3.332     8.706    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/regdir_idle_i1
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.494    12.686    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X16Y34         FDRE (Setup_fdre_C_R)       -0.524    12.138    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.116%)  route 5.153ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.665     2.973    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X29Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          1.822     5.251    zynq_i/axi_vdma_0/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.375 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         3.332     8.706    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/regdir_idle_i1
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.494    12.686    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X16Y34         FDRE (Setup_fdre_C_R)       -0.524    12.138    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.580ns (10.116%)  route 5.153ns (89.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.665     2.973    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X29Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          1.822     5.251    zynq_i/axi_vdma_0/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.375 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         3.332     8.706    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/regdir_idle_i1
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.494    12.686    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X16Y34         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X16Y34         FDRE (Setup_fdre_C_R)       -0.524    12.138    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.580ns (10.264%)  route 5.071ns (89.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.665     2.973    zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_s2mm_aclk
    SLICE_X29Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  zynq_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          1.822     5.251    zynq_i/axi_vdma_0/U0/I_RST_MODULE/sig_s2mm_prmry_resetn
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.375 r  zynq_i/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1/O
                         net (fo=488, routed)         3.249     8.624    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/regdir_idle_i1
    SLICE_X16Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.492    12.684    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X16Y32         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X16Y32         FDRE (Setup_fdre_C_R)       -0.524    12.136    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  3.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.926%)  route 0.212ns (60.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.561     0.902    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X22Y49         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[93]/Q
                         net (fo=1, routed)           0.212     1.255    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[93]
    SLICE_X22Y50         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.828     1.198    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X22Y50         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[93]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.075     1.244    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.871%)  route 0.213ns (60.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.561     0.902    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/m_axis_mm2s_aclk
    SLICE_X22Y49         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[76]/Q
                         net (fo=1, routed)           0.213     1.255    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[76]
    SLICE_X20Y50         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.830     1.200    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X20Y50         FDRE                                         r  zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[76]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.063     1.234    zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMD32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMS32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMS32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.554     0.895    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y20         FDRE                                         r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.134     1.170    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X16Y20         RAMS32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.820     1.190    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X16Y20         RAMS32                                       r  zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X16Y20         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.148    zynq_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   zynq_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6   zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6   zynq_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y2   zynq_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y2   zynq_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y2   zynq_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y2   zynq_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y2   zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y2   zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y2   zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11   zynq_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2   zynq_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y2   zynq_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_i/clk_wiz_0/inst/clk_in1
  To Clock:  zynq_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_zynq_clk_wiz_0_1
  To Clock:  clk_1x_zynq_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.058ns (20.727%)  route 4.047ns (79.273%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.730     6.848    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.058ns (20.727%)  route 4.047ns (79.273%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.730     6.848    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.058ns (20.727%)  route 4.047ns (79.273%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.730     6.848    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.058ns (20.727%)  route 4.047ns (79.273%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.730     6.848    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y57         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.058ns (21.315%)  route 3.906ns (78.685%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.589     6.707    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.058ns (21.315%)  route 3.906ns (78.685%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.589     6.707    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.058ns (21.315%)  route 3.906ns (78.685%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.589     6.707    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.058ns (21.315%)  route 3.906ns (78.685%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.589     6.707    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.564    15.032    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y58         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
                         clock pessimism              0.104    15.136    
                         clock uncertainty           -0.172    14.964    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.440    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.924ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.378ns (25.679%)  route 3.988ns (74.321%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 15.033 - 13.468 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.705     1.705    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.587 f  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          1.773     4.361    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/dout[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.485 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.954     5.439    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_20_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.563 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.854     6.417    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.541 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.407     6.948    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.072 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.072    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y54         FDSE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.565    15.033    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X39Y54         FDSE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.104    15.137    
                         clock uncertainty           -0.172    14.965    
    SLICE_X39Y54         FDSE (Setup_fdse_C_D)        0.031    14.996    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  7.924    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_zynq_clk_wiz_0_1 rise@13.468ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.058ns (22.219%)  route 3.704ns (77.781%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.743     1.743    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X40Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          1.191     3.390    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.150     3.540 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.452     3.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.328     4.321 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.673     5.993    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.117 r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.387     6.505    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.487    14.955    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         1.563    15.031    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y59         FDRE                                         r  zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.104    15.135    
                         clock uncertainty           -0.172    14.963    
    SLICE_X38Y59         FDRE (Setup_fdre_C_R)       -0.524    14.439    zynq_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  7.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.593     0.593    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X41Y49         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]/Q
                         net (fo=2, routed)           0.119     0.853    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.013 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.014    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.068 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.068    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.861     0.861    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X41Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]/C
                         clock pessimism              0.000     0.861    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.593     0.593    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X41Y49         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]/Q
                         net (fo=2, routed)           0.119     0.853    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.013 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.014    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.079 r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.079    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.861     0.861    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X41Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
                         clock pessimism              0.000     0.861    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    zynq_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.589     0.589    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y52         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.786    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X37Y52         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.859     0.859    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y52         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.076     0.665    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564     0.564    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y49         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.760    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X33Y49         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.832     0.832    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y49         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.075     0.639    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.561     0.561    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.758    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X31Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.830     0.830    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.075     0.636    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.561     0.561    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.758    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X35Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.831     0.831    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.075     0.636    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.561     0.561    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.758    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X31Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.830     0.830    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.075     0.636    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.560     0.560    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X27Y59         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.757    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X27Y59         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.829     0.829    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X27Y59         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X27Y59         FDRE (Hold_fdre_C_D)         0.075     0.635    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.562     0.562    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y51         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.759    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X31Y51         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.831     0.831    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y51         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.075     0.637    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_zynq_clk_wiz_0_1 rise@0.000ns - clk_1x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.562     0.562    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.759    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X31Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.812     0.812    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zynq_i/clk_wiz_0/inst/clk_1x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=528, routed)         0.831     0.831    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.075     0.637    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_zynq_clk_wiz_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X1Y10     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    zynq_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y92     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y91     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y74     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y73     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y98     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y97     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y96     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y95     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Slave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y81     zynq_i/vga2hdmi_0/inst/inst_encode_green/din_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y81     zynq_i/vga2hdmi_0/inst/inst_encode_green/din_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y81     zynq_i/vga2hdmi_0/inst/inst_encode_green/q_m_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y51     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y50     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y52     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y52     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y51     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y50     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X37Y52     zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X35Y62     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X35Y62     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y64     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y64     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y64     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y64     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X35Y62     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y62     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y63     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y62     zynq_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_zynq_clk_wiz_0_1
  To Clock:  clk_5x_zynq_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_zynq_clk_wiz_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2    zynq_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y92     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y91     zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y74     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y73     zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y98     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y97     zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y96     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y95     zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_clk_wiz_0_1
  To Clock:  clkfbout_zynq_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    zynq_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_zynq_clk_wiz_0_1
  To Clock:  VIRTUAL_clk_5x_zynq_clk_wiz_0_1

Setup :            8  Failing Endpoints,  Worst Slack       -2.063ns,  Total Violation      -16.401ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 2.336ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.765     1.765    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.237 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.238    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     4.102 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/OB
                         net (fo=0)                   0.000     4.102    tmds_data_n_0[2]
    A20                                                               r  tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.765     1.765    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.237 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.238    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     4.101 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/O
                         net (fo=0)                   0.000     4.101    tmds_data_p_0[2]
    B19                                                               r  tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.239    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     4.098 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/OB
                         net (fo=0)                   0.000     4.098    tmds_data_n_0[1]
    B20                                                               r  tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 -2.059    

Slack (VIOLATED) :        -2.058ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766     1.766    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.238 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.239    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     4.097 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/O
                         net (fo=0)                   0.000     4.097    tmds_data_p_0[1]
    C20                                                               r  tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 -2.058    

Slack (VIOLATED) :        -2.058ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 2.333ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.763     1.763    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.235 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.236    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     4.097 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/OB
                         net (fo=0)                   0.000     4.097    tmds_data_n_0[0]
    D20                                                               r  tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 -2.058    

Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.763     1.763    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.235 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.236    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     4.096 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/O
                         net (fo=0)                   0.000     4.096    tmds_data_p_0[0]
    D19                                                               r  tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 -2.057    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_n_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.747     1.747    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.219 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.220    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841     4.061 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/OB
                         net (fo=0)                   0.000     4.061    tmds_clk_n_0
    H17                                                               r  tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_p_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Max at Slow Process Corner
  Requirement:            2.694ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@2.694ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.694 - 2.694 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        1.677     1.677    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.747     1.747    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.219 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.220    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_O)     1.840     4.060 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/O
                         net (fo=0)                   0.000     4.060    tmds_clk_p_0
    H16                                                               r  tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      2.694     2.694 r  
                         ideal clock network latency
                                                      0.000     2.694    
                         clock pessimism              0.000     2.694    
                         clock uncertainty           -0.455     2.239    
                         output delay                -0.200     2.039    
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -4.060    
  -------------------------------------------------------------------
                         slack                                 -2.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_p_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.573     0.573    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.750 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.751    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     1.540 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/O
                         net (fo=0)                   0.000     1.540    tmds_clk_p_0
    H16                                                               r  tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_clk_n_0
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.573     0.573    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/clk_5x
    OLOGIC_X0Y74         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.750 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.751    zynq_i/vga2hdmi_0/inst/inst_serializer_clk/dout
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     1.541 r  zynq_i/vga2hdmi_0/inst/inst_serializer_clk/TMDS0/OB
                         net (fo=0)                   0.000     1.541    tmds_clk_n_0
    H17                                                               r  tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.758    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     1.567 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/O
                         net (fo=0)                   0.000     1.567    tmds_data_p_0[0]
    D19                                                               r  tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.760    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     1.567 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/O
                         net (fo=0)                   0.000     1.567    tmds_data_p_0[1]
    C20                                                               r  tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[0]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.758    zynq_i/vga2hdmi_0/inst/inst_serializer_blue/dout
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     1.568 r  zynq_i/vga2hdmi_0/inst/inst_serializer_blue/TMDS0/OB
                         net (fo=0)                   0.000     1.568    tmds_data_n_0[0]
    D20                                                               r  tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[1]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    zynq_i/vga2hdmi_0/inst/inst_serializer_green/clk_5x
    OLOGIC_X0Y98         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.760    zynq_i/vga2hdmi_0/inst/inst_serializer_green/dout
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     1.568 r  zynq_i/vga2hdmi_0/inst/inst_serializer_green/TMDS0/OB
                         net (fo=0)                   0.000     1.568    tmds_data_n_0[1]
    B20                                                               r  tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_p_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.989ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.759    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     1.570 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/O
                         net (fo=0)                   0.000     1.570    tmds_data_p_0[2]
    B19                                                               r  tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            tmds_data_n_0[2]
                            (output port clocked by VIRTUAL_clk_5x_zynq_clk_wiz_0_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             VIRTUAL_clk_5x_zynq_clk_wiz_0_1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise@0.000ns - clk_5x_zynq_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.990ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9138, routed)        0.546     0.546    zynq_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zynq_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zynq_i/clk_wiz_0/inst/clk_5x_zynq_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zynq_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    zynq_i/vga2hdmi_0/inst/inst_serializer_red/clk_5x
    OLOGIC_X0Y96         OSERDESE2                                    r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.759    zynq_i/vga2hdmi_0/inst/inst_serializer_red/dout
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     1.571 r  zynq_i/vga2hdmi_0/inst/inst_serializer_red/TMDS0/OB
                         net (fo=0)                   0.000     1.571    tmds_data_n_0[2]
    A20                                                               r  tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_5x_zynq_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.455     0.455    
                         output delay                -0.000     0.455    
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  1.117    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.651ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.651ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.097%)  route 0.606ns (55.903%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.606     1.084    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X39Y33         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.265   999.735    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                998.651    

Slack (MET) :             998.775ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.961ns  (logic 0.478ns (49.730%)  route 0.483ns (50.270%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.961    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y31         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)       -0.264   999.736    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                998.775    

Slack (MET) :             998.794ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.622%)  route 0.593ns (53.378%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.593     1.111    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X40Y32         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)       -0.095   999.905    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                998.794    

Slack (MET) :             998.802ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.244%)  route 0.455ns (48.756%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.455     0.933    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y31         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)       -0.265   999.735    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                998.802    

Slack (MET) :             998.903ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.825ns  (logic 0.478ns (57.941%)  route 0.347ns (42.059%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.347     0.825    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X39Y33         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.272   999.728    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.728    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                998.903    

Slack (MET) :             998.914ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.249%)  route 0.473ns (47.751%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.473     0.991    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y31         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)       -0.095   999.905    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                998.914    

Slack (MET) :             998.941ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.732%)  route 0.446ns (46.268%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.446     0.964    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X39Y31         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)       -0.095   999.905    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                998.941    

Slack (MET) :             998.997ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.784ns  (logic 0.478ns (60.982%)  route 0.306ns (39.018%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.306     0.784    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X38Y32         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.219   999.781    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                998.997    

Slack (MET) :             999.063ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.842ns  (logic 0.518ns (61.554%)  route 0.324ns (38.446%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.324     0.842    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X40Y34         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)       -0.095   999.905    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                999.063    

Slack (MET) :             999.129ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.824ns  (logic 0.518ns (62.851%)  route 0.306ns (37.149%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.306     0.824    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X38Y32         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)       -0.047   999.953    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                999.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_zynq_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.069ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.341ns  (logic 0.518ns (38.616%)  route 0.823ns (61.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.823     1.341    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y55         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)       -0.058    13.410    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                 12.069    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.625%)  route 0.593ns (55.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.593     1.071    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.270    13.198    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.133ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.752%)  route 0.590ns (55.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.590     1.068    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)       -0.267    13.201    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 12.133    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.053ns  (logic 0.478ns (45.399%)  route 0.575ns (54.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.575     1.053    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X29Y55         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)       -0.266    13.202    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.794%)  route 0.613ns (56.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.613     1.091    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)       -0.217    13.251    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.055ns  (logic 0.478ns (45.292%)  route 0.577ns (54.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.577     1.055    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)       -0.218    13.250    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.195%)  route 0.603ns (53.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.603     1.121    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)       -0.095    13.373    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.267ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.840%)  route 0.588ns (53.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.095    13.373    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 12.267    

Slack (MET) :             12.317ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.912%)  route 0.586ns (53.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.586     1.104    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X30Y56         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X30Y56         FDRE (Setup_fdre_C_D)       -0.047    13.421    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 12.317    

Slack (MET) :             12.413ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.932%)  route 0.442ns (46.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.442     0.960    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X27Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.095    13.373    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 12.413    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_1x_zynq_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.622ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.716%)  route 0.692ns (62.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.692     1.111    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X37Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)       -0.267     9.733    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.895%)  route 0.814ns (64.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.814     1.270    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X39Y51         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)       -0.103     9.897    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.235ns  (logic 0.518ns (41.931%)  route 0.717ns (58.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.717     1.235    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X37Y52         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)       -0.095     9.905    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.591%)  route 0.619ns (56.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.619     1.097    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X32Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)       -0.221     9.779    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.529%)  route 0.595ns (55.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.595     1.073    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X30Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y54         FDRE (Setup_fdre_C_D)       -0.224     9.776    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.478ns (45.658%)  route 0.569ns (54.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.569     1.047    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X35Y54         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.242     9.758    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.771%)  route 0.590ns (55.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.590     1.068    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y53         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)       -0.219     9.781    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.975ns  (logic 0.478ns (49.029%)  route 0.497ns (50.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.497     0.975    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X31Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.266     9.734    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.412%)  route 0.593ns (58.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.593     1.012    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y50         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.222     9.778    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_zynq_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_zynq_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.463%)  route 0.621ns (54.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53                                      0.000     0.000 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.621     1.139    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X37Y52         FDRE                                         r  zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)       -0.093     9.907    zynq_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  8.768    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.705ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.312%)  route 0.601ns (55.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     1.079    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X38Y37         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)       -0.216     9.784    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.647%)  route 0.593ns (55.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.593     1.071    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y35         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.219     9.781    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.086%)  route 0.577ns (57.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.577     0.996    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y34         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)       -0.266     9.734    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.913ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.841ns  (logic 0.419ns (49.828%)  route 0.422ns (50.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.422     0.841    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y35         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)       -0.246     9.754    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  8.913    

Slack (MET) :             8.942ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.786ns  (logic 0.478ns (60.781%)  route 0.308ns (39.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.308     0.786    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X37Y37         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)       -0.272     9.728    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  8.942    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.955ns  (logic 0.518ns (54.238%)  route 0.437ns (45.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.437     0.955    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X39Y37         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)       -0.095     9.905    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             8.986ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.967ns  (logic 0.518ns (53.551%)  route 0.449ns (46.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.449     0.967    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X38Y37         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)       -0.047     9.953    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  8.986    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.787%)  route 0.442ns (49.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.442     0.898    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y35         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)       -0.047     9.953    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.809ns  (logic 0.518ns (64.016%)  route 0.291ns (35.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.291     0.809    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X39Y37         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)       -0.093     9.907    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.292ns  (required time - arrival time)
  Source:                 zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.613ns  (logic 0.456ns (74.394%)  route 0.157ns (25.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34                                      0.000     0.000 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.157     0.613    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X41Y34         FDRE                                         r  zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)       -0.095     9.905    zynq_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  9.292    





