// Seed: 3008002630
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  wire id_5 = id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17;
  always @(id_4) id_11 <= 1;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_1,
      id_19
  );
  assign id_17 = id_17 ? 1 : id_7;
  wire id_20;
endmodule
