{
  "testFile": {
    "id": "generic_counter_syntax_hard",
    "filename": "8_generic_counter_syntax_hard.vhd",
    "category": "syntax",
    "difficulty": "hard"
  },
  "groundTruth": {
    "issues": [
      {
        "id": "variable_in_architecture",
        "description": "Variable declaration in architecture declarative region",
        "lines": [{ "start": 18, "end": 18 }],
        "category": "syntax",
        "severity": "critical",
        "suggestions": ["Move variable declaration inside a process or change to 'signal'"],
        "reasoning": "Variables can only be declared within processes, functions, or procedures. Declaring a variable in the architecture region is a syntax error."
      },
      {
        "id": "type_mismatch_assignment",
        "description": "Type mismatch in assignment: assigning 'unsigned' to 'std_logic_vector'",
        "lines": [{ "start": 31, "end": 31 }],
        "category": "syntax",
        "severity": "critical",
        "suggestions": [
          "Cast the unsigned signal to std_logic_vector: 'counter <= std_logic_vector(counter_up);'"
        ],
        "reasoning": "VHDL is strongly typed. Direct assignment between 'unsigned' and 'std_logic_vector' is not allowed without type conversion."
      }
    ],
    "metadata": {
      "totalIssues": 2,
      "criticalIssues": 2,
      "highIssues": 0,
      "mediumIssues": 0,
      "lowIssues": 0,
      "categories": ["syntax"]
    }
  }
}