$date
	Wed Jun 22 02:13:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module tb $end
$var wire 2 ! s [1:0] $end
$var wire 2 " o [1:0] $end
$var reg 1 # clk $end
$var reg 5 $ temp [4:0] $end
$scope module f $end
$var wire 1 # clk $end
$var wire 5 % temp [4:0] $end
$var reg 2 & next_state [1:0] $end
$var reg 2 ' out [1:0] $end
$var reg 2 ( s [1:0] $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
b10 &
1#
#10
b10 !
b10 (
b10 )
b10 "
b10 '
0#
b100 $
b100 %
#15
1#
#20
0#
b1 $
b1 %
#25
1#
#30
0#
b1001 $
b1001 %
#35
1#
#40
0#
b11 $
b11 %
#45
1#
#50
0#
b1101 $
b1101 %
#55
1#
#60
0#
#65
1#
#70
0#
b101 $
b101 %
#75
1#
#80
0#
b10010 $
b10010 %
#85
1#
#90
0#
b1 $
b1 %
#95
1#
#100
0#
b1101 $
b1101 %
#105
1#
#110
0#
b10101 $
b10101 %
#115
b0 &
1#
#120
b0 "
b0 '
b0 !
b0 (
b0 )
0#
b1011 $
b1011 %
#125
b10 &
1#
#130
b10 !
b10 (
b10 )
b10 "
b10 '
0#
b11100 $
b11100 %
#135
b1 &
1#
#140
b1 "
b1 '
b1 !
b1 (
b1 )
0#
b1111 $
b1111 %
#145
1#
#150
0#
