<div id="pf90" class="pf w0 h0" data-page-no="90"><div class="pc pc90 w0 h0"><img class="bi xf y14eb w2 h108" alt="" src="bg90.png"/><div class="t m0 xf h8 y105 ff3 fs4 fc0 sc0 ls0 ws0">9.3.<span class="_ _1f"> </span>INTERRUPTS<span class="_ _6"> </span>ON<span class="_ _2"> </span>R<span class="_ _12"></span>V32I</div><div class="t m0 xf h8 y57 ff5 fs4 fc0 sc0 ls0 ws0">main<span class="_ _3"> </span>isr<span class="_ _6"> </span><span class="ff3">routine<span class="_ _38"> </span>s<span class="_ _5"></span>tarts on<span class="_ _6"> </span>an<span class="_ _6"> </span>address that<span class="_ _6"> </span>is<span class="_ _6"> </span>a<span class="_ _6"> </span>m<span class="_ _1"></span>ultiple of<span class="_ _6"> </span>four</span></div><div class="t m0 x5c h12 y7a3 ffc fs7 fc0 sc0 ls0 ws0">11</div><div class="t m0 x57 h8 y57 ff3 fs4 fc0 sc0 ls0 ws0">,<span class="_ _38"> </span>the<span class="_ _6"> </span>following co<span class="_ _5"></span>de<span class="_ _6"> </span>sho<span class="_ _1"></span>ws how to<span class="_ _6"> </span>write</div><div class="t m0 xf h8 y86 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _3"> </span>address<span class="_ _3"> </span>of<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff5">main<span class="_ _b"> </span>isr<span class="_ _3"> </span></span>routine<span class="_ _3"> </span>on<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff5">mtvec<span class="_ _3"> </span></span>CSR<span class="_ _3"> </span>and<span class="_ _3"> </span>conﬁgure<span class="_ _3"> </span>it<span class="_ _3"> </span>to<span class="_ _b"> </span>w<span class="_ _27"></span>ork<span class="_ _b"> </span>in<span class="_ _3"> </span>direct<span class="_ _3"> </span>mo<span class="_ _5"></span>de.<span class="_ _4"> </span>Since</div><div class="t m0 xf h8 y87 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _6"> </span><span class="ff5">main<span class="_ _b"> </span>isr<span class="_ _6"> </span></span>starts<span class="_ _2"> </span>on<span class="_ _2"> </span>an<span class="_ _2"> </span>address<span class="_ _6"> </span>that<span class="_ _2"> </span>is<span class="_ _2"> </span>a<span class="_ _6"> </span>multiple<span class="_ _6"> </span>of<span class="_ _2"> </span>four,<span class="_ _2"> </span>the<span class="_ _6"> </span>tw<span class="_ _27"></span>o<span class="_ _2"> </span>least<span class="_ _2"> </span>signiﬁcant<span class="_ _38"> </span>bits<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>address</div><div class="t m0 xf h8 y88 ff3 fs4 fc0 sc0 ls0 ws0">are<span class="_ _6"> </span>zero,<span class="_ _2"> </span>hence,<span class="_ _6"> </span>by<span class="_ _6"> </span>writing<span class="_ _2"> </span>this<span class="_ _6"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span>into the<span class="_ _2"> </span><span class="ff5">mtvec<span class="_ _2"> </span></span>CSR<span class="_ _6"> </span>we<span class="_ _6"> </span>are<span class="_ _6"> </span>conﬁguring<span class="_ _2"> </span>the<span class="_ _6"> </span><span class="ff5">mtvec</span>.<span class="ff5">MODE<span class="_ _2"> </span></span>subﬁeld<span class="_ _6"> </span>to</div><div class="t m0 xf h8 y89 ff3 fs4 fc0 sc0 ls0 ws0">w<span class="_ _1"></span>ork<span class="_ _2"> </span>on<span class="_ _2"> </span>the<span class="_ _6"> </span>direct<span class="_ _2"> </span>m<span class="_ _5"></span>ode.</div><div class="t m0 x116 h9 y7a4 ff22 fs11 fc0 sc0 ls0 ws0">1<span class="_ _2a"> </span><span class="ff5 fs4">la<span class="_ _3f"> </span>t0,<span class="_ _4"> </span>main_isr<span class="_ _16"> </span>#<span class="_ _4"> </span>load<span class="_ _4"> </span>the<span class="_ _4"> </span>main_isr<span class="_ _18"> </span>routine<span class="_ _4"> </span>address<span class="_ _4"> </span>into<span class="_ _4"> </span>t0</span></div><div class="t m0 x116 h9 y7a5 ff22 fs11 fc0 sc0 ls0 ws0">2<span class="_ _2a"> </span><span class="ff5 fs4">csrw<span class="_ _4"> </span>mtvec,<span class="_ _18"> </span>t0<span class="_ _8c"> </span>#<span class="_ _4"> </span>copy<span class="_ _4"> </span>t0<span class="_ _4"> </span>value<span class="_ _18"> </span>into<span class="_ _4"> </span>mtvec<span class="_ _4"> </span>CSR</span></div><div class="t m0 xc h8 y14ec ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _9"></span>o<span class="_ _b"> </span>conﬁgure<span class="_ _b"> </span>the<span class="_ _b"> </span>system<span class="_ _b"> </span>to<span class="_ _b"> </span>work<span class="_ _b"> </span>with<span class="_ _b"> </span>the<span class="_ _b"> </span>vectored<span class="_ _3"> </span>mo<span class="_ _5"></span>de,<span class="_ _34"> </span>the<span class="_ _b"> </span>base<span class="_ _b"> </span>address<span class="_ _34"> </span>of<span class="_ _b"> </span>the<span class="_ _b"> </span>interrupt<span class="_ _3"> </span>vector</div><div class="t m0 xf h8 y14ed ff3 fs4 fc0 sc0 ls0 ws0">table<span class="_ _3"> </span>may<span class="_ _2"> </span>b<span class="_ _5"></span>e<span class="_ _3"> </span>loaded<span class="_ _b"> </span>in<span class="_ _1"></span>to<span class="_ _3"> </span>a<span class="_ _3"> </span>register<span class="_ _3"> </span>and<span class="_ _b"> </span>the<span class="_ _3"> </span>least<span class="_ _3"> </span>signiﬁcant<span class="_ _3"> </span>bit<span class="_ _3"> </span>set<span class="_ _3"> </span>to<span class="_ _3"> </span>one<span class="_ _b"> </span>b<span class="_ _5"></span>efore<span class="_ _3"> </span>writing<span class="_ _3"> </span>the<span class="_ _3"> </span>register’s</div><div class="t m0 xf h8 y14ee ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _27"></span>alue<span class="_ _2"> </span>into<span class="_ _2"> </span>the<span class="_ _3"> </span><span class="ff5">mtvec<span class="_ _3"> </span></span>CSR.<span class="_ _3"> </span>The<span class="_ _2"> </span>following<span class="_ _2"> </span>co<span class="_ _5"></span>de<span class="_ _3"> </span>illustrates<span class="_ _3"> </span>this<span class="_ _2"> </span>pro<span class="_ _5"></span>cess.<span class="_ _4"> </span>In<span class="_ _2"> </span>this<span class="_ _3"> </span>case,<span class="_ _3"> </span>the<span class="_ _3"> </span>base<span class="_ _3"> </span>address<span class="_ _2"> </span>of</div><div class="t m0 xf h8 y14ef ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _3"> </span>interrupt<span class="_ _2"> </span>vector<span class="_ _2"> </span>table,<span class="_ _3"> </span>represented<span class="_ _2"> </span>by<span class="_ _3"> </span>the<span class="_ _3"> </span><span class="ff5">ivt<span class="_ _3"> </span></span>lab<span class="_ _5"></span>el,<span class="_ _3"> </span>is<span class="_ _3"> </span>ﬁrst<span class="_ _3"> </span>loaded<span class="_ _3"> </span>into<span class="_ _2"> </span>register<span class="_ _3"> </span><span class="ff5">t0</span>.<span class="_ _2a"> </span>Then,<span class="_ _3"> </span>its<span class="_ _3"> </span>least</div><div class="t m0 xf h8 y14f0 ff3 fs4 fc0 sc0 ls0 ws0">signiﬁcan<span class="_ _1"></span>t<span class="_ _b"> </span>bit<span class="_ _b"> </span>is<span class="_ _34"> </span>set<span class="_ _b"> </span>by<span class="_ _b"> </span>the<span class="_ _b"> </span><span class="ff5">ori<span class="_ _34"> </span></span>instruction<span class="_ _b"> </span>and<span class="_ _34"> </span>the<span class="_ _b"> </span>ﬁnal<span class="_ _34"> </span>v<span class="_ _27"></span>alue<span class="_ _b"> </span>written<span class="_ _34"> </span>into<span class="_ _3"> </span>the<span class="_ _34"> </span><span class="ff5">mtvec<span class="_ _b"> </span></span>CSR<span class="_ _34"> </span>using<span class="_ _b"> </span>the</div><div class="t m0 xf h8 y14f1 ff5 fs4 fc0 sc0 ls0 ws0">csrw<span class="_ _2"> </span><span class="ff3">instruction.</span></div><div class="t m0 x116 h9 y14f2 ff22 fs11 fc0 sc0 ls0 ws0">1<span class="_ _2a"> </span><span class="ff5 fs4">la<span class="_ _3f"> </span>t0,<span class="_ _4"> </span>ivt<span class="_ _5a"> </span>#<span class="_ _18"> </span>load<span class="_ _4"> </span>the<span class="_ _18"> </span>interrupt<span class="_ _4"> </span>vector<span class="_ _4"> </span>table<span class="_ _4"> </span>address<span class="_ _18"> </span>into<span class="_ _4"> </span>t0</span></div><div class="t m0 x116 h9 y14f3 ff22 fs11 fc0 sc0 ls0 ws0">2<span class="_ _2a"> </span><span class="ff5 fs4">ori<span class="_ _79"> </span>t0,<span class="_ _18"> </span>t0,<span class="_ _4"> </span>0x1<span class="_ _79"> </span>#<span class="_ _18"> </span>set<span class="_ _4"> </span>the<span class="_ _18"> </span>least<span class="_ _4"> </span>significant<span class="_ _4"> </span>bit<span class="_ _4"> </span>(MODE<span class="_ _18"> </span>=<span class="_ _4"> </span>vectored)</span></div><div class="t m0 x116 h9 y14f4 ff22 fs11 fc0 sc0 ls0 ws0">3<span class="_ _2a"> </span><span class="ff5 fs4">csrw<span class="_ _4"> </span>mtvec,<span class="_ _18"> </span>t0<span class="_ _9a"> </span>#<span class="_ _4"> </span>copy<span class="_ _4"> </span>t0<span class="_ _4"> </span>value<span class="_ _18"> </span>into<span class="_ _4"> </span>mtvec<span class="_ _4"> </span>CSR</span></div><div class="t m0 xf h8 y14f5 ff7 fs4 fc0 sc0 ls0 ws0">Setting-up<span class="_ _3"> </span>the<span class="_ _b"> </span>ISR<span class="_ _b"> </span>stac<span class="_ _27"></span>k</div><div class="t m0 xf h8 yc4d ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _9"></span>o<span class="_ _6"> </span>set<span class="_ _2"> </span>the<span class="_ _2"> </span>ISR<span class="_ _2"> </span>stack<span class="_ _6"> </span>up,<span class="_ _2"> </span>the<span class="_ _2"> </span>system<span class="_ _2"> </span>ma<span class="_ _1"></span>y<span class="_ _6"> </span>allo<span class="_ _5"></span>cate<span class="_ _2"> </span>space<span class="_ _2"> </span>on<span class="_ _2"> </span>main<span class="_ _2"> </span>memory<span class="_ _2"> </span>and<span class="_ _2"> </span>set<span class="_ _2"> </span>the<span class="_ _6"> </span><span class="ff5">mscratch<span class="_ _2"> </span></span>register</div><div class="t m0 xf h8 y14f6 ff3 fs4 fc0 sc0 ls0 ws0">so<span class="_ _34"> </span>it<span class="_ _34"> </span>p<span class="_ _5"></span>oints<span class="_ _b"> </span>to<span class="_ _7"> </span>the<span class="_ _34"> </span>top<span class="_ _7"> </span>of<span class="_ _34"> </span>the<span class="_ _34"> </span>ISR<span class="_ _7"> </span>stac<span class="_ _1"></span>k.<span class="_ _1b"> </span>The<span class="_ _7"> </span>following<span class="_ _b"> </span>co<span class="_ _5"></span>de<span class="_ _34"> </span>illustrates<span class="_ _7"> </span>this<span class="_ _34"> </span>pro<span class="_ _5"></span>cess.<span class="_ _0"> </span>First,<span class="_ _7"> </span>the<span class="_ _34"> </span>co<span class="_ _5"></span>de</div><div class="t m0 xf h8 y14f7 ff3 fs4 fc0 sc0 ls0 ws0">allo<span class="_ _5"></span>cates<span class="_ _b"> </span>a<span class="_ _3"> </span>1024<span class="_ _b"> </span>byte<span class="_ _3"> </span>array<span class="_ _3"> </span>on<span class="_ _b"> </span>the<span class="_ _b"> </span><span class="ff5">.bss<span class="_ _b"> </span></span>section<span class="_ _b"> </span>starting<span class="_ _b"> </span>on<span class="_ _b"> </span>an<span class="_ _b"> </span>address<span class="_ _b"> </span>that<span class="_ _3"> </span>is<span class="_ _b"> </span>a<span class="_ _b"> </span>multiple<span class="_ _3"> </span>of<span class="_ _b"> </span>sixteen</div><div class="t m0 xf0 h12 y14f8 ffc fs7 fc0 sc0 ls0 ws0">12</div><div class="t m0 x42 h8 y14f7 ff3 fs4 fc0 sc0 ls0 ws0">.</div><div class="t m0 xf h8 y14f9 ff3 fs4 fc0 sc0 ls0 ws0">Then,<span class="_ _3"> </span>the<span class="_ _3"> </span>initialization<span class="_ _2"> </span>co<span class="_ _5"></span>de,<span class="_ _3"> </span>indicated<span class="_ _3"> </span>by<span class="_ _2"> </span>the<span class="_ _3"> </span><span class="ff5">start<span class="_ _3"> </span></span>lab<span class="_ _5"></span>el,<span class="_ _3"> </span>loads<span class="_ _3"> </span>the<span class="_ _3"> </span>top<span class="_ _3"> </span>of<span class="_ _2"> </span>the<span class="_ _3"> </span>ISR<span class="_ _3"> </span>stack<span class="_ _2"> </span>address<span class="_ _3"> </span>into</div><div class="t m0 xf h8 y14fa ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span><span class="ff5">t0<span class="_ _2"> </span></span>and<span class="_ _6"> </span>copies<span class="_ _2"> </span>its<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span>into<span class="_ _6"> </span>the<span class="_ _2"> </span><span class="ff5">mscratch<span class="_ _2"> </span></span>CSR.</div><div class="t m0 x116 h9 y14fb ff22 fs11 fc0 sc0 ls0 ws0">1<span class="_ _2a"> </span><span class="ff5 fs4">.section<span class="_ _4"> </span>.bss</span></div><div class="t m0 x116 h9 y14fc ff22 fs11 fc0 sc0 ls0 ws0">2<span class="_ _2a"> </span><span class="ff5 fs4">.align<span class="_ _4"> </span>4<span class="_ _89"> </span>#<span class="_ _18"> </span>align<span class="_ _4"> </span>to<span class="_ _4"> </span>a<span class="_ _4"> </span>multiple<span class="_ _18"> </span>of<span class="_ _4"> </span>16</span></div><div class="t m0 x116 h9 y14fd ff22 fs11 fc0 sc0 ls0 ws0">3<span class="_ _2a"> </span><span class="ff5 fs4">isr_stack:</span></div><div class="t m0 x116 h9 y14fe ff22 fs11 fc0 sc0 ls0 ws0">4<span class="_ _2a"> </span><span class="ff5 fs4">.skip<span class="_ _4"> </span>1024</span></div><div class="t m0 x116 h9 y14ff ff22 fs11 fc0 sc0 ls0 ws0">5<span class="_ _2a"> </span><span class="ff5 fs4">isr_stack_end:</span></div><div class="t m0 x116 h39 y1500 ff22 fs11 fc0 sc0 ls0 ws0">6</div><div class="t m0 x116 h9 y1501 ff22 fs11 fc0 sc0 ls0 ws0">7<span class="_ _2a"> </span><span class="ff5 fs4">.section<span class="_ _4"> </span>.text</span></div><div class="t m0 x116 h9 y1502 ff22 fs11 fc0 sc0 ls0 ws0">8<span class="_ _2a"> </span><span class="ff5 fs4">.align<span class="_ _4"> </span>2</span></div><div class="t m0 x116 h9 y1503 ff22 fs11 fc0 sc0 ls0 ws0">9<span class="_ _2a"> </span><span class="ff5 fs4">start:</span></div><div class="t m0 x126 h9 y1504 ff22 fs11 fc0 sc0 ls0 ws0">10<span class="_ _2a"> </span><span class="ff5 fs4">la<span class="_ _3f"> </span>t0,<span class="_ _4"> </span>isr_stack_end</span></div><div class="t m0 x126 h9 y1505 ff22 fs11 fc0 sc0 ls0 ws0">11<span class="_ _2a"> </span><span class="ff5 fs4">csrw<span class="_ _4"> </span>mscratch,<span class="_ _18"> </span>t0</span></div><div class="t m0 xf h8 y1506 ff7 fs4 fc0 sc0 ls0 ws0">Enabling<span class="_ _3"> </span>interrupts</div><div class="t m0 xf h8 y1507 ff3 fs4 fc0 sc0 ls0 ws0">Once<span class="_ _a"> </span>p<span class="_ _5"></span>eripherals that<span class="_ _35"> </span>generate in<span class="_ _27"></span>terrupt signals<span class="_ _35"> </span>are properly<span class="_ _a"> </span>conﬁgured, and<span class="_ _a"> </span>the in<span class="_ _27"></span>terrupt<span class="_ _a"> </span>service routine</div><div class="t m0 xf h8 y1508 ff3 fs4 fc0 sc0 ls0 ws0">and the<span class="_ _a"> </span>ISR stac<span class="_ _27"></span>k are set, the<span class="_ _a"> </span>initialization co<span class="_ _5"></span>de m<span class="_ _27"></span>ust enable the<span class="_ _a"> </span><span class="ff5">mie</span>.<span class="ff5">MEIE<span class="_ _8b"> </span></span>and the <span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _a"> </span></span>subﬁelds</div><div class="t m0 xf h8 y1509 ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _7"> </span>allow<span class="_ _34"> </span>the<span class="_ _7"> </span>CPU<span class="_ _7"> </span>to<span class="_ _24"> </span>handle<span class="_ _7"> </span>external<span class="_ _7"> </span>interrupts.<span class="_ _1f"> </span>The<span class="_ _7"> </span>following<span class="_ _34"> </span>co<span class="_ _5"></span>de<span class="_ _7"> </span>shows<span class="_ _34"> </span>how<span class="_ _7"> </span>this<span class="_ _7"> </span>pro<span class="_ _5"></span>cess<span class="_ _7"> </span>can<span class="_ _7"> </span>b<span class="_ _5"></span>e</div><div class="t m0 xf h8 y150a ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _5"></span>erformed.</div><div class="t m0 x3f h1e y150b fff fsd fc0 sc0 ls0 ws0">11</div><div class="t m0 xc h1f y150c ff10 fse fc0 sc0 ls0 ws0">This<span class="_ _3"> </span>is<span class="_ _3"> </span>usually<span class="_ _3"> </span>the<span class="_ _3"> </span>case<span class="_ _3"> </span>when<span class="_ _3"> </span>programming<span class="_ _3"> </span>for<span class="_ _2"> </span>the<span class="_ _3"> </span>R<span class="_ _9"></span>V32I<span class="_ _3"> </span>ISA,<span class="_ _3"> </span>since<span class="_ _3"> </span>the<span class="_ _3"> </span>architecture<span class="_ _2"> </span>manual<span class="_ _2"> </span>sp<span class="_ _5"></span>eciﬁes<span class="_ _3"> </span>that<span class="_ _3"> </span>R<span class="_ _9"></span>V32I</div><div class="t m0 xf h1f y150d ff10 fse fc0 sc0 ls0 ws0">instructions<span class="_ _38"> </span>must b<span class="_ _5"></span>e<span class="_ _38"> </span>stored<span class="_ _38"> </span>on<span class="_ _38"> </span>addresses<span class="_ _38"> </span>that<span class="_ _6"> </span>are<span class="_ _38"> </span>multiples<span class="_ _8b"> </span>of<span class="_ _38"> </span>four.</div><div class="t m0 x3f h1e y150e fff fsd fc0 sc0 ls0 ws0">12</div><div class="t m0 xc h1f y150f ff10 fse fc0 sc0 ls0 ws0">The<span class="_ _38"> </span>ilp32<span class="_ _38"> </span>ABI<span class="_ _38"> </span>sp<span class="_ _5"></span>eciﬁes<span class="_ _8b"> </span>that<span class="_ _6"> </span>the<span class="_ _38"> </span>stack<span class="_ _8b"> </span>p<span class="_ _5"></span>ointer must<span class="_ _38"> </span>alwa<span class="_ _27"></span>ys<span class="_ _38"> </span>contain<span class="_ _8b"> </span>an<span class="_ _38"> </span>address<span class="_ _38"> </span>that<span class="_ _38"> </span>is<span class="_ _38"> </span>a<span class="_ _38"> </span>multiple<span class="_ _8b"> </span>of<span class="_ _38"> </span>16.</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y13b ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y13c ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>Septem<span class="_ _1"></span>b<span class="_ _5"></span>er<span class="_ _6"> </span>17,<span class="_ _2"> </span>2025)</div><div class="t m0 x9c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">131</div><a class="l" href="#pf90" data-dest-detail='[144,"XYZ",87.243,148.31,null]'><div class="d m1" style="border-style:none;position:absolute;left:344.131000px;bottom:720.132000px;width:10.433000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:293.586000px;bottom:708.177000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:442.312000px;bottom:696.221000px;width:18.099000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.071000px;bottom:684.266000px;width:22.056000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:337.891000px;bottom:589.718000px;width:14.169000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:164.458000px;bottom:577.763000px;width:22.056000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:119.101000px;bottom:553.853000px;width:14.169000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:457.550000px;bottom:553.853000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,436.999,null]'><div class="d m1" style="border-style:none;position:absolute;left:118.302000px;bottom:436.938000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:329.579000px;bottom:436.938000px;width:62.047000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,436.999,null]'><div class="d m1" style="border-style:none;position:absolute;left:206.212000px;bottom:424.983000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf90" data-dest-detail='[144,"XYZ",87.243,129.341,null]'><div class="d m1" style="border-style:none;position:absolute;left:511.071000px;bottom:413.027000px;width:10.433000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,436.999,null]'><div class="d m1" style="border-style:none;position:absolute;left:423.796000px;bottom:401.072000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:272.858000px;bottom:389.117000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.103,null]'><div class="d m1" style="border-style:none;position:absolute;left:418.189000px;bottom:189.346000px;width:106.083000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,436.999,null]'><div class="d m1" style="border-style:none;position:absolute;left:106.090000px;bottom:177.391000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:129.561000px;bottom:165.435000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:311.230000px;bottom:136.299000px;width:16.090000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,598.394,null]'><div class="d m1" style="border-style:none;position:absolute;left:124.354000px;bottom:116.041000px;width:17.380000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
