

================================================================
== Vivado HLS Report for 'aes128_sub_bytes_hw'
================================================================
* Date:           Tue Apr 10 18:51:50 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.576|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    343|
|Register         |        -|      -|     112|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     112|    343|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |sbox_hw_U  |aes128_expand_keybkb  |        1|  0|   0|   256|    8|     1|         2048|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        1|  0|   0|   256|    8|     1|         2048|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  85|         17|    1|         17|
    |sbox_hw_address0  |  44|          9|    8|         72|
    |sbox_hw_address1  |  44|          9|    8|         72|
    |state_address0    |  85|         17|    4|         68|
    |state_address1    |  85|         17|    4|         68|
    +------------------+----+-----------+-----+-----------+
    |Total             | 343|         69|   25|        297|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  16|   0|   16|          0|
    |reg_328                |   8|   0|    8|          0|
    |reg_332                |   8|   0|    8|          0|
    |reg_336                |   8|   0|    8|          0|
    |reg_340                |   8|   0|    8|          0|
    |state_load_10_reg_506  |   8|   0|    8|          0|
    |state_load_11_reg_511  |   8|   0|    8|          0|
    |state_load_4_reg_446   |   8|   0|    8|          0|
    |state_load_5_reg_451   |   8|   0|    8|          0|
    |state_load_6_reg_466   |   8|   0|    8|          0|
    |state_load_7_reg_471   |   8|   0|    8|          0|
    |state_load_8_reg_486   |   8|   0|    8|          0|
    |state_load_9_reg_491   |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 112|   0|  112|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | aes128_sub_bytes_hw | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | aes128_sub_bytes_hw | return value |
|ap_start        |  in |    1| ap_ctrl_hs | aes128_sub_bytes_hw | return value |
|ap_done         | out |    1| ap_ctrl_hs | aes128_sub_bytes_hw | return value |
|ap_idle         | out |    1| ap_ctrl_hs | aes128_sub_bytes_hw | return value |
|ap_ready        | out |    1| ap_ctrl_hs | aes128_sub_bytes_hw | return value |
|state_address0  | out |    4|  ap_memory |        state        |     array    |
|state_ce0       | out |    1|  ap_memory |        state        |     array    |
|state_we0       | out |    1|  ap_memory |        state        |     array    |
|state_d0        | out |    8|  ap_memory |        state        |     array    |
|state_q0        |  in |    8|  ap_memory |        state        |     array    |
|state_address1  | out |    4|  ap_memory |        state        |     array    |
|state_ce1       | out |    1|  ap_memory |        state        |     array    |
|state_we1       | out |    1|  ap_memory |        state        |     array    |
|state_d1        | out |    8|  ap_memory |        state        |     array    |
|state_q1        |  in |    8|  ap_memory |        state        |     array    |
+----------------+-----+-----+------------+---------------------+--------------+

