Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr 23 15:19:35 2024
| Host         : T501A-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    96          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 96 register/latch pins with no clock driven by root clock pin: clkdiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.782        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.782        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 divider.q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.021ns (24.141%)  route 3.208ns (75.859%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  divider.q_reg[30]/Q
                         net (fo=2, routed)           0.640     6.208    divider.q_reg_n_0_[30]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.295     6.503 r  divider.q[31]_i_9/O
                         net (fo=1, routed)           0.427     6.930    divider.q[31]_i_9_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.054 r  divider.q[31]_i_4/O
                         net (fo=32, routed)          2.142     9.196    divider.q[31]_i_4_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  divider.q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.320    q[1]
    SLICE_X12Y36         FDCE                                         r  divider.q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  divider.q_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.077    15.102    divider.q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 divider.q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.021ns (25.350%)  route 3.007ns (74.650%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  divider.q_reg[30]/Q
                         net (fo=2, routed)           0.640     6.208    divider.q_reg_n_0_[30]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.295     6.503 r  divider.q[31]_i_9/O
                         net (fo=1, routed)           0.427     6.930    divider.q[31]_i_9_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.054 r  divider.q[31]_i_4/O
                         net (fo=32, routed)          1.940     8.994    divider.q[31]_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.118 r  divider.q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.118    q[3]
    SLICE_X14Y36         FDCE                                         r  divider.q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  divider.q_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X14Y36         FDCE (Setup_fdce_C_D)        0.077    15.102    divider.q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 divider.q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.021ns (26.081%)  route 2.894ns (73.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  divider.q_reg[30]/Q
                         net (fo=2, routed)           0.640     6.208    divider.q_reg_n_0_[30]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.295     6.503 r  divider.q[31]_i_9/O
                         net (fo=1, routed)           0.427     6.930    divider.q[31]_i_9_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.054 r  divider.q[31]_i_4/O
                         net (fo=32, routed)          1.827     8.881    divider.q[31]_i_4_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.005 r  divider.q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.005    q[5]
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[5]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.077    15.103    divider.q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 divider.q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 2.421ns (61.162%)  route 1.537ns (38.838%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  divider.q_reg[6]/Q
                         net (fo=2, routed)           0.730     6.335    divider.q_reg_n_0_[6]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  divider.q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.009    divider.q_reg[8]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  divider.q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.123    divider.q_reg[12]_i_2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  divider.q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    divider.q_reg[16]_i_2_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  divider.q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    divider.q_reg[20]_i_2_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  divider.q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.465    divider.q_reg[24]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  divider.q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.579    divider.q_reg[28]_i_2_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 r  divider.q_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.807     8.720    data0[30]
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.325     9.045 r  divider.q[30]_i_1/O
                         net (fo=1, routed)           0.000     9.045    q[30]
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.118    15.148    divider.q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 divider.q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.021ns (26.148%)  route 2.884ns (73.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  divider.q_reg[30]/Q
                         net (fo=2, routed)           0.640     6.208    divider.q_reg_n_0_[30]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.295     6.503 r  divider.q[31]_i_9/O
                         net (fo=1, routed)           0.427     6.930    divider.q[31]_i_9_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.054 r  divider.q[31]_i_4/O
                         net (fo=32, routed)          1.817     8.871    divider.q[31]_i_4_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I2_O)        0.124     8.995 r  divider.q[9]_i_1/O
                         net (fo=1, routed)           0.000     8.995    q[9]
    SLICE_X12Y38         FDCE                                         r  divider.q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  divider.q_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDCE (Setup_fdce_C_D)        0.079    15.106    divider.q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 divider.q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.021ns (26.148%)  route 2.884ns (73.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  divider.q_reg[30]/Q
                         net (fo=2, routed)           0.640     6.208    divider.q_reg_n_0_[30]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.295     6.503 r  divider.q[31]_i_9/O
                         net (fo=1, routed)           0.427     6.930    divider.q[31]_i_9_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.054 r  divider.q[31]_i_4/O
                         net (fo=32, routed)          1.817     8.871    divider.q[31]_i_4_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.995 r  divider.q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.995    q[6]
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.081    15.107    divider.q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 divider.q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.283ns (58.901%)  route 1.593ns (41.099%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  divider.q_reg[6]/Q
                         net (fo=2, routed)           0.730     6.335    divider.q_reg_n_0_[6]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  divider.q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.009    divider.q_reg[8]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  divider.q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.123    divider.q_reg[12]_i_2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  divider.q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    divider.q_reg[16]_i_2_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  divider.q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    divider.q_reg[20]_i_2_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  divider.q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.465    divider.q_reg[24]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  divider.q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.579    divider.q_reg[28]_i_2_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.801 r  divider.q_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.863     8.663    data0[29]
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.299     8.962 r  divider.q[29]_i_1/O
                         net (fo=1, routed)           0.000     8.962    q[29]
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[29]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.081    15.111    divider.q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 divider.q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.267ns (58.733%)  route 1.593ns (41.267%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  divider.q_reg[6]/Q
                         net (fo=2, routed)           0.730     6.335    divider.q_reg_n_0_[6]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  divider.q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.009    divider.q_reg[8]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  divider.q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.123    divider.q_reg[12]_i_2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  divider.q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    divider.q_reg[16]_i_2_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  divider.q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    divider.q_reg[20]_i_2_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  divider.q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.465    divider.q_reg[24]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.778 r  divider.q_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.862     8.640    data0[28]
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.306     8.946 r  divider.q[28]_i_1/O
                         net (fo=1, routed)           0.000     8.946    q[28]
    SLICE_X12Y42         FDCE                                         r  divider.q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  divider.q_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)        0.079    15.108    divider.q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 divider.q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.890ns (23.174%)  route 2.951ns (76.826%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  divider.q_reg[5]/Q
                         net (fo=2, routed)           0.819     6.423    divider.q_reg_n_0_[5]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  divider.q[31]_i_8/O
                         net (fo=1, routed)           0.427     6.975    divider.q[31]_i_8_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.099 f  divider.q[31]_i_3/O
                         net (fo=32, routed)          1.704     8.803    divider.q[31]_i_3_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.927 r  clkdiv_i_1/O
                         net (fo=1, routed)           0.000     8.927    clkdiv
    SLICE_X12Y43         FDCE                                         r  clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  clkdiv_reg/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.077    15.107    clkdiv_reg
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 divider.q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 2.303ns (60.084%)  route 1.530ns (39.916%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  divider.q_reg[6]/Q
                         net (fo=2, routed)           0.730     6.335    divider.q_reg_n_0_[6]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  divider.q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.009    divider.q_reg[8]_i_2_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  divider.q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.123    divider.q_reg[12]_i_2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  divider.q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    divider.q_reg[16]_i_2_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  divider.q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    divider.q_reg[20]_i_2_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  divider.q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.465    divider.q_reg[24]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  divider.q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.579    divider.q_reg[28]_i_2_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.818 r  divider.q_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.800     8.617    data0[31]
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.302     8.919 r  divider.q[31]_i_1/O
                         net (fo=1, routed)           0.000     8.919    q[31]
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[31]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079    15.109    divider.q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 divider.q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  divider.q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  divider.q_reg[0]/Q
                         net (fo=3, routed)           0.233     1.842    divider.q_reg_n_0_[0]
    SLICE_X14Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  divider.q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    q[0]
    SLICE_X14Y36         FDCE                                         r  divider.q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  divider.q_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.121     1.566    divider.q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 divider.q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.254ns (45.653%)  route 0.302ns (54.347%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X14Y42         FDCE                                         r  divider.q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  divider.q_reg[25]/Q
                         net (fo=2, routed)           0.167     1.779    divider.q_reg_n_0_[25]
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  divider.q[31]_i_4/O
                         net (fo=32, routed)          0.135     1.959    divider.q[31]_i_4_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.004 r  divider.q[28]_i_1/O
                         net (fo=1, routed)           0.000     2.004    q[28]
    SLICE_X12Y42         FDCE                                         r  divider.q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  divider.q_reg[28]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y42         FDCE (Hold_fdce_C_D)         0.121     1.585    divider.q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 divider.q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.254ns (45.265%)  route 0.307ns (54.735%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  divider.q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  divider.q_reg[2]/Q
                         net (fo=2, routed)           0.178     1.787    divider.q_reg_n_0_[2]
    SLICE_X12Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  divider.q[31]_i_3/O
                         net (fo=32, routed)          0.129     1.961    divider.q[31]_i_3_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.045     2.006 r  divider.q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.006    q[6]
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  divider.q_reg[6]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.121     1.582    divider.q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 divider.q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.254ns (46.241%)  route 0.295ns (53.759%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  divider.q_reg[17]/Q
                         net (fo=2, routed)           0.124     1.736    divider.q_reg_n_0_[17]
    SLICE_X12Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  divider.q[31]_i_5/O
                         net (fo=32, routed)          0.171     1.952    divider.q[31]_i_5_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.997 r  divider.q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.997    q[20]
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[20]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.121     1.569    divider.q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 divider.q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.254ns (44.545%)  route 0.316ns (55.455%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  divider.q_reg[17]/Q
                         net (fo=2, routed)           0.124     1.736    divider.q_reg_n_0_[17]
    SLICE_X12Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  divider.q[31]_i_5/O
                         net (fo=32, routed)          0.192     1.973    divider.q[31]_i_5_n_0
    SLICE_X14Y40         LUT5 (Prop_lut5_I3_O)        0.045     2.018 r  divider.q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.018    q[18]
    SLICE_X14Y40         FDCE                                         r  divider.q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  divider.q_reg[18]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.120     1.584    divider.q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 divider.q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.422ns (71.631%)  route 0.167ns (28.369%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  divider.q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  divider.q_reg[9]/Q
                         net (fo=2, routed)           0.062     1.673    divider.q_reg_n_0_[9]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.824 r  divider.q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.105     1.929    data0[10]
    SLICE_X14Y38         LUT5 (Prop_lut5_I4_O)        0.107     2.036 r  divider.q[10]_i_1/O
                         net (fo=1, routed)           0.000     2.036    q[10]
    SLICE_X14Y38         FDCE                                         r  divider.q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  divider.q_reg[10]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.120     1.583    divider.q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 divider.q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.254ns (43.999%)  route 0.323ns (56.001%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X14Y42         FDCE                                         r  divider.q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  divider.q_reg[25]/Q
                         net (fo=2, routed)           0.167     1.779    divider.q_reg_n_0_[25]
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  divider.q[31]_i_4/O
                         net (fo=32, routed)          0.156     1.980    divider.q[31]_i_4_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.025 r  divider.q[25]_i_1/O
                         net (fo=1, routed)           0.000     2.025    q[25]
    SLICE_X14Y42         FDCE                                         r  divider.q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X14Y42         FDCE                                         r  divider.q_reg[25]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y42         FDCE (Hold_fdce_C_D)         0.120     1.568    divider.q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 divider.q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.254ns (41.972%)  route 0.351ns (58.028%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  divider.q_reg[17]/Q
                         net (fo=2, routed)           0.124     1.736    divider.q_reg_n_0_[17]
    SLICE_X12Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  divider.q[31]_i_5/O
                         net (fo=32, routed)          0.227     2.008    divider.q[31]_i_5_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.053 r  divider.q[22]_i_1/O
                         net (fo=1, routed)           0.000     2.053    q[22]
    SLICE_X12Y41         FDCE                                         r  divider.q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  divider.q_reg[22]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y41         FDCE (Hold_fdce_C_D)         0.121     1.585    divider.q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 divider.q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.882%)  route 0.367ns (59.118%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  divider.q_reg[17]/Q
                         net (fo=2, routed)           0.124     1.736    divider.q_reg_n_0_[17]
    SLICE_X12Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  divider.q[31]_i_5/O
                         net (fo=32, routed)          0.243     2.024    divider.q[31]_i_5_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I3_O)        0.045     2.069 r  divider.q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.069    q[15]
    SLICE_X12Y39         FDCE                                         r  divider.q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  divider.q_reg[15]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.121     1.584    divider.q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 divider.q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider.q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  divider.q_reg[19]/Q
                         net (fo=2, routed)           0.060     1.672    divider.q_reg_n_0_[19]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.783 r  divider.q_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.949    data0[19]
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.108     2.057 r  divider.q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.057    q[19]
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[19]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.121     1.569    divider.q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y43   clkdiv_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   divider.q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   divider.q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   divider.q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   divider.q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   divider.q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   divider.q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   divider.q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y39   divider.q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   clkdiv_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   clkdiv_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divider.q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divider.q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   divider.q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   divider.q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   clkdiv_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   clkdiv_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divider.q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divider.q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   divider.q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   divider.q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   divider.q_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.080ns  (logic 5.330ns (37.859%)  route 8.749ns (62.141%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.039     3.490    Ri_IBUF
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     3.614 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           1.127     4.742    led11_out
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     4.866 r  led_OBUF[14]_inst_i_4/O
                         net (fo=4, routed)           0.981     5.847    led_OBUF[14]_inst_i_4_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.602    10.573    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.080 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.080    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.868ns  (logic 5.339ns (38.496%)  route 8.529ns (61.504%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.039     3.490    Ri_IBUF
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     3.614 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           1.127     4.742    led11_out
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     4.866 r  led_OBUF[14]_inst_i_4/O
                         net (fo=4, routed)           1.159     6.025    led_OBUF[14]_inst_i_4_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.149 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.203    10.352    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.868 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.868    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.854ns  (logic 5.345ns (38.577%)  route 8.510ns (61.423%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.039     3.490    Ri_IBUF
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     3.614 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.987     4.601    led11_out
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.448     5.173    led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.297 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.036    10.333    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.854 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.854    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.798ns  (logic 5.341ns (38.709%)  route 8.457ns (61.291%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.039     3.490    Ri_IBUF
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     3.614 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.987     4.601    led11_out
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.667     5.392    led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     5.516 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.764    10.280    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.798 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.798    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.454ns  (logic 5.565ns (44.686%)  route 6.889ns (55.314%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.283     3.734    Ri_IBUF
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.152     3.886 r  led_OBUF[14]_inst_i_6/O
                         net (fo=4, routed)           0.859     4.746    led_OBUF[14]_inst_i_6_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.332     5.078 r  led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.031     6.109    led_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.233 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.715     8.948    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.454 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.454    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 5.349ns (43.069%)  route 7.070ns (56.931%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.039     3.490    Ri_IBUF
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     3.614 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.751     4.366    led11_out
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.490 r  led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.788     5.278    led_OBUF[10]_inst_i_2_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.491     8.893    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.419 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.419    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.199ns  (logic 5.331ns (43.702%)  route 6.868ns (56.298%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.039     3.490    Ri_IBUF
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     3.614 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           0.989     4.604    led11_out
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.728 r  led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.791     5.519    led_OBUF[9]_inst_i_2_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.643 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.048     8.691    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.199 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.199    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.130ns  (logic 5.327ns (43.915%)  route 6.803ns (56.085%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.039     3.490    Ri_IBUF
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     3.614 r  led_OBUF[15]_inst_i_6/O
                         net (fo=6, routed)           1.127     4.742    led11_out
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     4.866 r  led_OBUF[14]_inst_i_4/O
                         net (fo=4, routed)           0.659     5.525    led_OBUF[14]_inst_i_4_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.124     5.649 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.977     8.626    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.130 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.130    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.095ns  (logic 5.574ns (46.080%)  route 6.522ns (53.920%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.283     3.734    Ri_IBUF
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.152     3.886 r  led_OBUF[14]_inst_i_6/O
                         net (fo=4, routed)           0.858     4.744    led_OBUF[14]_inst_i_6_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.332     5.076 r  led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.666     5.742    led_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     5.866 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.715     8.581    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.095 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.095    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ri
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 5.560ns (46.617%)  route 6.367ns (53.383%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Ri (IN)
                         net (fo=0)                   0.000     0.000    Ri
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  Ri_IBUF_inst/O
                         net (fo=10, routed)          2.283     3.734    Ri_IBUF
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.152     3.886 r  led_OBUF[14]_inst_i_6/O
                         net (fo=4, routed)           0.968     4.854    led_OBUF[14]_inst_i_6_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I2_O)        0.332     5.186 r  led_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           1.173     6.360    led_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.124     6.484 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.943     8.426    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.927 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.927    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter3.cntA_local_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntA_local_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.595%)  route 0.168ns (47.405%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE                         0.000     0.000 r  counter3.cntA_local_reg[0]/C
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter3.cntA_local_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    cntA[0]
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  counter3.cntA_local[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    counter3.cntA_local[0]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  counter3.cntA_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2.cntL_local_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter2.cntL_local_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE                         0.000     0.000 r  counter2.cntL_local_reg[0]/C
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter2.cntL_local_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    cntL[0]
    SLICE_X7Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  counter2.cntL_local[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    counter2.cntL_local[0]_i_1_n_0
    SLICE_X7Y28          FDCE                                         r  counter2.cntL_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1.cntR_local_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter1.cntR_local_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  counter1.cntR_local_reg[0]/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter1.cntR_local_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    cntR[0]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  counter1.cntR_local[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    counter1.cntR_local[0]_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  counter1.cntR_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3.cntA_local_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter3.cntA_local_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.254ns (47.294%)  route 0.283ns (52.706%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE                         0.000     0.000 r  counter3.cntA_local_reg[26]/C
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter3.cntA_local_reg[26]/Q
                         net (fo=3, routed)           0.191     0.355    cntA[26]
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045     0.400 r  counter3.cntA_local[31]_i_2/O
                         net (fo=32, routed)          0.092     0.492    counter3.cntA_local[31]_i_2_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.045     0.537 r  counter3.cntA_local[13]_i_1/O
                         net (fo=1, routed)           0.000     0.537    counter3.cntA_local[13]_i_1_n_0
    SLICE_X2Y34          FDCE                                         r  counter3.cntA_local_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2.cntL_local_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter2.cntL_local_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.271ns (48.170%)  route 0.292ns (51.830%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE                         0.000     0.000 r  counter2.cntL_local_reg[9]/C
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter2.cntL_local_reg[9]/Q
                         net (fo=4, routed)           0.118     0.246    cntL[9]
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.098     0.344 r  counter2.cntL_local[31]_i_2/O
                         net (fo=32, routed)          0.174     0.518    counter2.cntL_local[31]_i_2_n_0
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.045     0.563 r  counter2.cntL_local[8]_i_1/O
                         net (fo=1, routed)           0.000     0.563    counter2.cntL_local[8]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  counter2.cntL_local_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2.cntL_local_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter2.cntL_local_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.275ns (48.536%)  route 0.292ns (51.464%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE                         0.000     0.000 r  counter2.cntL_local_reg[9]/C
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter2.cntL_local_reg[9]/Q
                         net (fo=4, routed)           0.118     0.246    cntL[9]
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.098     0.344 r  counter2.cntL_local[31]_i_2/O
                         net (fo=32, routed)          0.174     0.518    counter2.cntL_local[31]_i_2_n_0
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.049     0.567 r  counter2.cntL_local[9]_i_1/O
                         net (fo=1, routed)           0.000     0.567    counter2.cntL_local[9]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  counter2.cntL_local_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1.cntR_local_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter1.cntR_local_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.272ns (47.760%)  route 0.298ns (52.240%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE                         0.000     0.000 r  counter1.cntR_local_reg[9]/C
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter1.cntR_local_reg[9]/Q
                         net (fo=3, routed)           0.151     0.279    cntR[9]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.099     0.378 r  counter1.cntR_local[31]_i_2/O
                         net (fo=32, routed)          0.147     0.525    counter1.cntR_local[31]_i_2_n_0
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.045     0.570 r  counter1.cntR_local[10]_i_1/O
                         net (fo=1, routed)           0.000     0.570    counter1.cntR_local[10]_i_1_n_0
    SLICE_X7Y34          FDCE                                         r  counter1.cntR_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1.cntR_local_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter1.cntR_local_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.273ns (47.851%)  route 0.298ns (52.149%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE                         0.000     0.000 r  counter1.cntR_local_reg[9]/C
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter1.cntR_local_reg[9]/Q
                         net (fo=3, routed)           0.151     0.279    cntR[9]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.099     0.378 r  counter1.cntR_local[31]_i_2/O
                         net (fo=32, routed)          0.147     0.525    counter1.cntR_local[31]_i_2_n_0
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.046     0.571 r  counter1.cntR_local[11]_i_1/O
                         net (fo=1, routed)           0.000     0.571    counter1.cntR_local[11]_i_1_n_0
    SLICE_X7Y34          FDCE                                         r  counter1.cntR_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2.cntL_local_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter2.cntL_local_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.271ns (47.414%)  route 0.301ns (52.586%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE                         0.000     0.000 r  counter2.cntL_local_reg[9]/C
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter2.cntL_local_reg[9]/Q
                         net (fo=4, routed)           0.118     0.246    cntL[9]
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.098     0.344 r  counter2.cntL_local[31]_i_2/O
                         net (fo=32, routed)          0.183     0.527    counter2.cntL_local[31]_i_2_n_0
    SLICE_X7Y30          LUT2 (Prop_lut2_I0_O)        0.045     0.572 r  counter2.cntL_local[10]_i_1/O
                         net (fo=1, routed)           0.000     0.572    counter2.cntL_local[10]_i_1_n_0
    SLICE_X7Y30          FDCE                                         r  counter2.cntL_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2.cntL_local_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter2.cntL_local_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.272ns (47.506%)  route 0.301ns (52.494%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE                         0.000     0.000 r  counter2.cntL_local_reg[9]/C
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter2.cntL_local_reg[9]/Q
                         net (fo=4, routed)           0.118     0.246    cntL[9]
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.098     0.344 r  counter2.cntL_local[31]_i_2/O
                         net (fo=32, routed)          0.183     0.527    counter2.cntL_local[31]_i_2_n_0
    SLICE_X7Y30          LUT2 (Prop_lut2_I0_O)        0.046     0.573 r  counter2.cntL_local[11]_i_1/O
                         net (fo=1, routed)           0.000     0.573    counter2.cntL_local[11]_i_1_n_0
    SLICE_X7Y30          FDCE                                         r  counter2.cntL_local_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            clkdiv_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.454ns (22.024%)  route 5.147ns (77.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         5.147     6.601    R_IBUF
    SLICE_X12Y43         FDCE                                         f  clkdiv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  clkdiv_reg/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.454ns (22.024%)  route 5.147ns (77.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         5.147     6.601    R_IBUF
    SLICE_X12Y43         FDCE                                         f  divider.q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[29]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.454ns (22.024%)  route 5.147ns (77.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         5.147     6.601    R_IBUF
    SLICE_X12Y43         FDCE                                         f  divider.q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[30]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.454ns (22.024%)  route 5.147ns (77.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         5.147     6.601    R_IBUF
    SLICE_X12Y43         FDCE                                         f  divider.q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X12Y43         FDCE                                         r  divider.q_reg[31]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.453ns  (logic 1.454ns (22.530%)  route 4.999ns (77.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         4.999     6.453    R_IBUF
    SLICE_X12Y42         FDCE                                         f  divider.q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  divider.q_reg[26]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.453ns  (logic 1.454ns (22.530%)  route 4.999ns (77.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         4.999     6.453    R_IBUF
    SLICE_X12Y42         FDCE                                         f  divider.q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  divider.q_reg[27]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.453ns  (logic 1.454ns (22.530%)  route 4.999ns (77.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         4.999     6.453    R_IBUF
    SLICE_X12Y42         FDCE                                         f  divider.q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  divider.q_reg[28]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.454ns (22.964%)  route 4.877ns (77.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         4.877     6.331    R_IBUF
    SLICE_X14Y42         FDCE                                         f  divider.q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X14Y42         FDCE                                         r  divider.q_reg[25]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.454ns (23.096%)  route 4.841ns (76.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         4.841     6.294    R_IBUF
    SLICE_X12Y41         FDCE                                         f  divider.q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  divider.q_reg[21]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.454ns (23.096%)  route 4.841ns (76.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=129, routed)         4.841     6.294    R_IBUF
    SLICE_X12Y41         FDCE                                         f  divider.q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X12Y41         FDCE                                         r  divider.q_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.149ns  (logic 0.222ns (10.326%)  route 1.927ns (89.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.927     2.149    R_IBUF
    SLICE_X12Y39         FDCE                                         f  divider.q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  divider.q_reg[13]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.149ns  (logic 0.222ns (10.326%)  route 1.927ns (89.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.927     2.149    R_IBUF
    SLICE_X12Y39         FDCE                                         f  divider.q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  divider.q_reg[14]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.149ns  (logic 0.222ns (10.326%)  route 1.927ns (89.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.927     2.149    R_IBUF
    SLICE_X12Y39         FDCE                                         f  divider.q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  divider.q_reg[15]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.222ns (10.177%)  route 1.958ns (89.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.958     2.180    R_IBUF
    SLICE_X14Y38         FDCE                                         f  divider.q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  divider.q_reg[10]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.191ns  (logic 0.222ns (10.127%)  route 1.969ns (89.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.969     2.191    R_IBUF
    SLICE_X12Y38         FDCE                                         f  divider.q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  divider.q_reg[11]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.191ns  (logic 0.222ns (10.127%)  route 1.969ns (89.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.969     2.191    R_IBUF
    SLICE_X12Y38         FDCE                                         f  divider.q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  divider.q_reg[12]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.191ns  (logic 0.222ns (10.127%)  route 1.969ns (89.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.969     2.191    R_IBUF
    SLICE_X12Y38         FDCE                                         f  divider.q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  divider.q_reg[9]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.222ns (10.075%)  route 1.980ns (89.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.980     2.202    R_IBUF
    SLICE_X12Y40         FDCE                                         f  divider.q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[17]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.222ns (10.075%)  route 1.980ns (89.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.980     2.202    R_IBUF
    SLICE_X12Y40         FDCE                                         f  divider.q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[19]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            divider.q_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.222ns (10.075%)  route 1.980ns (89.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  R_IBUF_inst/O
                         net (fo=129, routed)         1.980     2.202    R_IBUF
    SLICE_X12Y40         FDCE                                         f  divider.q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  divider.q_reg[20]/C





