set_global_assignment -entity "UART" -library "UART" -name IP_TOOL_NAME "Qsys"
set_global_assignment -entity "UART" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -library "UART" -name SOPCINFO_FILE [file join $::quartus(qip_path) "../UART.sopcinfo"]
set_global_assignment -entity "UART" -library "UART" -name SLD_INFO "QSYS_NAME UART HAS_SOPCINFO 1 GENERATION_ID 1532522441"
set_global_assignment -library "UART" -name MISC_FILE [file join $::quartus(qip_path) "../UART.cmp"]
set_global_assignment -library "UART" -name SLD_FILE [file join $::quartus(qip_path) "UART.regmap"]
set_global_assignment -library "UART" -name SLD_FILE [file join $::quartus(qip_path) "UART.debuginfo"]
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "UART" -name MISC_FILE [file join $::quartus(qip_path) "../UART.qsys"]

set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "UART.v"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_reset_controller.v"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_reset_synchronizer.v"]
set_global_assignment -library "UART" -name SDC_FILE [file join $::quartus(qip_path) "submodules/altera_reset_controller.sdc"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_irq_mapper.sv"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0.v"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_arbitrator.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_rsp_xbar_mux_001.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_rsp_xbar_mux.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_rsp_xbar_demux_002.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_rsp_xbar_demux.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_cmd_xbar_mux_002.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_cmd_xbar_mux.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_cmd_xbar_demux_001.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_cmd_xbar_demux.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_traffic_limiter.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_reorder_memory.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_avalon_sc_fifo.v"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_id_router_002.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_id_router.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_addr_router_001.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_mm_interconnect_0_addr_router.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_slave_agent.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_master_agent.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_slave_translator.sv"]
set_global_assignment -library "UART" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_merlin_master_translator.sv"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_sysid_qsys.v"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_jtag_uart.v"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_uart.v"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_onchip_ram.hex"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_onchip_ram.v"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys.ocp"]
set_global_assignment -library "UART" -name SDC_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys.sdc"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys.v"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_bht_ram.mif"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_dc_tag_ram.mif"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_ic_tag_ram.mif"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_jtag_debug_module_sysclk.v"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_jtag_debug_module_tck.v"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_jtag_debug_module_wrapper.v"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_mult_cell.v"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_ociram_default_contents.mif"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_oci_test_bench.v"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_rf_ram_a.mif"]
set_global_assignment -library "UART" -name SOURCE_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_rf_ram_b.mif"]
set_global_assignment -library "UART" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/UART_nios2_qsys_test_bench.v"]

set_global_assignment -entity "altera_reset_controller" -library "UART" -name IP_TOOL_NAME "altera_reset_controller"
set_global_assignment -entity "altera_reset_controller" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "altera_reset_controller" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_irq_mapper" -library "UART" -name IP_TOOL_NAME "altera_irq_mapper"
set_global_assignment -entity "UART_irq_mapper" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_irq_mapper" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0" -library "UART" -name IP_TOOL_NAME "altera_merlin_interconnect_wrapper"
set_global_assignment -entity "UART_mm_interconnect_0" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_mux_001" -library "UART" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_mux_001" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_mux_001" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_mux" -library "UART" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_mux" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_mux" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_demux_002" -library "UART" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_demux_002" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_demux_002" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_demux" -library "UART" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_demux" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_rsp_xbar_demux" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_mux_002" -library "UART" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_mux_002" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_mux_002" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_mux" -library "UART" -name IP_TOOL_NAME "altera_merlin_multiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_mux" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_mux" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_demux_001" -library "UART" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_demux_001" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_demux_001" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_demux" -library "UART" -name IP_TOOL_NAME "altera_merlin_demultiplexer"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_demux" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_cmd_xbar_demux" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_traffic_limiter" -library "UART" -name IP_TOOL_NAME "altera_merlin_traffic_limiter"
set_global_assignment -entity "altera_merlin_traffic_limiter" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "altera_merlin_traffic_limiter" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_id_router_002" -library "UART" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "UART_mm_interconnect_0_id_router_002" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_id_router_002" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_id_router" -library "UART" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "UART_mm_interconnect_0_id_router" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_id_router" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_addr_router_001" -library "UART" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "UART_mm_interconnect_0_addr_router_001" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_addr_router_001" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_mm_interconnect_0_addr_router" -library "UART" -name IP_TOOL_NAME "altera_merlin_router"
set_global_assignment -entity "UART_mm_interconnect_0_addr_router" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_mm_interconnect_0_addr_router" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_avalon_sc_fifo" -library "UART" -name IP_TOOL_NAME "altera_avalon_sc_fifo"
set_global_assignment -entity "altera_avalon_sc_fifo" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "altera_avalon_sc_fifo" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_slave_agent" -library "UART" -name IP_TOOL_NAME "altera_merlin_slave_agent"
set_global_assignment -entity "altera_merlin_slave_agent" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "altera_merlin_slave_agent" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_master_agent" -library "UART" -name IP_TOOL_NAME "altera_merlin_master_agent"
set_global_assignment -entity "altera_merlin_master_agent" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "altera_merlin_master_agent" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_slave_translator" -library "UART" -name IP_TOOL_NAME "altera_merlin_slave_translator"
set_global_assignment -entity "altera_merlin_slave_translator" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "altera_merlin_slave_translator" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "altera_merlin_master_translator" -library "UART" -name IP_TOOL_NAME "altera_merlin_master_translator"
set_global_assignment -entity "altera_merlin_master_translator" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "altera_merlin_master_translator" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_sysid_qsys" -library "UART" -name IP_TOOL_NAME "altera_avalon_sysid_qsys"
set_global_assignment -entity "UART_sysid_qsys" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_sysid_qsys" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_jtag_uart" -library "UART" -name IP_TOOL_NAME "altera_avalon_jtag_uart"
set_global_assignment -entity "UART_jtag_uart" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_jtag_uart" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_uart" -library "UART" -name IP_TOOL_NAME "altera_avalon_uart"
set_global_assignment -entity "UART_uart" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_uart" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_onchip_ram" -library "UART" -name IP_TOOL_NAME "altera_avalon_onchip_memory2"
set_global_assignment -entity "UART_onchip_ram" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_onchip_ram" -library "UART" -name IP_TOOL_ENV "Qsys"
set_global_assignment -entity "UART_nios2_qsys" -library "UART" -name IP_TOOL_NAME "altera_nios2_qsys"
set_global_assignment -entity "UART_nios2_qsys" -library "UART" -name IP_TOOL_VERSION "13.1"
set_global_assignment -entity "UART_nios2_qsys" -library "UART" -name IP_TOOL_ENV "Qsys"
