/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [31:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [21:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [9:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [8:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_55z;
  wire [5:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_60z;
  wire [10:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_74z;
  wire [9:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire [23:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z & in_data[186]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z & celloutsig_1_8z[2]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[4] & celloutsig_0_0z[4]);
  assign celloutsig_0_11z = ~(celloutsig_0_1z[5] & celloutsig_0_6z[1]);
  assign celloutsig_0_38z = ~(celloutsig_0_12z | celloutsig_0_5z[3]);
  assign celloutsig_0_50z = ~(celloutsig_0_15z | celloutsig_0_2z);
  assign celloutsig_1_14z = ~(celloutsig_1_8z[2] | celloutsig_1_3z);
  assign celloutsig_0_20z = ~(celloutsig_0_5z[1] | celloutsig_0_12z);
  assign celloutsig_0_23z = ~(celloutsig_0_18z[1] | celloutsig_0_6z[2]);
  assign celloutsig_0_7z = celloutsig_0_1z[2] | celloutsig_0_6z[3];
  assign celloutsig_1_0z = in_data[136] | in_data[100];
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[179];
  assign celloutsig_1_9z = celloutsig_1_3z ^ celloutsig_1_5z[19];
  assign celloutsig_0_14z = celloutsig_0_9z ^ celloutsig_0_7z;
  assign celloutsig_0_19z = celloutsig_0_18z[1] ^ celloutsig_0_17z[5];
  assign celloutsig_0_12z = ~(celloutsig_0_7z ^ celloutsig_0_10z);
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z } + { in_data[87:86], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_74z = celloutsig_0_52z[6:2] + celloutsig_0_57z[4:0];
  assign celloutsig_0_1z = { in_data[80:61], celloutsig_0_0z, celloutsig_0_0z } + { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_1z[25:3], celloutsig_0_20z, celloutsig_0_19z } + { celloutsig_0_21z[0], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_9z = ! celloutsig_0_0z[3:1];
  assign celloutsig_0_24z = ! celloutsig_0_0z;
  assign celloutsig_1_19z = { celloutsig_1_7z[10:4], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_6z } < { celloutsig_1_5z[19:2], celloutsig_1_3z };
  assign celloutsig_0_52z = { celloutsig_0_8z[4:0], celloutsig_0_18z, celloutsig_0_24z } % { 1'h1, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_1_2z = { in_data[162:156], celloutsig_1_1z } % { 1'h1, in_data[178:175], celloutsig_1_1z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_8z = celloutsig_0_6z[10:2] % { 1'h1, celloutsig_0_1z[15:8] };
  assign celloutsig_1_13z = { celloutsig_1_6z[3:2], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[0], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_57z = celloutsig_0_5z[2] ? { celloutsig_0_18z[1:0], celloutsig_0_25z, celloutsig_0_22z } : { celloutsig_0_50z, celloutsig_0_22z, celloutsig_0_38z, celloutsig_0_3z };
  assign celloutsig_0_55z = - { celloutsig_0_48z, celloutsig_0_39z, celloutsig_0_20z };
  assign celloutsig_0_60z = - { celloutsig_0_6z[10:4], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_5z = - { in_data[190:185], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = - { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_33z = | { celloutsig_0_6z[9:2], celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_4z = | celloutsig_0_1z[4:2];
  assign celloutsig_1_12z = | { in_data[105:100], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_15z = | { celloutsig_1_6z[4], celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_25z = | { celloutsig_0_21z[18:6], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[9:4] << in_data[11:6];
  assign celloutsig_0_75z = { celloutsig_0_60z[8:6], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_55z, celloutsig_0_33z } << { celloutsig_0_27z[3], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_29z };
  assign celloutsig_1_6z = in_data[124:115] << { in_data[130:126], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_8z[2:1], celloutsig_0_13z } << in_data[91:85];
  assign celloutsig_0_18z = { celloutsig_0_5z[2:1], celloutsig_0_15z } << { celloutsig_0_8z[2:1], celloutsig_0_9z };
  assign celloutsig_0_5z = celloutsig_0_1z[6:3] >>> celloutsig_0_0z[4:1];
  assign celloutsig_1_17z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_13z } - { celloutsig_1_7z[9:3], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_2z[6:0], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_10z } - { celloutsig_1_6z[6], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z } - { in_data[5:2], celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_17z[6:5], celloutsig_0_2z } - { celloutsig_0_13z[2], celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_10z } - { celloutsig_0_1z[20:17], celloutsig_0_23z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z[13] & celloutsig_0_0z[3]) | celloutsig_0_0z[2]);
  assign celloutsig_0_39z = ~((celloutsig_0_10z & celloutsig_0_11z) | celloutsig_0_18z[1]);
  assign celloutsig_0_48z = ~((celloutsig_0_8z[8] & celloutsig_0_30z[4]) | celloutsig_0_7z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_1z) | celloutsig_1_2z[7]);
  assign celloutsig_1_10z = ~((celloutsig_1_8z[0] & in_data[182]) | celloutsig_1_6z[5]);
  assign celloutsig_0_15z = ~((celloutsig_0_6z[4] & celloutsig_0_6z[1]) | celloutsig_0_3z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[19] & celloutsig_0_0z[5]) | celloutsig_0_1z[19]);
  assign celloutsig_0_29z = ~((celloutsig_0_17z[1] & celloutsig_0_11z) | celloutsig_0_28z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_8z = celloutsig_1_2z[3:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_21z = 22'h000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_21z = in_data[22:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_27z = 10'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_27z = celloutsig_0_1z[21:12];
  assign { out_data[151:128], out_data[96], out_data[36:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
