<module id="CLK_CFG_REGS" HW_revision="" description="CLK CFG Registers">
	<register id="CLKCFGLOCK1" width="32" page="1" offset="0x2" internal="0" description="Lock bit for CLKCFG registers">
		<bitfield id="CLKSRCCTL1" description="Lock bit for CLKSRCCTL1 register" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLKSRCCTL2" description="Lock bit for CLKSRCCTL2 register" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLKSRCCTL3" description="Lock bit for CLKSRCCTL3 register" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SYSPLLCTL1" description="Lock bit for SYSPLLCTL1 register" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SYSPLLMULT" description="Lock bit for SYSPLLMULT register" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SYSCLKDIVSEL" description="Lock bit for SYSCLKDIVSEL register" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="AUXCLKDIVSEL" description="Lock bit for AUXCLKDIVSEL register" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="LOSPCP" description="Lock bit for LOSPCP register" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="XTALCR" description="Lock bit for XTALCR  and XTALCR2 register" begin="16" end="16" width="1" rwaccess="RW"/>
	</register>
	<register id="CLKSRCCTL1" width="32" page="1" offset="0x8" internal="0" description="Clock Source Control register-1">
		<bitfield id="OSCCLKSRCSEL" description="OSCCLK Source Select Bit" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="WDHALTI" description="Watchdog HALT Mode Ignore Bit" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="INTOSC2CLKMODE" description="Select IntR or ExtR mode for INTOSC2" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="CLKSRCCTL2" width="32" page="1" offset="0xa" internal="0" description="Clock Source Control register-2">
		<bitfield id="CANABCLKSEL" description="CANA Bit Clock Source Select Bit" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MCANABCLKSEL" description="MCANA Bit Clock Source Select Bit" begin="11" end="10" width="2" rwaccess="RW"/>
	</register>
	<register id="CLKSRCCTL3" width="32" page="1" offset="0xc" internal="0" description="Clock Source Control register-3">
		<bitfield id="XCLKOUTSEL" description="XCLKOUT Source Select Bit" begin="3" end="0" width="4" rwaccess="RW"/>
	</register>
	<register id="SYSPLLCTL1" width="32" page="1" offset="0xe" internal="0" description="SYSPLL Control register-1">
		<bitfield id="PLLEN" description="SYSPLL enable/disable bit" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="PLLCLKEN" description="SYSPLL bypassed or included in the PLLSYSCLK path" begin="1" end="1" width="1" rwaccess="RW"/>
	</register>
	<register id="SYSPLLMULT" width="32" page="1" offset="0x14" internal="0" description="SYSPLL Multiplier register">
		<bitfield id="IMULT" description="SYSPLL Integer Multiplier" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="ODIV" description="Output Clock Divider" begin="20" end="16" width="5" rwaccess="RW"/>
		<bitfield id="REFDIV" description="Reference Clock Divider" begin="28" end="24" width="5" rwaccess="RW"/>
	</register>
	<register id="SYSPLLSTS" width="32" page="1" offset="0x16" internal="0" description="SYSPLL Status register">
		<bitfield id="LOCKS" description="SYSPLL Lock Status Bit" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="SLIPS" description="SYSPLL Slip Status Bit" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="REF_LOSTS" description="SYSPLL Reference Lost Status Bit" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="SYSCLKDIVSEL" width="32" page="1" offset="0x22" internal="0" description="System Clock Divider Select register">
		<bitfield id="PLLSYSCLKDIV" description="PLLSYSCLK Divide Select" begin="5" end="0" width="6" rwaccess="RW"/>
		<bitfield id="PLLSYSCLKDIV_LSB" description="Odd clock divider" begin="8" end="8" width="1" rwaccess="RW"/>
	</register>
	<register id="AUXCLKDIVSEL" width="32" page="1" offset="0x24" internal="0" description="Auxillary Clock Divider Select register">
		<bitfield id="MCANCLKDIV" description="Divider between CANFD Source Clock and CANFD Bit CLK" begin="12" end="8" width="5" rwaccess="RW"/>
	</register>
	<register id="XCLKOUTDIVSEL" width="32" page="1" offset="0x28" internal="0" description="XCLKOUT Divider Select register">
		<bitfield id="XCLKOUTDIV" description="XCLKOUT Divide Select" begin="1" end="0" width="2" rwaccess="RW"/>
	</register>
	<register id="LOSPCP" width="32" page="1" offset="0x2c" internal="0" description="Low Speed Clock Source Prescalar">
		<bitfield id="LSPCLKDIV" description="LSPCLK Divide Select" begin="2" end="0" width="3" rwaccess="RW"/>
	</register>
	<register id="MCDCR" width="32" page="1" offset="0x2e" internal="0" description="Missing Clock Detect Control Register">
		<bitfield id="MCLKSTS" description="Missing Clock Status Bit" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="MCLKCLR" description="Missing Clock Clear Bit" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MCLKOFF" description="Missing Clock Detect Off Bit" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="OSCOFF" description="Oscillator Clock Off Bit" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SYSREF_LOSTS" description="SYSPLL Reference Lost Status Bit" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="SYSREF_LOSTSCLR" description="Clear for Ref clock lost status " begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SYSREF_LOST_MCD_EN" description="Enable for PLL REF_CLK_LOST as MCD cause" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="X1CNT" width="32" page="1" offset="0x30" internal="0" description="10-bit Counter on X1 Clock">
		<bitfield id="X1CNT" description="X1 Counter" begin="10" end="0" width="11" rwaccess="R"/>
		<bitfield id="CLR" description="X1 Counter Clear" begin="16" end="16" width="1" rwaccess="RW"/>
	</register>
	<register id="XTALCR" width="32" page="1" offset="0x32" internal="0" description="XTAL Control Register">
		<bitfield id="OSCOFF" description="XTAL Oscillator powered-down" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SE" description="XTAL Oscilator in Single-Ended mode" begin="1" end="1" width="1" rwaccess="RW"/>
	</register>
	<register id="XTALCR2" width="32" page="1" offset="0x3a" internal="0" description="XTAL Control Register for pad init">
		<bitfield id="XIF" description="XI Initial value deposited before XOSC start" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="XOF" description="XO Initial value deposited before XOSC start" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FEN" description="XOSC pads initialisation enable" begin="2" end="2" width="1" rwaccess="RW"/>
	</register>
	<register id="CLKFAILCFG" width="32" page="1" offset="0x3c" internal="0" description="Clock Fail cause Configuration">
		<bitfield id="DCC0_ERROR_EN" description="DCC0 Error causes Clock fail NMI, ERROR" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
</module>
