
*** Running vivado
    with args -log Cronometro_Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cronometro_Board.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Cronometro_Board.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 462.355 ; gain = 200.258
Command: synth_design -top Cronometro_Board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1290.207 ; gain = 409.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cronometro_Board' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:16]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/ButtonDebouncer.vhd:34' bound to instance 'b_e' of component 'ButtonDebouncer' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 10000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/ButtonDebouncer.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/ButtonDebouncer.vhd:34' bound to instance 'b_l' of component 'ButtonDebouncer' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:108]
INFO: [Synth 8-3491] module 'Acquisizione' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Acquisizione.vhd:6' bound to instance 'acq' of component 'Acquisizione' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Acquisizione' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Acquisizione.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Acquisizione' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Acquisizione.vhd:18]
INFO: [Synth 8-3491] module 'Cronometro' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro.vhd:4' bound to instance 'cr' of component 'Cronometro' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:132]
INFO: [Synth 8-638] synthesizing module 'Cronometro' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro.vhd:18]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/clock_filter.vhd:32' bound to instance 'fr' of component 'clock_filter' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro.vhd:56]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/clock_filter.vhd:44]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/clock_filter.vhd:44]
	Parameter m bound to: 60 - type: integer 
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter.vhd:5' bound to instance 'counter_s' of component 'counter' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro.vhd:67]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter.vhd:21]
	Parameter m bound to: 60 - type: integer 
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter.vhd:21]
	Parameter m bound to: 60 - type: integer 
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter.vhd:5' bound to instance 'counter_m' of component 'counter' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro.vhd:83]
	Parameter m bound to: 24 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter.vhd:5' bound to instance 'counter_h' of component 'counter' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro.vhd:99]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter.vhd:21]
	Parameter m bound to: 24 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Cronometro' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro.vhd:18]
INFO: [Synth 8-3491] module 'Encoder' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Encoder.vhd:5' bound to instance 'en' of component 'Encoder' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Encoder' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Encoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Encoder.vhd:14]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'display_seven_segments' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/display_seven_segments.vhd:5' bound to instance 'disp' of component 'display_seven_segments' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:154]
INFO: [Synth 8-638] synthesizing module 'display_seven_segments' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/display_seven_segments.vhd:21]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/clock_filter.vhd:32' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/display_seven_segments.vhd:69]
INFO: [Synth 8-638] synthesizing module 'clock_filter__parameterized1' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/clock_filter.vhd:44]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter__parameterized1' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/clock_filter.vhd:44]
INFO: [Synth 8-3491] module 'counter_mod8' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter_mod8.vhd:7' bound to instance 'counter_instance' of component 'counter_mod8' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/display_seven_segments.vhd:79]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter_mod8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/counter_mod8.vhd:14]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/cathodes_manager.vhd:5' bound to instance 'cathodes_instance' of component 'cathodes_manager' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/display_seven_segments.vhd:87]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/cathodes_manager.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/cathodes_manager.vhd:38]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/cathodes_manager.vhd:35]
WARNING: [Synth 8-614] signal 'dots' is read in the process but is not in the sensitivity list [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/cathodes_manager.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/cathodes_manager.vhd:12]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/anodes_manager.vhd:32' bound to instance 'anodes_instance' of component 'anodes_manager' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/display_seven_segments.vhd:94]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/anodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/anodes_manager.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/anodes_manager.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display_seven_segments' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/display_seven_segments.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Cronometro_Board' (0#1) [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/sources_1/imports/tmp_5_2/Cronometro_Board.vhd:16]
WARNING: [Synth 8-7129] Port RST in module Acquisizione is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.055 ; gain = 501.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.055 ; gain = 501.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.055 ; gain = 501.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1382.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/constrs_1/imports/tmp_5_2/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/constrs_1/imports/tmp_5_2/Nexys-A7-100T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/constrs_1/imports/tmp_5_2/Nexys-A7-100T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/constrs_1/imports/tmp_5_2/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.srcs/constrs_1/imports/tmp_5_2/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Cronometro_Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Cronometro_Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1434.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BTN_state_reg' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             not_pressed |                               00 |                               00
             chk_pressed |                               01 |                               01
                 pressed |                               10 |                               10
         chk_not_pressed |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BTN_state_reg' using encoding 'sequential' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |    30|
|6     |LUT4   |    63|
|7     |LUT5   |    46|
|8     |LUT6   |    44|
|9     |MUXF7  |     8|
|10    |FDRE   |   158|
|11    |IBUF   |    10|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1434.957 ; gain = 501.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.957 ; gain = 554.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1434.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ef8d5e94
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1434.957 ; gain = 972.602
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/5_2_CronometroBoard_/5_2_CronometroBoard_.runs/synth_1/Cronometro_Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Cronometro_Board_utilization_synth.rpt -pb Cronometro_Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 19:40:50 2025...
