-----------------------------  lab3.pjt - Release  -----------------------------
"C:\CCStudio_v3.1\C6000\cgtools\bin\cl6x" -k -pm -os -o3 -fr"H:/SPH/firmware/lab3/Release" -i"H:/SPH/firmware/lib/dsk6713/include" -d"CHIP_6713" -mw -mv6700 -@"Release.lkf"
[Configuration1cfg_c.c]
[main.c]
[Configuration1cfg.s62]
<Optimizing>
<Generating>
<Assembling>
{convolve_as_func.sa}

      Loop source line                 : 15
      Loop closing brace source line   : 20
      Known Minimum Trip Count         : 10                    
      Known Maximum Trip Count         : 51                    
      Known Max Trip Count Factor      : 1
      Loop Carried Dependency Bound(^) : 0
      Unpartitioned Resource Bound     : 1
      Partitioned Resource Bound(*)    : 1
      Resource Partition:
                                A-side   B-side
      .L units                     0        0     
      .S units                     0        1*    
      .D units                     1*       1*    
      .M units                     1*       0     
      .X cross paths               1*       0     
      .T address paths             1*       1*    
      Long read paths              0        0     
      Long write paths             0        0     
      Logical  ops (.LS)           0        0     (.L or .S unit)
      Addition ops (.LSD)          1        1     (.L or .S or .D unit)
      Bound(.L .S .LS)             0        1*    
      Bound(.L .S .D .LS .LSD)     1*       1*    

      Searching for software pipeline schedule at ...
         ii = 1  Schedule found with 8 iterations in parallel

      Register Usage Table:
          +---------------------------------+
          |AAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBB|
          |0000000000111111|0000000000111111|
          |0123456789012345|0123456789012345|
          |----------------+----------------|
       0: | * ****         |*   **          |
          +---------------------------------+

      Done

      Epilog not entirely removed
      Collapsed epilog stages     : 5

      Prolog not removed
      Collapsed prolog stages     : 0

      Minimum required memory pad : 0 bytes

      For further improvement on this loop, try option -mh28

      Minimum safe trip count     : 7
----------------------------------------------------------------------------*
        SINGLE SCHEDULED ITERATION

        C23:
   0              LDW     .D2T2   *B4++,B5          ; |15| 
     ||           LDW     .D1T1   *A5--,A3          ; |16| 
   1      [ B0]   ADD     .L2     0xffffffff,B0,B0  ; |19| 
   2      [ B0]   B       .S2     C23               ; |20| 
   3              NOP             2
   5              MPY     .M1X    B5,A3,A4          ; |17| 
   6              NOP             1
   7              ADD     .S1     A4,A6,A6          ; |18| 
   8              ; BRANCHCC OCCURS {C23}           ; |20| 

      Loop source line                 : 15
      Loop closing brace source line   : 20
      Known Minimum Trip Count         : 10                    
      Known Maximum Trip Count         : 51                    
      Known Max Trip Count Factor      : 1
      Loop Carried Dependency Bound(^) : 1
      Unpartitioned Resource Bound     : 1
      Partitioned Resource Bound(*)    : 1
      Resource Partition:
                                A-side   B-side
      .L units                     0        0     
      .S units                     0        1*    
      .D units                     1*       1*    
      .M units                     1*       0     
      .X cross paths               1*       0     
      .T address paths             1*       1*    
      Long read paths              0        0     
      Long write paths             0        0     
      Logical  ops (.LS)           0        0     (.L or .S unit)
      Addition ops (.LSD)          1        1     (.L or .S or .D unit)
      Bound(.L .S .LS)             0        1*    
      Bound(.L .S .D .LS .LSD)     1*       1*    

      Searching for software pipeline schedule at ...
         ii = 1  Schedule found with 8 iterations in parallel

      Register Usage Table:
          +---------------------------------+
          |AAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBB|
          |0000000000111111|0000000000111111|
          |0123456789012345|0123456789012345|
          |----------------+----------------|
       0: | * ****         |*   **          |
          +---------------------------------+

      Done

      Epilog not entirely removed
      Collapsed epilog stages     : 5

      Prolog not removed
      Collapsed prolog stages     : 0

      Minimum required memory pad : 0 bytes

      For further improvement on this loop, try option -mh28

      Minimum safe trip count     : 7
----------------------------------------------------------------------------*
        SINGLE SCHEDULED ITERATION

        C36:
   0              LDW     .D2T2   *B4++,B5          ; |15|  ^ 
     ||           LDW     .D1T1   *A5--,A3          ; |16|  ^ 
   1      [ B0]   ADD     .L2     0xffffffff,B0,B0  ; |19|  ^ 
   2      [ B0]   B       .S2     C36               ; |20| 
   3              NOP             2
   5              MPY     .M1X    B5,A3,A4          ; |17|  ^ 
   6              NOP             1
   7              ADD     .S1     A4,A6,A6          ; |18|  ^ 
   8              ; BRANCHCC OCCURS {C36}           ; |20| 

      Loop source line                 : 15
      Loop closing brace source line   : 20
      Known Minimum Trip Count         : 10                    
      Known Maximum Trip Count         : 51                    
      Known Max Trip Count Factor      : 1
      Loop Carried Dependency Bound(^) : 0
      Unpartitioned Resource Bound     : 1
      Partitioned Resource Bound(*)    : 1
      Resource Partition:
                                A-side   B-side
      .L units                     0        0     
      .S units                     0        1*    
      .D units                     1*       1*    
      .M units                     1*       0     
      .X cross paths               1*       0     
      .T address paths             1*       1*    
      Long read paths              0        0     
      Long write paths             0        0     
      Logical  ops (.LS)           0        0     (.L or .S unit)
      Addition ops (.LSD)          1        1     (.L or .S or .D unit)
      Bound(.L .S .LS)             0        1*    
      Bound(.L .S .D .LS .LSD)     1*       1*    

      Searching for software pipeline schedule at ...
         ii = 1  Schedule found with 8 iterations in parallel

      Register Usage Table:
          +---------------------------------+
          |AAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBB|
          |0000000000111111|0000000000111111|
          |0123456789012345|0123456789012345|
          |----------------+----------------|
       0: | * ****         |*   **          |
          +---------------------------------+

      Done

      Epilog not entirely removed
      Collapsed epilog stages     : 5

      Prolog not removed
      Collapsed prolog stages     : 0

      Minimum required memory pad : 0 bytes

      For further improvement on this loop, try option -mh28

      Minimum safe trip count     : 7
----------------------------------------------------------------------------*
        SINGLE SCHEDULED ITERATION

        C49:
   0              LDW     .D2T2   *B4++,B5          ; |15| 
     ||           LDW     .D1T1   *A5--,A3          ; |16| 
   1      [ B0]   ADD     .L2     0xffffffff,B0,B0  ; |19| 
   2      [ B0]   B       .S2     C49               ; |20| 
   3              NOP             2
   5              MPY     .M1X    B5,A3,A4          ; |17| 
   6              NOP             1
   7              ADD     .S1     A4,A6,A6          ; |18| 
   8              ; BRANCHCC OCCURS {C49}           ; |20| 

[Linking...] "C:\CCStudio_v3.1\C6000\cgtools\bin\cl6x" -@"Release.lkf"
<Linking>

Build Complete,
  0 Errors, 0 Warnings, 0 Remarks.
