// Seed: 2794461681
module module_0 #(
    parameter id_10 = 32'd79,
    parameter id_9  = 32'd41
) (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    output wire id_6,
    input tri0 id_7
);
  defparam id_9.id_10 = "";
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri1 id_2,
    input logic id_3,
    input wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input uwire id_13,
    output logic id_14
);
  supply1 id_16 = 1 !== 1'b0, id_17, id_18;
  always @(*) begin
    id_14 <= id_3;
  end
  module_0(
      id_4, id_2, id_6, id_9, id_11, id_13, id_5, id_10
  );
endmodule
