
-- VHDL netlist produced by program ldbanno, Version Diamond (64-bit) 3.7.0.96.1

-- ldbanno -n VHDL -o TEST_impl1_vho.vho -w -neg -gui -msgset C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/promote.xml TEST_impl1.ncd 
-- Netlist created on Mon Dec 25 22:07:16 2017
-- Netlist written on Mon Dec 25 22:13:15 2017
-- Design is for device LFXP2-8E
-- Design is for package TQFP144
-- Design is for performance grade 5

-- entity ec2iobuf
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity ec2iobuf is
    port (Z: out Std_logic; PAD: in Std_logic);

    ATTRIBUTE Vital_Level0 OF ec2iobuf : ENTITY IS TRUE;

  end ec2iobuf;

  architecture Structure of ec2iobuf is
    component IBPU
      port (I: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST1: IBPU
      port map (I=>PAD, O=>Z);
  end Structure;

-- entity uart_rx1B
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity uart_rx1B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "uart_rx1B";

      tipd_uartrx1  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_uartrx1_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_uartrx1 	: VitalDelayType := 0 ns;
      tpw_uartrx1_posedge	: VitalDelayType := 0 ns;
      tpw_uartrx1_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; uartrx1: in Std_logic);

    ATTRIBUTE Vital_Level0 OF uart_rx1B : ENTITY IS TRUE;

  end uart_rx1B;

  architecture Structure of uart_rx1B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal uartrx1_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    uart_rx1_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>uartrx1_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(uartrx1_ipd, uartrx1, tipd_uartrx1);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, uartrx1_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_uartrx1_uartrx1          	: x01 := '0';
    VARIABLE periodcheckinfo_uartrx1	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => uartrx1_ipd,
        TestSignalName => "uartrx1",
        Period => tperiod_uartrx1,
        PulseWidthHigh => tpw_uartrx1_posedge,
        PulseWidthLow => tpw_uartrx1_negedge,
        PeriodData => periodcheckinfo_uartrx1,
        Violation => tviol_uartrx1_uartrx1,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => uartrx1_ipd'last_event,
                           PathDelay => tpd_uartrx1_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity TEMP_DATAB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity TEMP_DATAB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "TEMP_DATAB";

      tipd_TEMPDATA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_TEMPDATA_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_TEMPDATA 	: VitalDelayType := 0 ns;
      tpw_TEMPDATA_posedge	: VitalDelayType := 0 ns;
      tpw_TEMPDATA_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; TEMPDATA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF TEMP_DATAB : ENTITY IS TRUE;

  end TEMP_DATAB;

  architecture Structure of TEMP_DATAB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal TEMPDATA_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    TEMP_CS_c_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>TEMPDATA_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(TEMPDATA_ipd, TEMPDATA, tipd_TEMPDATA);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, TEMPDATA_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_TEMPDATA_TEMPDATA          	: x01 := '0';
    VARIABLE periodcheckinfo_TEMPDATA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => TEMPDATA_ipd,
        TestSignalName => "TEMPDATA",
        Period => tperiod_TEMPDATA,
        PulseWidthHigh => tpw_TEMPDATA_posedge,
        PulseWidthLow => tpw_TEMPDATA_negedge,
        PeriodData => periodcheckinfo_TEMPDATA,
        Violation => tviol_TEMPDATA_TEMPDATA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => TEMPDATA_ipd'last_event,
                           PathDelay => tpd_TEMPDATA_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XPADC_SDO0B
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XPADC_SDO0B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XPADC_SDO0B";

      tipd_XPADCSDO0  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_XPADCSDO0_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_XPADCSDO0 	: VitalDelayType := 0 ns;
      tpw_XPADCSDO0_posedge	: VitalDelayType := 0 ns;
      tpw_XPADCSDO0_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; XPADCSDO0: in Std_logic);

    ATTRIBUTE Vital_Level0 OF XPADC_SDO0B : ENTITY IS TRUE;

  end XPADC_SDO0B;

  architecture Structure of XPADC_SDO0B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal XPADCSDO0_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    XPADC_SDO0_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>XPADCSDO0_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(XPADCSDO0_ipd, XPADCSDO0, tipd_XPADCSDO0);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, XPADCSDO0_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_XPADCSDO0_XPADCSDO0          	: x01 := '0';
    VARIABLE periodcheckinfo_XPADCSDO0	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => XPADCSDO0_ipd,
        TestSignalName => "XPADCSDO0",
        Period => tperiod_XPADCSDO0,
        PulseWidthHigh => tpw_XPADCSDO0_posedge,
        PulseWidthLow => tpw_XPADCSDO0_negedge,
        PeriodData => periodcheckinfo_XPADCSDO0,
        Violation => tviol_XPADCSDO0_XPADCSDO0,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => XPADCSDO0_ipd'last_event,
                           PathDelay => tpd_XPADCSDO0_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XIADC_MDATB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XIADC_MDATB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XIADC_MDATB";

      tipd_XIADCMDAT  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_XIADCMDAT_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_XIADCMDAT 	: VitalDelayType := 0 ns;
      tpw_XIADCMDAT_posedge	: VitalDelayType := 0 ns;
      tpw_XIADCMDAT_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; XIADCMDAT: in Std_logic);

    ATTRIBUTE Vital_Level0 OF XIADC_MDATB : ENTITY IS TRUE;

  end XIADC_MDATB;

  architecture Structure of XIADC_MDATB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal XIADCMDAT_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    XIADC_MDAT_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>XIADCMDAT_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(XIADCMDAT_ipd, XIADCMDAT, tipd_XIADCMDAT);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, XIADCMDAT_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_XIADCMDAT_XIADCMDAT          	: x01 := '0';
    VARIABLE periodcheckinfo_XIADCMDAT	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => XIADCMDAT_ipd,
        TestSignalName => "XIADCMDAT",
        Period => tperiod_XIADCMDAT,
        PulseWidthHigh => tpw_XIADCMDAT_posedge,
        PulseWidthLow => tpw_XIADCMDAT_negedge,
        PeriodData => periodcheckinfo_XIADCMDAT,
        Violation => tviol_XIADCMDAT_XIADCMDAT,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => XIADCMDAT_ipd'last_event,
                           PathDelay => tpd_XIADCMDAT_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XY_YB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XY_YB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XY_YB";

      tipd_XYY  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_XYY_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_XYY 	: VitalDelayType := 0 ns;
      tpw_XYY_posedge	: VitalDelayType := 0 ns;
      tpw_XYY_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; XYY: in Std_logic);

    ATTRIBUTE Vital_Level0 OF XY_YB : ENTITY IS TRUE;

  end XY_YB;

  architecture Structure of XY_YB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal XYY_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    XY_Y_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>XYY_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(XYY_ipd, XYY, tipd_XYY);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, XYY_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_XYY_XYY          	: x01 := '0';
    VARIABLE periodcheckinfo_XYY	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => XYY_ipd,
        TestSignalName => "XYY",
        Period => tperiod_XYY,
        PulseWidthHigh => tpw_XYY_posedge,
        PulseWidthLow => tpw_XYY_negedge,
        PeriodData => periodcheckinfo_XYY,
        Violation => tviol_XYY_XYY,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => XYY_ipd'last_event,
                           PathDelay => tpd_XYY_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XY_XB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XY_XB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XY_XB";

      tipd_XYX  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_XYX_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_XYX 	: VitalDelayType := 0 ns;
      tpw_XYX_posedge	: VitalDelayType := 0 ns;
      tpw_XYX_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; XYX: in Std_logic);

    ATTRIBUTE Vital_Level0 OF XY_XB : ENTITY IS TRUE;

  end XY_XB;

  architecture Structure of XY_XB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal XYX_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    XY_X_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>XYX_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(XYX_ipd, XYX, tipd_XYX);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, XYX_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_XYX_XYX          	: x01 := '0';
    VARIABLE periodcheckinfo_XYX	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => XYX_ipd,
        TestSignalName => "XYX",
        Period => tperiod_XYX,
        PulseWidthHigh => tpw_XYX_posedge,
        PulseWidthLow => tpw_XYX_negedge,
        PeriodData => periodcheckinfo_XYX,
        Violation => tviol_XYX_XYX,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => XYX_ipd'last_event,
                           PathDelay => tpd_XYX_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XY_CLKB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XY_CLKB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XY_CLKB";

      tipd_XYCLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_XYCLK_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_XYCLK 	: VitalDelayType := 0 ns;
      tpw_XYCLK_posedge	: VitalDelayType := 0 ns;
      tpw_XYCLK_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; XYCLK: in Std_logic);

    ATTRIBUTE Vital_Level0 OF XY_CLKB : ENTITY IS TRUE;

  end XY_CLKB;

  architecture Structure of XY_CLKB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal XYCLK_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    XY_CLK_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>XYCLK_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(XYCLK_ipd, XYCLK, tipd_XYCLK);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, XYCLK_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_XYCLK_XYCLK          	: x01 := '0';
    VARIABLE periodcheckinfo_XYCLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => XYCLK_ipd,
        TestSignalName => "XYCLK",
        Period => tperiod_XYCLK,
        PulseWidthHigh => tpw_XYCLK_posedge,
        PulseWidthLow => tpw_XYCLK_negedge,
        PeriodData => periodcheckinfo_XYCLK,
        Violation => tviol_XYCLK_XYCLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => XYCLK_ipd'last_event,
                           PathDelay => tpd_XYCLK_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XY_SYNCB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XY_SYNCB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XY_SYNCB";

      tipd_XYSYNC  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_XYSYNC_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_XYSYNC 	: VitalDelayType := 0 ns;
      tpw_XYSYNC_posedge	: VitalDelayType := 0 ns;
      tpw_XYSYNC_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; XYSYNC: in Std_logic);

    ATTRIBUTE Vital_Level0 OF XY_SYNCB : ENTITY IS TRUE;

  end XY_SYNCB;

  architecture Structure of XY_SYNCB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal XYSYNC_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    XY_SYNC_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>XYSYNC_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(XYSYNC_ipd, XYSYNC, tipd_XYSYNC);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, XYSYNC_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_XYSYNC_XYSYNC          	: x01 := '0';
    VARIABLE periodcheckinfo_XYSYNC	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => XYSYNC_ipd,
        TestSignalName => "XYSYNC",
        Period => tperiod_XYSYNC,
        PulseWidthHigh => tpw_XYSYNC_posedge,
        PulseWidthLow => tpw_XYSYNC_negedge,
        PeriodData => periodcheckinfo_XYSYNC,
        Violation => tviol_XYSYNC_XYSYNC,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => XYSYNC_ipd'last_event,
                           PathDelay => tpd_XYSYNC_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity clk_inB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity clk_inB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "clk_inB";

      tipd_clkin  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_clkin_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_clkin 	: VitalDelayType := 0 ns;
      tpw_clkin_posedge	: VitalDelayType := 0 ns;
      tpw_clkin_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; clkin: in Std_logic);

    ATTRIBUTE Vital_Level0 OF clk_inB : ENTITY IS TRUE;

  end clk_inB;

  architecture Structure of clk_inB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal clkin_ipd 	: std_logic := 'X';

    component ec2iobuf
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    clk_in_pad: ec2iobuf
      port map (Z=>PADDI_out, PAD=>clkin_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(clkin_ipd, clkin, tipd_clkin);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, clkin_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_clkin_clkin          	: x01 := '0';
    VARIABLE periodcheckinfo_clkin	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => clkin_ipd,
        TestSignalName => "clkin",
        Period => tperiod_clkin,
        PulseWidthHigh => tpw_clkin_posedge,
        PulseWidthLow => tpw_clkin_negedge,
        PeriodData => periodcheckinfo_clkin,
        Violation => tviol_clkin_clkin,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => clkin_ipd'last_event,
                           PathDelay => tpd_clkin_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity ec2iobuf0001
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity ec2iobuf0001 is
    port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);

    ATTRIBUTE Vital_Level0 OF ec2iobuf0001 : ENTITY IS TRUE;

  end ec2iobuf0001;

  architecture Structure of ec2iobuf0001 is
    component OBZPU
      port (I: in Std_logic; T: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST5: OBZPU
      port map (I=>I, T=>T, O=>PAD);
  end Structure;

-- entity vcc
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity vcc is
    port (PWR1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF vcc : ENTITY IS TRUE;

  end vcc;

  architecture Structure of vcc is
    component VHI
      port (Z: out Std_logic);
    end component;
  begin
    INST1: VHI
      port map (Z=>PWR1);
  end Structure;

-- entity uart_tx2B
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity uart_tx2B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "uart_tx2B";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_uarttx2	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; uarttx2: out Std_logic);

    ATTRIBUTE Vital_Level0 OF uart_tx2B : ENTITY IS TRUE;

  end uart_tx2B;

  architecture Structure of uart_tx2B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal uarttx2_out 	: std_logic := 'X';

    signal VCCI: Std_logic;
    component ec2iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uart_tx2_pad: ec2iobuf0001
      port map (I=>PADDO_ipd, T=>VCCI, PAD=>uarttx2_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, uarttx2_out)
    VARIABLE uarttx2_zd         	: std_logic := 'X';
    VARIABLE uarttx2_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    uarttx2_zd 	:= uarttx2_out;

    VitalPathDelay01Z (
      OutSignal => uarttx2, OutSignalName => "uarttx2", OutTemp => uarttx2_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_uarttx2,
                           PathCondition => TRUE)),
      GlitchData => uarttx2_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity ec2iobuf0002
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity ec2iobuf0002 is
    port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);

    ATTRIBUTE Vital_Level0 OF ec2iobuf0002 : ENTITY IS TRUE;

  end ec2iobuf0002;

  architecture Structure of ec2iobuf0002 is
    component OBZPU
      port (I: in Std_logic; T: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST5: OBZPU
      port map (I=>I, T=>T, O=>PAD);
  end Structure;

-- entity gnd
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity gnd is
    port (PWR0: out Std_logic);

    ATTRIBUTE Vital_Level0 OF gnd : ENTITY IS TRUE;

  end gnd;

  architecture Structure of gnd is
    component VLO
      port (Z: out Std_logic);
    end component;
  begin
    INST1: VLO
      port map (Z=>PWR0);
  end Structure;

-- entity uart_tx1B
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity uart_tx1B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "uart_tx1B";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_uarttx1	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; uarttx1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF uart_tx1B : ENTITY IS TRUE;

  end uart_tx1B;

  architecture Structure of uart_tx1B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal uarttx1_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    uart_tx1_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>uarttx1_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, uarttx1_out)
    VARIABLE uarttx1_zd         	: std_logic := 'X';
    VARIABLE uarttx1_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    uarttx1_zd 	:= uarttx1_out;

    VitalPathDelay01Z (
      OutSignal => uarttx1, OutSignalName => "uarttx1", OutTemp => uarttx1_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_uarttx1,
                           PathCondition => TRUE)),
      GlitchData => uarttx1_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity TEMP_CLKB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity TEMP_CLKB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "TEMP_CLKB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_TEMPCLK	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; TEMPCLK: out Std_logic);

    ATTRIBUTE Vital_Level0 OF TEMP_CLKB : ENTITY IS TRUE;

  end TEMP_CLKB;

  architecture Structure of TEMP_CLKB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal TEMPCLK_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    TEMP_CLK_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>TEMPCLK_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, TEMPCLK_out)
    VARIABLE TEMPCLK_zd         	: std_logic := 'X';
    VARIABLE TEMPCLK_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    TEMPCLK_zd 	:= TEMPCLK_out;

    VitalPathDelay01Z (
      OutSignal => TEMPCLK, OutSignalName => "TEMPCLK", OutTemp => TEMPCLK_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_TEMPCLK,
                           PathCondition => TRUE)),
      GlitchData => TEMPCLK_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity TEMP_CSB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity TEMP_CSB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "TEMP_CSB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_PADDO_TEMPCS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; TEMPCS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF TEMP_CSB : ENTITY IS TRUE;

  end TEMP_CSB;

  architecture Structure of TEMP_CSB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal TEMPCS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    TEMP_CS_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>TEMPCS_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, TEMPCS_out)
    VARIABLE TEMPCS_zd         	: std_logic := 'X';
    VARIABLE TEMPCS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    TEMPCS_zd 	:= TEMPCS_out;

    VitalPathDelay01Z (
      OutSignal => TEMPCS, OutSignalName => "TEMPCS", OutTemp => TEMPCS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_TEMPCS,
                           PathCondition => TRUE)),
      GlitchData => TEMPCS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YDAC_SDIB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YDAC_SDIB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YDAC_SDIB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YDACSDI	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YDACSDI: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YDAC_SDIB : ENTITY IS TRUE;

  end YDAC_SDIB;

  architecture Structure of YDAC_SDIB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YDACSDI_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YDAC_SDI_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YDACSDI_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YDACSDI_out)
    VARIABLE YDACSDI_zd         	: std_logic := 'X';
    VARIABLE YDACSDI_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YDACSDI_zd 	:= YDACSDI_out;

    VitalPathDelay01Z (
      OutSignal => YDACSDI, OutSignalName => "YDACSDI", OutTemp => YDACSDI_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YDACSDI,
                           PathCondition => TRUE)),
      GlitchData => YDACSDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YDAC_SCKB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YDAC_SCKB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YDAC_SCKB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YDACSCK	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YDACSCK: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YDAC_SCKB : ENTITY IS TRUE;

  end YDAC_SCKB;

  architecture Structure of YDAC_SCKB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YDACSCK_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YDAC_SCK_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YDACSCK_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YDACSCK_out)
    VARIABLE YDACSCK_zd         	: std_logic := 'X';
    VARIABLE YDACSCK_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YDACSCK_zd 	:= YDACSCK_out;

    VitalPathDelay01Z (
      OutSignal => YDACSCK, OutSignalName => "YDACSCK", OutTemp => YDACSCK_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YDACSCK,
                           PathCondition => TRUE)),
      GlitchData => YDACSCK_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YDAC_RSTSELB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YDAC_RSTSELB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YDAC_RSTSELB");

    port (YDACRSTSEL: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YDAC_RSTSELB : ENTITY IS TRUE;

  end YDAC_RSTSELB;

  architecture Structure of YDAC_RSTSELB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal YDACRSTSEL_out 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YDAC_RSTSEL_pad: ec2iobuf0002
      port map (I=>VCCI, T=>GNDI, PAD=>YDACRSTSEL_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
    END BLOCK;

    VitalBehavior : PROCESS (YDACRSTSEL_out)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YDACRSTSEL 	<= YDACRSTSEL_out;


    END PROCESS;

  end Structure;

-- entity YDAC_LDACB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YDAC_LDACB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YDAC_LDACB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YDACLDAC	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YDACLDAC: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YDAC_LDACB : ENTITY IS TRUE;

  end YDAC_LDACB;

  architecture Structure of YDAC_LDACB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YDACLDAC_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YDAC_LDAC_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YDACLDAC_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YDACLDAC_out)
    VARIABLE YDACLDAC_zd         	: std_logic := 'X';
    VARIABLE YDACLDAC_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YDACLDAC_zd 	:= YDACLDAC_out;

    VitalPathDelay01Z (
      OutSignal => YDACLDAC, OutSignalName => "YDACLDAC", OutTemp => YDACLDAC_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YDACLDAC,
                           PathCondition => TRUE)),
      GlitchData => YDACLDAC_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YDAC_CSB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YDAC_CSB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YDAC_CSB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_PADDO_YDACCS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YDACCS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YDAC_CSB : ENTITY IS TRUE;

  end YDAC_CSB;

  architecture Structure of YDAC_CSB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YDACCS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YDAC_CS_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YDACCS_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YDACCS_out)
    VARIABLE YDACCS_zd         	: std_logic := 'X';
    VARIABLE YDACCS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YDACCS_zd 	:= YDACCS_out;

    VitalPathDelay01Z (
      OutSignal => YDACCS, OutSignalName => "YDACCS", OutTemp => YDACCS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YDACCS,
                           PathCondition => TRUE)),
      GlitchData => YDACCS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YDAC_RSTB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YDAC_RSTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YDAC_RSTB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YDACRST	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YDACRST: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YDAC_RSTB : ENTITY IS TRUE;

  end YDAC_RSTB;

  architecture Structure of YDAC_RSTB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YDACRST_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YDAC_RST_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YDACRST_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YDACRST_out)
    VARIABLE YDACRST_zd         	: std_logic := 'X';
    VARIABLE YDACRST_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YDACRST_zd 	:= YDACRST_out;

    VitalPathDelay01Z (
      OutSignal => YDACRST, OutSignalName => "YDACRST", OutTemp => YDACRST_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YDACRST,
                           PathCondition => TRUE)),
      GlitchData => YDACRST_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XDAC_SDIB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XDAC_SDIB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XDAC_SDIB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XDACSDI	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XDACSDI: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XDAC_SDIB : ENTITY IS TRUE;

  end XDAC_SDIB;

  architecture Structure of XDAC_SDIB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XDACSDI_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XDAC_SDI_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XDACSDI_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XDACSDI_out)
    VARIABLE XDACSDI_zd         	: std_logic := 'X';
    VARIABLE XDACSDI_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XDACSDI_zd 	:= XDACSDI_out;

    VitalPathDelay01Z (
      OutSignal => XDACSDI, OutSignalName => "XDACSDI", OutTemp => XDACSDI_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XDACSDI,
                           PathCondition => TRUE)),
      GlitchData => XDACSDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XDAC_SCKB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XDAC_SCKB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XDAC_SCKB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XDACSCK	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XDACSCK: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XDAC_SCKB : ENTITY IS TRUE;

  end XDAC_SCKB;

  architecture Structure of XDAC_SCKB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XDACSCK_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XDAC_SCK_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XDACSCK_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XDACSCK_out)
    VARIABLE XDACSCK_zd         	: std_logic := 'X';
    VARIABLE XDACSCK_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XDACSCK_zd 	:= XDACSCK_out;

    VitalPathDelay01Z (
      OutSignal => XDACSCK, OutSignalName => "XDACSCK", OutTemp => XDACSCK_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XDACSCK,
                           PathCondition => TRUE)),
      GlitchData => XDACSCK_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XDAC_RSTSELB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XDAC_RSTSELB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XDAC_RSTSELB");

    port (XDACRSTSEL: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XDAC_RSTSELB : ENTITY IS TRUE;

  end XDAC_RSTSELB;

  architecture Structure of XDAC_RSTSELB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal XDACRSTSEL_out 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XDAC_RSTSEL_pad: ec2iobuf0002
      port map (I=>VCCI, T=>GNDI, PAD=>XDACRSTSEL_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
    END BLOCK;

    VitalBehavior : PROCESS (XDACRSTSEL_out)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XDACRSTSEL 	<= XDACRSTSEL_out;


    END PROCESS;

  end Structure;

-- entity XDAC_LDACB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XDAC_LDACB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XDAC_LDACB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XDACLDAC	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XDACLDAC: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XDAC_LDACB : ENTITY IS TRUE;

  end XDAC_LDACB;

  architecture Structure of XDAC_LDACB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XDACLDAC_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XDAC_LDAC_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XDACLDAC_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XDACLDAC_out)
    VARIABLE XDACLDAC_zd         	: std_logic := 'X';
    VARIABLE XDACLDAC_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XDACLDAC_zd 	:= XDACLDAC_out;

    VitalPathDelay01Z (
      OutSignal => XDACLDAC, OutSignalName => "XDACLDAC", OutTemp => XDACLDAC_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XDACLDAC,
                           PathCondition => TRUE)),
      GlitchData => XDACLDAC_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XDAC_CSB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XDAC_CSB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XDAC_CSB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_PADDO_XDACCS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XDACCS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XDAC_CSB : ENTITY IS TRUE;

  end XDAC_CSB;

  architecture Structure of XDAC_CSB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XDACCS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XDAC_CS_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XDACCS_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XDACCS_out)
    VARIABLE XDACCS_zd         	: std_logic := 'X';
    VARIABLE XDACCS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XDACCS_zd 	:= XDACCS_out;

    VitalPathDelay01Z (
      OutSignal => XDACCS, OutSignalName => "XDACCS", OutTemp => XDACCS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XDACCS,
                           PathCondition => TRUE)),
      GlitchData => XDACCS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XDAC_RSTB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XDAC_RSTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XDAC_RSTB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XDACRST	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XDACRST: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XDAC_RSTB : ENTITY IS TRUE;

  end XDAC_RSTB;

  architecture Structure of XDAC_RSTB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XDACRST_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XDAC_RST_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XDACRST_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XDACRST_out)
    VARIABLE XDACRST_zd         	: std_logic := 'X';
    VARIABLE XDACRST_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XDACRST_zd 	:= XDACRST_out;

    VitalPathDelay01Z (
      OutSignal => XDACRST, OutSignalName => "XDACRST", OutTemp => XDACRST_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XDACRST,
                           PathCondition => TRUE)),
      GlitchData => XDACRST_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YPADC_SDIB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YPADC_SDIB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YPADC_SDIB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YPADCSDI	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YPADCSDI: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YPADC_SDIB : ENTITY IS TRUE;

  end YPADC_SDIB;

  architecture Structure of YPADC_SDIB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YPADCSDI_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YPADC_SDI_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YPADCSDI_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YPADCSDI_out)
    VARIABLE YPADCSDI_zd         	: std_logic := 'X';
    VARIABLE YPADCSDI_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YPADCSDI_zd 	:= YPADCSDI_out;

    VitalPathDelay01Z (
      OutSignal => YPADCSDI, OutSignalName => "YPADCSDI", OutTemp => YPADCSDI_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YPADCSDI,
                           PathCondition => TRUE)),
      GlitchData => YPADCSDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YPADC_SCKB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YPADC_SCKB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YPADC_SCKB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YPADCSCK	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YPADCSCK: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YPADC_SCKB : ENTITY IS TRUE;

  end YPADC_SCKB;

  architecture Structure of YPADC_SCKB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YPADCSCK_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YPADC_SCK_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YPADCSCK_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YPADCSCK_out)
    VARIABLE YPADCSCK_zd         	: std_logic := 'X';
    VARIABLE YPADCSCK_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YPADCSCK_zd 	:= YPADCSCK_out;

    VitalPathDelay01Z (
      OutSignal => YPADCSCK, OutSignalName => "YPADCSCK", OutTemp => YPADCSCK_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YPADCSCK,
                           PathCondition => TRUE)),
      GlitchData => YPADCSCK_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YPADC_RSTB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YPADC_RSTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YPADC_RSTB");

    port (YPADCRST: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YPADC_RSTB : ENTITY IS TRUE;

  end YPADC_RSTB;

  architecture Structure of YPADC_RSTB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal YPADCRST_out 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YPADC_RST_pad: ec2iobuf0002
      port map (I=>VCCI, T=>GNDI, PAD=>YPADCRST_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
    END BLOCK;

    VitalBehavior : PROCESS (YPADCRST_out)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YPADCRST 	<= YPADCRST_out;


    END PROCESS;

  end Structure;

-- entity YPADC_CSB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YPADC_CSB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YPADC_CSB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YPADCCS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YPADCCS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YPADC_CSB : ENTITY IS TRUE;

  end YPADC_CSB;

  architecture Structure of YPADC_CSB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YPADCCS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YPADC_CS_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YPADCCS_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YPADCCS_out)
    VARIABLE YPADCCS_zd         	: std_logic := 'X';
    VARIABLE YPADCCS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YPADCCS_zd 	:= YPADCCS_out;

    VitalPathDelay01Z (
      OutSignal => YPADCCS, OutSignalName => "YPADCCS", OutTemp => YPADCCS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YPADCCS,
                           PathCondition => TRUE)),
      GlitchData => YPADCCS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XPADC_SDIB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XPADC_SDIB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XPADC_SDIB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XPADCSDI	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XPADCSDI: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XPADC_SDIB : ENTITY IS TRUE;

  end XPADC_SDIB;

  architecture Structure of XPADC_SDIB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XPADCSDI_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XPADC_SDI_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XPADCSDI_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XPADCSDI_out)
    VARIABLE XPADCSDI_zd         	: std_logic := 'X';
    VARIABLE XPADCSDI_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XPADCSDI_zd 	:= XPADCSDI_out;

    VitalPathDelay01Z (
      OutSignal => XPADCSDI, OutSignalName => "XPADCSDI", OutTemp => XPADCSDI_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XPADCSDI,
                           PathCondition => TRUE)),
      GlitchData => XPADCSDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XPADC_SCKB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XPADC_SCKB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XPADC_SCKB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XPADCSCK	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XPADCSCK: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XPADC_SCKB : ENTITY IS TRUE;

  end XPADC_SCKB;

  architecture Structure of XPADC_SCKB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XPADCSCK_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XPADC_SCK_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XPADCSCK_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XPADCSCK_out)
    VARIABLE XPADCSCK_zd         	: std_logic := 'X';
    VARIABLE XPADCSCK_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XPADCSCK_zd 	:= XPADCSCK_out;

    VitalPathDelay01Z (
      OutSignal => XPADCSCK, OutSignalName => "XPADCSCK", OutTemp => XPADCSCK_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XPADCSCK,
                           PathCondition => TRUE)),
      GlitchData => XPADCSCK_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XPADC_RSTB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XPADC_RSTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XPADC_RSTB");

    port (XPADCRST: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XPADC_RSTB : ENTITY IS TRUE;

  end XPADC_RSTB;

  architecture Structure of XPADC_RSTB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal XPADCRST_out 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XPADC_RST_pad: ec2iobuf0002
      port map (I=>VCCI, T=>GNDI, PAD=>XPADCRST_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
    END BLOCK;

    VitalBehavior : PROCESS (XPADCRST_out)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XPADCRST 	<= XPADCRST_out;


    END PROCESS;

  end Structure;

-- entity XPADC_CSB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XPADC_CSB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XPADC_CSB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XPADCCS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XPADCCS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XPADC_CSB : ENTITY IS TRUE;

  end XPADC_CSB;

  architecture Structure of XPADC_CSB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XPADCCS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XPADC_CS_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XPADCCS_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XPADCCS_out)
    VARIABLE XPADCCS_zd         	: std_logic := 'X';
    VARIABLE XPADCCS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XPADCCS_zd 	:= XPADCCS_out;

    VitalPathDelay01Z (
      OutSignal => XPADCCS, OutSignalName => "XPADCCS", OutTemp => XPADCCS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XPADCCS,
                           PathCondition => TRUE)),
      GlitchData => XPADCCS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity YIADC_CLKINB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity YIADC_CLKINB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "YIADC_CLKINB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_YIADCCLKIN	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; YIADCCLKIN: out Std_logic);

    ATTRIBUTE Vital_Level0 OF YIADC_CLKINB : ENTITY IS TRUE;

  end YIADC_CLKINB;

  architecture Structure of YIADC_CLKINB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal YIADCCLKIN_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    YIADC_CLKIN_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>YIADCCLKIN_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, YIADCCLKIN_out)
    VARIABLE YIADCCLKIN_zd         	: std_logic := 'X';
    VARIABLE YIADCCLKIN_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    YIADCCLKIN_zd 	:= YIADCCLKIN_out;

    VitalPathDelay01Z (

        OutSignal => YIADCCLKIN, OutSignalName => "YIADCCLKIN", OutTemp => YIADCCLKIN_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_YIADCCLKIN,
                           PathCondition => TRUE)),
      GlitchData => YIADCCLKIN_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XIADC_CLKINB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XIADC_CLKINB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XIADC_CLKINB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XIADCCLKIN	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XIADCCLKIN: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XIADC_CLKINB : ENTITY IS TRUE;

  end XIADC_CLKINB;

  architecture Structure of XIADC_CLKINB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XIADCCLKIN_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XIADC_CLKIN_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XIADCCLKIN_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XIADCCLKIN_out)
    VARIABLE XIADCCLKIN_zd         	: std_logic := 'X';
    VARIABLE XIADCCLKIN_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XIADCCLKIN_zd 	:= XIADCCLKIN_out;

    VitalPathDelay01Z (

        OutSignal => XIADCCLKIN, OutSignalName => "XIADCCLKIN", OutTemp => XIADCCLKIN_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XIADCCLKIN,
                           PathCondition => TRUE)),
      GlitchData => XIADCCLKIN_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity XY_STATUSB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity XY_STATUSB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "XY_STATUSB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_XYSTATUS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; XYSTATUS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF XY_STATUSB : ENTITY IS TRUE;

  end XY_STATUSB;

  architecture Structure of XY_STATUSB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal XYSTATUS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    XY_STATUS_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>XYSTATUS_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, XYSTATUS_out)
    VARIABLE XYSTATUS_zd         	: std_logic := 'X';
    VARIABLE XYSTATUS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    XYSTATUS_zd 	:= XYSTATUS_out;

    VitalPathDelay01Z (
      OutSignal => XYSTATUS, OutSignalName => "XYSTATUS", OutTemp => XYSTATUS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_XYSTATUS,
                           PathCondition => TRUE)),
      GlitchData => XYSTATUS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity cfg_doneB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity cfg_doneB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "cfg_doneB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_cfgdone	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; cfgdone: out Std_logic);

    ATTRIBUTE Vital_Level0 OF cfg_doneB : ENTITY IS TRUE;

  end cfg_doneB;

  architecture Structure of cfg_doneB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal cfgdone_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component ec2iobuf0002
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    cfg_done_pad: ec2iobuf0002
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>cfgdone_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, cfgdone_out)
    VARIABLE cfgdone_zd         	: std_logic := 'X';
    VARIABLE cfgdone_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    cfgdone_zd 	:= cfgdone_out;

    VitalPathDelay01Z (
      OutSignal => cfgdone, OutSignalName => "cfgdone", OutTemp => cfgdone_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_cfgdone,
                           PathCondition => TRUE)),
      GlitchData => cfgdone_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity EPLLDB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity EPLLDB is
    port (CLKI: in Std_logic; CLKFB: in Std_logic; RST: in Std_logic; 
          RSTK: in Std_logic; DPAMODE: in Std_logic; DRPAI3: in Std_logic; 
          DRPAI2: in Std_logic; DRPAI1: in Std_logic; DRPAI0: in Std_logic; 
          DFPAI3: in Std_logic; DFPAI2: in Std_logic; DFPAI1: in Std_logic; 
          DFPAI0: in Std_logic; PWD: in Std_logic; CLKOP: out Std_logic; 
          CLKOS: out Std_logic; CLKOK: out Std_logic; LOCK: out Std_logic; 
          CLKINTFB: out Std_logic);



  end EPLLDB;

  architecture Structure of EPLLDB is
    component EPLLD1
      generic (CLKFB_DIV: INTEGER; CLKI_DIV: INTEGER; CLKOK_BYPASS: String; 
               CLKOK_DIV: INTEGER; CLKOP_BYPASS: String; CLKOP_DIV: INTEGER; 
               CLKOS_BYPASS: String; DUTY: INTEGER; FIN: String; 
               PHASEADJ: String; PHASE_CNTL: String; PLLCAP: String);
      port (CLKI: in Std_logic; CLKFB: in Std_logic; RST: in Std_logic; 
            RSTK: in Std_logic; DPAMODE: in Std_logic; DRPAI3: in Std_logic; 
            DRPAI2: in Std_logic; DRPAI1: in Std_logic; DRPAI0: in Std_logic; 
            DFPAI3: in Std_logic; DFPAI2: in Std_logic; DFPAI1: in Std_logic; 
            DFPAI0: in Std_logic; PWD: in Std_logic; CLKOP: out Std_logic; 
            CLKOS: out Std_logic; CLKOK: out Std_logic; LOCK: out Std_logic; 
            CLKINTFB: out Std_logic);
    end component;
  begin
    INST10: EPLLD1
      generic map (CLKFB_DIV => 5, CLKI_DIV => 2, CLKOK_BYPASS => "DISABLED", 
                   CLKOK_DIV => 10, CLKOP_BYPASS => "DISABLED", 
                   CLKOP_DIV => 16, CLKOS_BYPASS => "ENABLED", DUTY => 8, 
                   FIN => "20.000000", PHASEADJ => "0.0", 
                   PHASE_CNTL => "STATIC", PLLCAP => "DISABLED")
      port map (CLKI=>CLKI, CLKFB=>CLKFB, RST=>RST, RSTK=>RSTK, 
                DPAMODE=>DPAMODE, DRPAI3=>DRPAI3, DRPAI2=>DRPAI2, 
                DRPAI1=>DRPAI1, DRPAI0=>DRPAI0, DFPAI3=>DFPAI3, DFPAI2=>DFPAI2, 
                DFPAI1=>DFPAI1, DFPAI0=>DFPAI0, PWD=>PWD, CLKOP=>CLKOP, 
                CLKOS=>CLKOS, CLKOK=>CLKOK, LOCK=>LOCK, CLKINTFB=>CLKINTFB);
  end Structure;

-- entity pll_inst_PLLInst_0
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity pll_inst_PLLInst_0 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "pll_inst_PLLInst_0";

      tipd_CLKI  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKFB  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKI_CLKOS	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKI_CLKOP	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKFB_CLKOS	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKFB_CLKOP	 : VitalDelayType01 := (0 ns, 0 ns));

    port (CLKI: in Std_logic; CLKFB: in Std_logic; LOCK: out Std_logic; 
          CLKOS: out Std_logic; CLKOP: out Std_logic);



  end pll_inst_PLLInst_0;

  architecture Structure of pll_inst_PLLInst_0 is
    signal CLKI_ipd 	: std_logic := 'X';
    signal CLKFB_ipd 	: std_logic := 'X';
    signal LOCK_out 	: std_logic := 'X';
    signal CLKOS_out 	: std_logic := 'X';
    signal CLKOP_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component EPLLDB
      port (CLKI: in Std_logic; CLKFB: in Std_logic; RST: in Std_logic; 
            RSTK: in Std_logic; DPAMODE: in Std_logic; DRPAI3: in Std_logic; 
            DRPAI2: in Std_logic; DRPAI1: in Std_logic; DRPAI0: in Std_logic; 
            DFPAI3: in Std_logic; DFPAI2: in Std_logic; DFPAI1: in Std_logic; 
            DFPAI0: in Std_logic; PWD: in Std_logic; CLKOP: out Std_logic; 
            CLKOS: out Std_logic; CLKOK: out Std_logic; LOCK: out Std_logic; 
            CLKINTFB: out Std_logic);
    end component;
  begin
    pll_inst_PLLInst_0_EPLLD: EPLLDB
      port map (CLKI=>CLKI_ipd, CLKFB=>CLKFB_ipd, RST=>GNDI, RSTK=>GNDI, 
                DPAMODE=>GNDI, DRPAI3=>GNDI, DRPAI2=>GNDI, DRPAI1=>GNDI, 
                DRPAI0=>GNDI, DFPAI3=>GNDI, DFPAI2=>GNDI, DFPAI1=>GNDI, 
                DFPAI0=>GNDI, PWD=>GNDI, CLKOP=>CLKOP_out, CLKOS=>CLKOS_out, 
                CLKOK=>open, LOCK=>LOCK_out, CLKINTFB=>open);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLKI_ipd, CLKI, tipd_CLKI);
      VitalWireDelay(CLKFB_ipd, CLKFB, tipd_CLKFB);
    END BLOCK;

    VitalBehavior : PROCESS (CLKI_ipd, CLKFB_ipd, LOCK_out, CLKOS_out, 
      CLKOP_out)
    VARIABLE CLKOS_zd         	: std_logic := 'X';
    VARIABLE CLKOS_GlitchData 	: VitalGlitchDataType;
    VARIABLE CLKOP_zd         	: std_logic := 'X';
    VARIABLE CLKOP_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    LOCK 	<= LOCK_out;
    CLKOS_zd 	:= CLKOS_out;
    CLKOP_zd 	:= CLKOP_out;

    VitalPathDelay01 (
      OutSignal => CLKOS, OutSignalName => "CLKOS", OutTemp => CLKOS_zd,
      Paths      => (0 => (InputChangeTime => CLKI_ipd'last_event,
                           PathDelay => tpd_CLKI_CLKOS,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => CLKFB_ipd'last_event,
                           PathDelay => tpd_CLKFB_CLKOS,
                           PathCondition => TRUE)),
      GlitchData => CLKOS_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => CLKOP, OutSignalName => "CLKOP", OutTemp => CLKOP_zd,
      Paths      => (0 => (InputChangeTime => CLKI_ipd'last_event,
                           PathDelay => tpd_CLKI_CLKOP,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => CLKFB_ipd'last_event,
                           PathDelay => tpd_CLKFB_CLKOP,
                           PathCondition => TRUE)),
      GlitchData => CLKOP_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KBB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity DP16KBB is
    port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
          CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
          RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
          WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
          CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
          DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
          DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
          DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
          DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
          DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
          DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
          ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
          ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
          ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
          ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
          ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
          DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
          DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
          DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
          DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
          DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
          DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
          ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
          DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
          DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
          DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
          DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
          DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
          DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
          DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
          DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KBB : ENTITY IS TRUE;

  end DP16KBB;

  architecture Structure of DP16KBB is
    component DP16KB
      generic (CSDECODE_A: Std_logic_vector(2 downto 0); 
               CSDECODE_B: Std_logic_vector(2 downto 0); DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; RESETMODE: String; 
               WRITEMODE_A: String; WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; WEA: in Std_logic; CSA0: in Std_logic; 
            CSA1: in Std_logic; CSA2: in Std_logic; RSTA: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; CEB: in Std_logic; 
            CLKB: in Std_logic; WEB: in Std_logic; CSB0: in Std_logic; 
            CSB1: in Std_logic; CSB2: in Std_logic; RSTB: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KB
      generic map (CSDECODE_A => "000", CSDECODE_B => "000", 
                   DATA_WIDTH_A => 18, DATA_WIDTH_B => 18, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "OUTREG", REGMODE_B => "OUTREG", 
                   RESETMODE => "ASYNC", WRITEMODE_A => "NORMAL", 
                   WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, WEA=>WEA, CSA0=>CSA0, CSA1=>CSA1, 
                CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, DIB2=>DIB2, 
                DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, DIB7=>DIB7, 
                DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, WEB=>WEB, 
                CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, DOA0=>DOA0, 
                DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, DOA5=>DOA5, 
                DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, DOA10=>DOA10, 
                DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, DOA14=>DOA14, 
                DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, DOB0=>DOB0, 
                DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, DOB5=>DOB5, 
                DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, DOB10=>DOB10, 
                DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, DOB14=>DOB14, 
                DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity inverter
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity inverter is
    port (I: in Std_logic; Z: out Std_logic);

    ATTRIBUTE Vital_Level0 OF inverter : ENTITY IS TRUE;

  end inverter;

  architecture Structure of inverter is
    component INV
      port (A: in Std_logic; Z: out Std_logic);
    end component;
  begin
    INST1: INV
      port map (A=>I, Z=>Z);
  end Structure;


  -- entity lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;


    entity lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0"
        ;

      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKA 	: VitalDelayType := 0 ns;
      tpw_MORCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKB 	: VitalDelayType := 0 ns;
      tpw_MORCLKB_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns;
      tisd_RSTA_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB4_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA10: in Std_logic; DIA9: in Std_logic; DIA8: in Std_logic; 
          DIA7: in Std_logic; DIA6: in Std_logic; DIA5: in Std_logic; 
          DIA4: in Std_logic; DIA3: in Std_logic; DIA2: in Std_logic; 
          DIA1: in Std_logic; DIA0: in Std_logic; ADA13: in Std_logic; 
          ADA12: in Std_logic; ADA11: in Std_logic; ADA10: in Std_logic; 
          ADA9: in Std_logic; ADA8: in Std_logic; ADA7: in Std_logic; 
          ADA6: in Std_logic; ADA5: in Std_logic; ADA4: in Std_logic; 
          ADA1: in Std_logic; ADA0: in Std_logic; WEA: in Std_logic; 
          RSTA: in Std_logic; CLKA: in Std_logic; MORCLKA: in Std_logic; 
          MORCLKB: in Std_logic; CLKB: in Std_logic; RSTB: in Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic);


          ATTRIBUTE Vital_Level0 OF lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 : ENTITY IS TRUE;


    end lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0;


    architecture Structure of lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal RSTA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal ADB4_ipd 	: std_logic := 'X';
    signal ADB4_dly 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    signal MORCLKB_NOTIN: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KBB
      port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
            DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
            DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
            DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
            DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
            DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
            DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
            ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
            ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
            ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
            ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
            ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
  begin

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0_DP16KB: DP16KBB
      port map (CEA=>VCCI, CLKA=>MORCLKA_ipd, WEA=>WEA_dly, CSA0=>GNDI, 
                CSA1=>GNDI, CSA2=>GNDI, RSTA=>RSTA_dly, CEB=>VCCI, 
                CLKB=>MORCLKB_NOTIN, WEB=>GNDI, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>RSTB_dly, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>DIA4_dly, DIA5=>DIA5_dly, 
                DIA6=>DIA6_dly, DIA7=>DIA7_dly, DIA8=>DIA8_dly, DIA9=>DIA9_dly, 
                DIA10=>DIA10_dly, DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, 
                DIA14=>GNDI, DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, 
                ADA0=>ADA0_dly, ADA1=>ADA1_dly, ADA2=>GNDI, ADA3=>GNDI, 
                ADA4=>ADA4_dly, ADA5=>ADA5_dly, ADA6=>ADA6_dly, ADA7=>ADA7_dly, 
                ADA8=>ADA8_dly, ADA9=>ADA9_dly, ADA10=>ADA10_dly, 
                ADA11=>ADA11_dly, ADA12=>ADA12_dly, ADA13=>ADA13_dly, 
                DIB0=>GNDI, DIB1=>GNDI, DIB2=>GNDI, DIB3=>GNDI, DIB4=>GNDI, 
                DIB5=>GNDI, DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, 
                DIB10=>GNDI, DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, 
                DIB14=>GNDI, DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, 
                ADB1=>GNDI, ADB2=>GNDI, ADB3=>GNDI, ADB4=>ADB4_dly, 
                ADB5=>ADB5_dly, ADB6=>ADB6_dly, ADB7=>ADB7_dly, ADB8=>ADB8_dly, 
                ADB9=>ADB9_dly, ADB10=>ADB10_dly, ADB11=>ADB11_dly, 
                ADB12=>ADB12_dly, ADB13=>ADB13_dly, DOA0=>open, DOA1=>open, 
                DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
                DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
                DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
                DOA16=>open, DOA17=>open, DOB0=>DOB0_out, DOB1=>DOB1_out, 
                DOB2=>DOB2_out, DOB3=>DOB3_out, DOB4=>DOB4_out, DOB5=>DOB5_out, 
                DOB6=>DOB6_out, DOB7=>DOB7_out, DOB8=>DOB8_out, DOB9=>DOB9_out, 
                DOB10=>DOB10_out, DOB11=>open, DOB12=>open, DOB13=>open, 
                DOB14=>open, DOB15=>open, DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);
    MORCLKB_INVERTERIN: inverter
      port map (I=>MORCLKB_ipd, Z=>MORCLKB_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(ADB4_ipd, ADB4, tipd_ADB4);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(RSTA_dly, RSTA_ipd, tisd_RSTA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(ADB4_dly, ADB4_ipd, tisd_ADB4_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, DIA6_dly, 
      DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA1_dly, ADA0_dly, WEA_dly, RSTA_dly, CLKA_dly, 
      MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, RSTB_dly, DOB0_out, DOB1_out, 
      DOB2_out, DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, DOB8_out, 
      DOB9_out, DOB10_out, ADB4_dly, ADB5_dly, ADB6_dly, ADB7_dly, ADB8_dly, 
      ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly, ADB13_dly)
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_CLKA       	: x01 := '0';
    VARIABLE RSTA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB4_CLKB       	: x01 := '0';
    VARIABLE ADB4_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKA_MORCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKB_MORCLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKB	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_posedge,
        HoldHigh => thold_ADA4_CLKA_noedge_posedge,
        HoldLow => thold_ADA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_posedge,
        SetupLow => tsetup_WEA_CLKA_noedge_posedge,
        HoldHigh => thold_WEA_CLKA_noedge_posedge,
        HoldLow => thold_WEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTA_dly,
        TestSignalName => "RSTA",
        TestDelay => tisd_RSTA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTA_CLKA_noedge_negedge,
        SetupLow => tsetup_RSTA_CLKA_noedge_negedge,
        HoldHigh => thold_RSTA_CLKA_noedge_negedge,
        HoldLow => thold_RSTA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTA_CLKA_TimingDatash,
        Violation => tviol_RSTA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_negedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_negedge,
        HoldHigh => thold_RSTB_CLKB_noedge_negedge,
        HoldLow => thold_RSTB_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB4_dly,
        TestSignalName => "ADB4",
        TestDelay => tisd_ADB4_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB4_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB4_CLKB_noedge_negedge,
        HoldHigh => thold_ADB4_CLKB_noedge_negedge,
        HoldLow => thold_ADB4_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB4_CLKB_TimingDatash,
        Violation => tviol_ADB4_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_negedge,
        HoldHigh => thold_ADB5_CLKB_noedge_negedge,
        HoldLow => thold_ADB5_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_negedge,
        HoldHigh => thold_ADB6_CLKB_noedge_negedge,
        HoldLow => thold_ADB6_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_negedge,
        HoldHigh => thold_ADB7_CLKB_noedge_negedge,
        HoldLow => thold_ADB7_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_negedge,
        HoldHigh => thold_ADB8_CLKB_noedge_negedge,
        HoldLow => thold_ADB8_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_negedge,
        HoldHigh => thold_ADB9_CLKB_noedge_negedge,
        HoldLow => thold_ADB9_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_negedge,
        HoldHigh => thold_ADB10_CLKB_noedge_negedge,
        HoldLow => thold_ADB10_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_negedge,
        HoldHigh => thold_ADB11_CLKB_noedge_negedge,
        HoldLow => thold_ADB11_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_negedge,
        HoldHigh => thold_ADB12_CLKB_noedge_negedge,
        HoldLow => thold_ADB12_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_negedge,
        HoldHigh => thold_ADB13_CLKB_noedge_negedge,
        HoldLow => thold_ADB13_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKA_ipd,
        TestSignalName => "MORCLKA",
        Period => tperiod_MORCLKA,
        PulseWidthHigh => tpw_MORCLKA_posedge,
        PulseWidthLow => tpw_MORCLKA_negedge,
        PeriodData => periodcheckinfo_MORCLKA,
        Violation => tviol_MORCLKA_MORCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKB_ipd,
        TestSignalName => "MORCLKB",
        Period => tperiod_MORCLKB,
        PulseWidthHigh => tpw_MORCLKB_posedge,
        PulseWidthLow => tpw_MORCLKB_negedge,
        PeriodData => periodcheckinfo_MORCLKB,
        Violation => tviol_MORCLKB_MORCLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;

    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KB0003
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity DP16KB0003 is
    port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
          CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
          RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
          WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
          CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
          DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
          DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
          DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
          DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
          DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
          DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
          ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
          ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
          ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
          ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
          ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
          DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
          DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
          DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
          DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
          DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
          DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
          ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
          DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
          DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
          DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
          DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
          DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
          DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
          DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
          DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KB0003 : ENTITY IS TRUE;

  end DP16KB0003;

  architecture Structure of DP16KB0003 is
    component DP16KB
      generic (CSDECODE_A: Std_logic_vector(2 downto 0); 
               CSDECODE_B: Std_logic_vector(2 downto 0); DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; RESETMODE: String; 
               WRITEMODE_A: String; WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; WEA: in Std_logic; CSA0: in Std_logic; 
            CSA1: in Std_logic; CSA2: in Std_logic; RSTA: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; CEB: in Std_logic; 
            CLKB: in Std_logic; WEB: in Std_logic; CSB0: in Std_logic; 
            CSB1: in Std_logic; CSB2: in Std_logic; RSTB: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KB
      generic map (CSDECODE_A => "000", CSDECODE_B => "000", 
                   DATA_WIDTH_A => 18, DATA_WIDTH_B => 18, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "OUTREG", REGMODE_B => "OUTREG", 
                   RESETMODE => "ASYNC", WRITEMODE_A => "NORMAL", 
                   WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, WEA=>WEA, CSA0=>CSA0, CSA1=>CSA1, 
                CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, DIB2=>DIB2, 
                DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, DIB7=>DIB7, 
                DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, WEB=>WEB, 
                CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, DOA0=>DOA0, 
                DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, DOA5=>DOA5, 
                DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, DOA10=>DOA10, 
                DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, DOA14=>DOA14, 
                DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, DOB0=>DOB0, 
                DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, DOB5=>DOB5, 
                DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, DOB10=>DOB10, 
                DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, DOB14=>DOB14, 
                DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;


  -- entity lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;


    entity lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6"
        ;

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKA 	: VitalDelayType := 0 ns;
      tpw_MORCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKB 	: VitalDelayType := 0 ns;
      tpw_MORCLKB_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns;
      tisd_RSTA_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB4_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
          DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
          DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
          DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
          DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
          DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
          ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
          ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
          ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
          ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
          WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
          MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
          RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
          DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
          DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
          DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
          DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
          DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
          DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic);


          ATTRIBUTE Vital_Level0 OF lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 : ENTITY IS TRUE;


    end lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6;


    architecture Structure of lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA15_ipd 	: std_logic := 'X';
    signal DIA15_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA13_ipd 	: std_logic := 'X';
    signal DIA13_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal RSTA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal DOB11_out 	: std_logic := 'X';
    signal DOB12_out 	: std_logic := 'X';
    signal DOB13_out 	: std_logic := 'X';
    signal DOB14_out 	: std_logic := 'X';
    signal DOB15_out 	: std_logic := 'X';
    signal DOB16_out 	: std_logic := 'X';
    signal DOB17_out 	: std_logic := 'X';
    signal ADB4_ipd 	: std_logic := 'X';
    signal ADB4_dly 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    signal MORCLKB_NOTIN: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component DP16KB0003
      port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
            DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
            DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
            DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
            DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
            DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
            DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
            ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
            ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
            ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
            ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
            ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6_DP16KB: DP16KB0003
      port map (CEA=>VCCI, CLKA=>MORCLKA_ipd, WEA=>WEA_dly, CSA0=>GNDI, 
                CSA1=>GNDI, CSA2=>GNDI, RSTA=>RSTA_dly, CEB=>VCCI, 
                CLKB=>MORCLKB_NOTIN, WEB=>GNDI, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>RSTB_dly, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>DIA4_dly, DIA5=>DIA5_dly, 
                DIA6=>DIA6_dly, DIA7=>DIA7_dly, DIA8=>DIA8_dly, DIA9=>DIA9_dly, 
                DIA10=>DIA10_dly, DIA11=>DIA11_dly, DIA12=>DIA12_dly, 
                DIA13=>DIA13_dly, DIA14=>DIA14_dly, DIA15=>DIA15_dly, 
                DIA16=>DIA16_dly, DIA17=>DIA17_dly, ADA0=>ADA0_dly, 
                ADA1=>ADA1_dly, ADA2=>GNDI, ADA3=>GNDI, ADA4=>ADA4_dly, 
                ADA5=>ADA5_dly, ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, 
                ADA9=>ADA9_dly, ADA10=>ADA10_dly, ADA11=>ADA11_dly, 
                ADA12=>ADA12_dly, ADA13=>ADA13_dly, DIB0=>GNDI, DIB1=>GNDI, 
                DIB2=>GNDI, DIB3=>GNDI, DIB4=>GNDI, DIB5=>GNDI, DIB6=>GNDI, 
                DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, DIB11=>GNDI, 
                DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, DIB15=>GNDI, 
                DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, ADB2=>GNDI, 
                ADB3=>GNDI, ADB4=>ADB4_dly, ADB5=>ADB5_dly, ADB6=>ADB6_dly, 
                ADB7=>ADB7_dly, ADB8=>ADB8_dly, ADB9=>ADB9_dly, 
                ADB10=>ADB10_dly, ADB11=>ADB11_dly, ADB12=>ADB12_dly, 
                ADB13=>ADB13_dly, DOA0=>open, DOA1=>open, DOA2=>open, 
                DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, 
                DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
                DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
                DOA17=>open, DOB0=>DOB0_out, DOB1=>DOB1_out, DOB2=>DOB2_out, 
                DOB3=>DOB3_out, DOB4=>DOB4_out, DOB5=>DOB5_out, DOB6=>DOB6_out, 
                DOB7=>DOB7_out, DOB8=>DOB8_out, DOB9=>DOB9_out, 
                DOB10=>DOB10_out, DOB11=>DOB11_out, DOB12=>DOB12_out, 
                DOB13=>DOB13_out, DOB14=>DOB14_out, DOB15=>DOB15_out, 
                DOB16=>DOB16_out, DOB17=>DOB17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);
    MORCLKB_INVERTERIN: inverter
      port map (I=>MORCLKB_ipd, Z=>MORCLKB_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA15_ipd, DIA15, tipd_DIA15);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA13_ipd, DIA13, tipd_DIA13);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(ADB4_ipd, ADB4, tipd_ADB4);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA15_dly, DIA15_ipd, tisd_DIA15_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA13_dly, DIA13_ipd, tisd_DIA13_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(RSTA_dly, RSTA_ipd, tisd_RSTA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(ADB4_dly, ADB4_ipd, tisd_ADB4_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA15_dly, DIA14_dly, 
      DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, 
      DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, 
      ADA13_dly, ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
      ADA6_dly, ADA5_dly, ADA4_dly, ADA1_dly, ADA0_dly, WEA_dly, RSTA_dly, 
      CLKA_dly, MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, RSTB_dly, DOB0_out, 
      DOB1_out, DOB2_out, DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, 
      DOB8_out, DOB9_out, DOB10_out, DOB11_out, DOB12_out, DOB13_out, 
      DOB14_out, DOB15_out, DOB16_out, DOB17_out, ADB4_dly, ADB5_dly, ADB6_dly, 
      ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly, ADB13_dly)
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB11_zd         	: std_logic := 'X';
    VARIABLE DOB11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB12_zd         	: std_logic := 'X';
    VARIABLE DOB12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB13_zd         	: std_logic := 'X';
    VARIABLE DOB13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB14_zd         	: std_logic := 'X';
    VARIABLE DOB14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB15_zd         	: std_logic := 'X';
    VARIABLE DOB15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB16_zd         	: std_logic := 'X';
    VARIABLE DOB16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB17_zd         	: std_logic := 'X';
    VARIABLE DOB17_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA15_CLKA       	: x01 := '0';
    VARIABLE DIA15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA13_CLKA       	: x01 := '0';
    VARIABLE DIA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_CLKA       	: x01 := '0';
    VARIABLE RSTA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB4_CLKB       	: x01 := '0';
    VARIABLE ADB4_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKA_MORCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKB_MORCLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKB	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA15_dly,
        TestSignalName => "DIA15",
        TestDelay => tisd_DIA15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA15_CLKA_noedge_posedge,
        HoldHigh => thold_DIA15_CLKA_noedge_posedge,
        HoldLow => thold_DIA15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA15_CLKA_TimingDatash,
        Violation => tviol_DIA15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA13_dly,
        TestSignalName => "DIA13",
        TestDelay => tisd_DIA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA13_CLKA_noedge_posedge,
        HoldHigh => thold_DIA13_CLKA_noedge_posedge,
        HoldLow => thold_DIA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA13_CLKA_TimingDatash,
        Violation => tviol_DIA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_posedge,
        HoldHigh => thold_ADA4_CLKA_noedge_posedge,
        HoldLow => thold_ADA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_posedge,
        SetupLow => tsetup_WEA_CLKA_noedge_posedge,
        HoldHigh => thold_WEA_CLKA_noedge_posedge,
        HoldLow => thold_WEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTA_dly,
        TestSignalName => "RSTA",
        TestDelay => tisd_RSTA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTA_CLKA_noedge_negedge,
        SetupLow => tsetup_RSTA_CLKA_noedge_negedge,
        HoldHigh => thold_RSTA_CLKA_noedge_negedge,
        HoldLow => thold_RSTA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTA_CLKA_TimingDatash,
        Violation => tviol_RSTA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_negedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_negedge,
        HoldHigh => thold_RSTB_CLKB_noedge_negedge,
        HoldLow => thold_RSTB_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB4_dly,
        TestSignalName => "ADB4",
        TestDelay => tisd_ADB4_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB4_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB4_CLKB_noedge_negedge,
        HoldHigh => thold_ADB4_CLKB_noedge_negedge,
        HoldLow => thold_ADB4_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB4_CLKB_TimingDatash,
        Violation => tviol_ADB4_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_negedge,
        HoldHigh => thold_ADB5_CLKB_noedge_negedge,
        HoldLow => thold_ADB5_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_negedge,
        HoldHigh => thold_ADB6_CLKB_noedge_negedge,
        HoldLow => thold_ADB6_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_negedge,
        HoldHigh => thold_ADB7_CLKB_noedge_negedge,
        HoldLow => thold_ADB7_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_negedge,
        HoldHigh => thold_ADB8_CLKB_noedge_negedge,
        HoldLow => thold_ADB8_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_negedge,
        HoldHigh => thold_ADB9_CLKB_noedge_negedge,
        HoldLow => thold_ADB9_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_negedge,
        HoldHigh => thold_ADB10_CLKB_noedge_negedge,
        HoldLow => thold_ADB10_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_negedge,
        HoldHigh => thold_ADB11_CLKB_noedge_negedge,
        HoldLow => thold_ADB11_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_negedge,
        HoldHigh => thold_ADB12_CLKB_noedge_negedge,
        HoldLow => thold_ADB12_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_negedge,
        HoldHigh => thold_ADB13_CLKB_noedge_negedge,
        HoldLow => thold_ADB13_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKA_ipd,
        TestSignalName => "MORCLKA",
        Period => tperiod_MORCLKA,
        PulseWidthHigh => tpw_MORCLKA_posedge,
        PulseWidthLow => tpw_MORCLKA_negedge,
        PeriodData => periodcheckinfo_MORCLKA,
        Violation => tviol_MORCLKA_MORCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKB_ipd,
        TestSignalName => "MORCLKB",
        Period => tperiod_MORCLKB,
        PulseWidthHigh => tpw_MORCLKB_posedge,
        PulseWidthLow => tpw_MORCLKB_negedge,
        PeriodData => periodcheckinfo_MORCLKB,
        Violation => tviol_MORCLKB_MORCLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;
    DOB11_zd 	:= DOB11_out;
    DOB12_zd 	:= DOB12_out;
    DOB13_zd 	:= DOB13_out;
    DOB14_zd 	:= DOB14_out;
    DOB15_zd 	:= DOB15_out;
    DOB16_zd 	:= DOB16_out;
    DOB17_zd 	:= DOB17_out;

    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB11, OutSignalName => "DOB11", OutTemp => DOB11_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB11,
                           PathCondition => TRUE)),
      GlitchData => DOB11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB12, OutSignalName => "DOB12", OutTemp => DOB12_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB12,
                           PathCondition => TRUE)),
      GlitchData => DOB12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB13, OutSignalName => "DOB13", OutTemp => DOB13_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB13,
                           PathCondition => TRUE)),
      GlitchData => DOB13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB14, OutSignalName => "DOB14", OutTemp => DOB14_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB14,
                           PathCondition => TRUE)),
      GlitchData => DOB14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB15, OutSignalName => "DOB15", OutTemp => DOB15_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB15,
                           PathCondition => TRUE)),
      GlitchData => DOB15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB16, OutSignalName => "DOB16", OutTemp => DOB16_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB16,
                           PathCondition => TRUE)),
      GlitchData => DOB16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB17, OutSignalName => "DOB17", OutTemp => DOB17_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB17,
                           PathCondition => TRUE)),
      GlitchData => DOB17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KB0004
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity DP16KB0004 is
    port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
          CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
          RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
          WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
          CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
          DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
          DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
          DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
          DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
          DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
          DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
          ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
          ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
          ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
          ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
          ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
          DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
          DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
          DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
          DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
          DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
          DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
          ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
          DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
          DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
          DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
          DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
          DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
          DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
          DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
          DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KB0004 : ENTITY IS TRUE;

  end DP16KB0004;

  architecture Structure of DP16KB0004 is
    component DP16KB
      generic (CSDECODE_A: Std_logic_vector(2 downto 0); 
               CSDECODE_B: Std_logic_vector(2 downto 0); DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; RESETMODE: String; 
               WRITEMODE_A: String; WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; WEA: in Std_logic; CSA0: in Std_logic; 
            CSA1: in Std_logic; CSA2: in Std_logic; RSTA: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; CEB: in Std_logic; 
            CLKB: in Std_logic; WEB: in Std_logic; CSB0: in Std_logic; 
            CSB1: in Std_logic; CSB2: in Std_logic; RSTB: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KB
      generic map (CSDECODE_A => "000", CSDECODE_B => "000", 
                   DATA_WIDTH_A => 18, DATA_WIDTH_B => 18, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "OUTREG", REGMODE_B => "OUTREG", 
                   RESETMODE => "ASYNC", WRITEMODE_A => "NORMAL", 
                   WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, WEA=>WEA, CSA0=>CSA0, CSA1=>CSA1, 
                CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, DIB2=>DIB2, 
                DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, DIB7=>DIB7, 
                DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, WEB=>WEB, 
                CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, DOA0=>DOA0, 
                DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, DOA5=>DOA5, 
                DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, DOA10=>DOA10, 
                DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, DOA14=>DOA14, 
                DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, DOB0=>DOB0, 
                DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, DOB5=>DOB5, 
                DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, DOB10=>DOB10, 
                DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, DOB14=>DOB14, 
                DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;


  -- entity lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;


    entity lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5"
        ;

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKA 	: VitalDelayType := 0 ns;
      tpw_MORCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKB 	: VitalDelayType := 0 ns;
      tpw_MORCLKB_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns;
      tisd_RSTA_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB4_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
          DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
          DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
          DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
          DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
          DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
          ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
          ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
          ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
          ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
          WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
          MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
          RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
          DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
          DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
          DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
          DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
          DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
          DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic);


          ATTRIBUTE Vital_Level0 OF lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 : ENTITY IS TRUE;


    end lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5;


    architecture Structure of lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA15_ipd 	: std_logic := 'X';
    signal DIA15_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA13_ipd 	: std_logic := 'X';
    signal DIA13_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal RSTA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal DOB11_out 	: std_logic := 'X';
    signal DOB12_out 	: std_logic := 'X';
    signal DOB13_out 	: std_logic := 'X';
    signal DOB14_out 	: std_logic := 'X';
    signal DOB15_out 	: std_logic := 'X';
    signal DOB16_out 	: std_logic := 'X';
    signal DOB17_out 	: std_logic := 'X';
    signal ADB4_ipd 	: std_logic := 'X';
    signal ADB4_dly 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    signal MORCLKB_NOTIN: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component DP16KB0004
      port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
            DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
            DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
            DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
            DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
            DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
            DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
            ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
            ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
            ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
            ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
            ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5_DP16KB: DP16KB0004
      port map (CEA=>VCCI, CLKA=>MORCLKA_ipd, WEA=>WEA_dly, CSA0=>GNDI, 
                CSA1=>GNDI, CSA2=>GNDI, RSTA=>RSTA_dly, CEB=>VCCI, 
                CLKB=>MORCLKB_NOTIN, WEB=>GNDI, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>RSTB_dly, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>DIA4_dly, DIA5=>DIA5_dly, 
                DIA6=>DIA6_dly, DIA7=>DIA7_dly, DIA8=>DIA8_dly, DIA9=>DIA9_dly, 
                DIA10=>DIA10_dly, DIA11=>DIA11_dly, DIA12=>DIA12_dly, 
                DIA13=>DIA13_dly, DIA14=>DIA14_dly, DIA15=>DIA15_dly, 
                DIA16=>DIA16_dly, DIA17=>DIA17_dly, ADA0=>ADA0_dly, 
                ADA1=>ADA1_dly, ADA2=>GNDI, ADA3=>GNDI, ADA4=>ADA4_dly, 
                ADA5=>ADA5_dly, ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, 
                ADA9=>ADA9_dly, ADA10=>ADA10_dly, ADA11=>ADA11_dly, 
                ADA12=>ADA12_dly, ADA13=>ADA13_dly, DIB0=>GNDI, DIB1=>GNDI, 
                DIB2=>GNDI, DIB3=>GNDI, DIB4=>GNDI, DIB5=>GNDI, DIB6=>GNDI, 
                DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, DIB11=>GNDI, 
                DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, DIB15=>GNDI, 
                DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, ADB2=>GNDI, 
                ADB3=>GNDI, ADB4=>ADB4_dly, ADB5=>ADB5_dly, ADB6=>ADB6_dly, 
                ADB7=>ADB7_dly, ADB8=>ADB8_dly, ADB9=>ADB9_dly, 
                ADB10=>ADB10_dly, ADB11=>ADB11_dly, ADB12=>ADB12_dly, 
                ADB13=>ADB13_dly, DOA0=>open, DOA1=>open, DOA2=>open, 
                DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, 
                DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
                DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
                DOA17=>open, DOB0=>DOB0_out, DOB1=>DOB1_out, DOB2=>DOB2_out, 
                DOB3=>DOB3_out, DOB4=>DOB4_out, DOB5=>DOB5_out, DOB6=>DOB6_out, 
                DOB7=>DOB7_out, DOB8=>DOB8_out, DOB9=>DOB9_out, 
                DOB10=>DOB10_out, DOB11=>DOB11_out, DOB12=>DOB12_out, 
                DOB13=>DOB13_out, DOB14=>DOB14_out, DOB15=>DOB15_out, 
                DOB16=>DOB16_out, DOB17=>DOB17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);
    MORCLKB_INVERTERIN: inverter
      port map (I=>MORCLKB_ipd, Z=>MORCLKB_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA15_ipd, DIA15, tipd_DIA15);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA13_ipd, DIA13, tipd_DIA13);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(ADB4_ipd, ADB4, tipd_ADB4);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA15_dly, DIA15_ipd, tisd_DIA15_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA13_dly, DIA13_ipd, tisd_DIA13_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(RSTA_dly, RSTA_ipd, tisd_RSTA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(ADB4_dly, ADB4_ipd, tisd_ADB4_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA15_dly, DIA14_dly, 
      DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, 
      DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, 
      ADA13_dly, ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
      ADA6_dly, ADA5_dly, ADA4_dly, ADA1_dly, ADA0_dly, WEA_dly, RSTA_dly, 
      CLKA_dly, MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, RSTB_dly, DOB0_out, 
      DOB1_out, DOB2_out, DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, 
      DOB8_out, DOB9_out, DOB10_out, DOB11_out, DOB12_out, DOB13_out, 
      DOB14_out, DOB15_out, DOB16_out, DOB17_out, ADB4_dly, ADB5_dly, ADB6_dly, 
      ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly, ADB13_dly)
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB11_zd         	: std_logic := 'X';
    VARIABLE DOB11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB12_zd         	: std_logic := 'X';
    VARIABLE DOB12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB13_zd         	: std_logic := 'X';
    VARIABLE DOB13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB14_zd         	: std_logic := 'X';
    VARIABLE DOB14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB15_zd         	: std_logic := 'X';
    VARIABLE DOB15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB16_zd         	: std_logic := 'X';
    VARIABLE DOB16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB17_zd         	: std_logic := 'X';
    VARIABLE DOB17_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA15_CLKA       	: x01 := '0';
    VARIABLE DIA15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA13_CLKA       	: x01 := '0';
    VARIABLE DIA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_CLKA       	: x01 := '0';
    VARIABLE RSTA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB4_CLKB       	: x01 := '0';
    VARIABLE ADB4_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKA_MORCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKB_MORCLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKB	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA15_dly,
        TestSignalName => "DIA15",
        TestDelay => tisd_DIA15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA15_CLKA_noedge_posedge,
        HoldHigh => thold_DIA15_CLKA_noedge_posedge,
        HoldLow => thold_DIA15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA15_CLKA_TimingDatash,
        Violation => tviol_DIA15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA13_dly,
        TestSignalName => "DIA13",
        TestDelay => tisd_DIA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA13_CLKA_noedge_posedge,
        HoldHigh => thold_DIA13_CLKA_noedge_posedge,
        HoldLow => thold_DIA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA13_CLKA_TimingDatash,
        Violation => tviol_DIA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_posedge,
        HoldHigh => thold_ADA4_CLKA_noedge_posedge,
        HoldLow => thold_ADA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_posedge,
        SetupLow => tsetup_WEA_CLKA_noedge_posedge,
        HoldHigh => thold_WEA_CLKA_noedge_posedge,
        HoldLow => thold_WEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTA_dly,
        TestSignalName => "RSTA",
        TestDelay => tisd_RSTA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTA_CLKA_noedge_negedge,
        SetupLow => tsetup_RSTA_CLKA_noedge_negedge,
        HoldHigh => thold_RSTA_CLKA_noedge_negedge,
        HoldLow => thold_RSTA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTA_CLKA_TimingDatash,
        Violation => tviol_RSTA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_negedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_negedge,
        HoldHigh => thold_RSTB_CLKB_noedge_negedge,
        HoldLow => thold_RSTB_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB4_dly,
        TestSignalName => "ADB4",
        TestDelay => tisd_ADB4_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB4_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB4_CLKB_noedge_negedge,
        HoldHigh => thold_ADB4_CLKB_noedge_negedge,
        HoldLow => thold_ADB4_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB4_CLKB_TimingDatash,
        Violation => tviol_ADB4_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_negedge,
        HoldHigh => thold_ADB5_CLKB_noedge_negedge,
        HoldLow => thold_ADB5_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_negedge,
        HoldHigh => thold_ADB6_CLKB_noedge_negedge,
        HoldLow => thold_ADB6_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_negedge,
        HoldHigh => thold_ADB7_CLKB_noedge_negedge,
        HoldLow => thold_ADB7_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_negedge,
        HoldHigh => thold_ADB8_CLKB_noedge_negedge,
        HoldLow => thold_ADB8_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_negedge,
        HoldHigh => thold_ADB9_CLKB_noedge_negedge,
        HoldLow => thold_ADB9_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_negedge,
        HoldHigh => thold_ADB10_CLKB_noedge_negedge,
        HoldLow => thold_ADB10_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_negedge,
        HoldHigh => thold_ADB11_CLKB_noedge_negedge,
        HoldLow => thold_ADB11_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_negedge,
        HoldHigh => thold_ADB12_CLKB_noedge_negedge,
        HoldLow => thold_ADB12_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_negedge,
        HoldHigh => thold_ADB13_CLKB_noedge_negedge,
        HoldLow => thold_ADB13_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKA_ipd,
        TestSignalName => "MORCLKA",
        Period => tperiod_MORCLKA,
        PulseWidthHigh => tpw_MORCLKA_posedge,
        PulseWidthLow => tpw_MORCLKA_negedge,
        PeriodData => periodcheckinfo_MORCLKA,
        Violation => tviol_MORCLKA_MORCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKB_ipd,
        TestSignalName => "MORCLKB",
        Period => tperiod_MORCLKB,
        PulseWidthHigh => tpw_MORCLKB_posedge,
        PulseWidthLow => tpw_MORCLKB_negedge,
        PeriodData => periodcheckinfo_MORCLKB,
        Violation => tviol_MORCLKB_MORCLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;
    DOB11_zd 	:= DOB11_out;
    DOB12_zd 	:= DOB12_out;
    DOB13_zd 	:= DOB13_out;
    DOB14_zd 	:= DOB14_out;
    DOB15_zd 	:= DOB15_out;
    DOB16_zd 	:= DOB16_out;
    DOB17_zd 	:= DOB17_out;

    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB11, OutSignalName => "DOB11", OutTemp => DOB11_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB11,
                           PathCondition => TRUE)),
      GlitchData => DOB11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB12, OutSignalName => "DOB12", OutTemp => DOB12_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB12,
                           PathCondition => TRUE)),
      GlitchData => DOB12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB13, OutSignalName => "DOB13", OutTemp => DOB13_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB13,
                           PathCondition => TRUE)),
      GlitchData => DOB13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB14, OutSignalName => "DOB14", OutTemp => DOB14_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB14,
                           PathCondition => TRUE)),
      GlitchData => DOB14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB15, OutSignalName => "DOB15", OutTemp => DOB15_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB15,
                           PathCondition => TRUE)),
      GlitchData => DOB15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB16, OutSignalName => "DOB16", OutTemp => DOB16_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB16,
                           PathCondition => TRUE)),
      GlitchData => DOB16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB17, OutSignalName => "DOB17", OutTemp => DOB17_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB17,
                           PathCondition => TRUE)),
      GlitchData => DOB17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KB0005
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity DP16KB0005 is
    port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
          CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
          RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
          WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
          CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
          DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
          DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
          DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
          DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
          DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
          DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
          ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
          ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
          ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
          ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
          ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
          DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
          DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
          DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
          DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
          DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
          DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
          ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
          DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
          DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
          DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
          DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
          DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
          DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
          DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
          DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KB0005 : ENTITY IS TRUE;

  end DP16KB0005;

  architecture Structure of DP16KB0005 is
    component DP16KB
      generic (CSDECODE_A: Std_logic_vector(2 downto 0); 
               CSDECODE_B: Std_logic_vector(2 downto 0); DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; RESETMODE: String; 
               WRITEMODE_A: String; WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; WEA: in Std_logic; CSA0: in Std_logic; 
            CSA1: in Std_logic; CSA2: in Std_logic; RSTA: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; CEB: in Std_logic; 
            CLKB: in Std_logic; WEB: in Std_logic; CSB0: in Std_logic; 
            CSB1: in Std_logic; CSB2: in Std_logic; RSTB: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KB
      generic map (CSDECODE_A => "000", CSDECODE_B => "000", 
                   DATA_WIDTH_A => 18, DATA_WIDTH_B => 18, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "OUTREG", REGMODE_B => "OUTREG", 
                   RESETMODE => "ASYNC", WRITEMODE_A => "NORMAL", 
                   WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, WEA=>WEA, CSA0=>CSA0, CSA1=>CSA1, 
                CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, DIB2=>DIB2, 
                DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, DIB7=>DIB7, 
                DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, WEB=>WEB, 
                CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, DOA0=>DOA0, 
                DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, DOA5=>DOA5, 
                DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, DOA10=>DOA10, 
                DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, DOA14=>DOA14, 
                DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, DOB0=>DOB0, 
                DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, DOB5=>DOB5, 
                DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, DOB10=>DOB10, 
                DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, DOB14=>DOB14, 
                DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;


  -- entity lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;


    entity lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4"
        ;

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKA 	: VitalDelayType := 0 ns;
      tpw_MORCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKB 	: VitalDelayType := 0 ns;
      tpw_MORCLKB_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns;
      tisd_RSTA_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB4_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
          DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
          DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
          DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
          DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
          DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
          ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
          ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
          ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
          ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
          WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
          MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
          RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
          DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
          DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
          DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
          DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
          DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
          DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic);


          ATTRIBUTE Vital_Level0 OF lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 : ENTITY IS TRUE;


    end lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4;


    architecture Structure of lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA15_ipd 	: std_logic := 'X';
    signal DIA15_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA13_ipd 	: std_logic := 'X';
    signal DIA13_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal RSTA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal DOB11_out 	: std_logic := 'X';
    signal DOB12_out 	: std_logic := 'X';
    signal DOB13_out 	: std_logic := 'X';
    signal DOB14_out 	: std_logic := 'X';
    signal DOB15_out 	: std_logic := 'X';
    signal DOB16_out 	: std_logic := 'X';
    signal DOB17_out 	: std_logic := 'X';
    signal ADB4_ipd 	: std_logic := 'X';
    signal ADB4_dly 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    signal MORCLKB_NOTIN: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component DP16KB0005
      port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
            DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
            DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
            DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
            DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
            DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
            DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
            ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
            ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
            ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
            ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
            ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4_DP16KB: DP16KB0005
      port map (CEA=>VCCI, CLKA=>MORCLKA_ipd, WEA=>WEA_dly, CSA0=>GNDI, 
                CSA1=>GNDI, CSA2=>GNDI, RSTA=>RSTA_dly, CEB=>VCCI, 
                CLKB=>MORCLKB_NOTIN, WEB=>GNDI, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>RSTB_dly, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>DIA4_dly, DIA5=>DIA5_dly, 
                DIA6=>DIA6_dly, DIA7=>DIA7_dly, DIA8=>DIA8_dly, DIA9=>DIA9_dly, 
                DIA10=>DIA10_dly, DIA11=>DIA11_dly, DIA12=>DIA12_dly, 
                DIA13=>DIA13_dly, DIA14=>DIA14_dly, DIA15=>DIA15_dly, 
                DIA16=>DIA16_dly, DIA17=>DIA17_dly, ADA0=>ADA0_dly, 
                ADA1=>ADA1_dly, ADA2=>GNDI, ADA3=>GNDI, ADA4=>ADA4_dly, 
                ADA5=>ADA5_dly, ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, 
                ADA9=>ADA9_dly, ADA10=>ADA10_dly, ADA11=>ADA11_dly, 
                ADA12=>ADA12_dly, ADA13=>ADA13_dly, DIB0=>GNDI, DIB1=>GNDI, 
                DIB2=>GNDI, DIB3=>GNDI, DIB4=>GNDI, DIB5=>GNDI, DIB6=>GNDI, 
                DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, DIB11=>GNDI, 
                DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, DIB15=>GNDI, 
                DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, ADB2=>GNDI, 
                ADB3=>GNDI, ADB4=>ADB4_dly, ADB5=>ADB5_dly, ADB6=>ADB6_dly, 
                ADB7=>ADB7_dly, ADB8=>ADB8_dly, ADB9=>ADB9_dly, 
                ADB10=>ADB10_dly, ADB11=>ADB11_dly, ADB12=>ADB12_dly, 
                ADB13=>ADB13_dly, DOA0=>open, DOA1=>open, DOA2=>open, 
                DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, 
                DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
                DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
                DOA17=>open, DOB0=>DOB0_out, DOB1=>DOB1_out, DOB2=>DOB2_out, 
                DOB3=>DOB3_out, DOB4=>DOB4_out, DOB5=>DOB5_out, DOB6=>DOB6_out, 
                DOB7=>DOB7_out, DOB8=>DOB8_out, DOB9=>DOB9_out, 
                DOB10=>DOB10_out, DOB11=>DOB11_out, DOB12=>DOB12_out, 
                DOB13=>DOB13_out, DOB14=>DOB14_out, DOB15=>DOB15_out, 
                DOB16=>DOB16_out, DOB17=>DOB17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);
    MORCLKB_INVERTERIN: inverter
      port map (I=>MORCLKB_ipd, Z=>MORCLKB_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA15_ipd, DIA15, tipd_DIA15);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA13_ipd, DIA13, tipd_DIA13);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(ADB4_ipd, ADB4, tipd_ADB4);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA15_dly, DIA15_ipd, tisd_DIA15_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA13_dly, DIA13_ipd, tisd_DIA13_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(RSTA_dly, RSTA_ipd, tisd_RSTA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(ADB4_dly, ADB4_ipd, tisd_ADB4_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA15_dly, DIA14_dly, 
      DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, 
      DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, 
      ADA13_dly, ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
      ADA6_dly, ADA5_dly, ADA4_dly, ADA1_dly, ADA0_dly, WEA_dly, RSTA_dly, 
      CLKA_dly, MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, RSTB_dly, DOB0_out, 
      DOB1_out, DOB2_out, DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, 
      DOB8_out, DOB9_out, DOB10_out, DOB11_out, DOB12_out, DOB13_out, 
      DOB14_out, DOB15_out, DOB16_out, DOB17_out, ADB4_dly, ADB5_dly, ADB6_dly, 
      ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly, ADB13_dly)
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB11_zd         	: std_logic := 'X';
    VARIABLE DOB11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB12_zd         	: std_logic := 'X';
    VARIABLE DOB12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB13_zd         	: std_logic := 'X';
    VARIABLE DOB13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB14_zd         	: std_logic := 'X';
    VARIABLE DOB14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB15_zd         	: std_logic := 'X';
    VARIABLE DOB15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB16_zd         	: std_logic := 'X';
    VARIABLE DOB16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB17_zd         	: std_logic := 'X';
    VARIABLE DOB17_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA15_CLKA       	: x01 := '0';
    VARIABLE DIA15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA13_CLKA       	: x01 := '0';
    VARIABLE DIA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_CLKA       	: x01 := '0';
    VARIABLE RSTA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB4_CLKB       	: x01 := '0';
    VARIABLE ADB4_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKA_MORCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKB_MORCLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKB	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA15_dly,
        TestSignalName => "DIA15",
        TestDelay => tisd_DIA15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA15_CLKA_noedge_posedge,
        HoldHigh => thold_DIA15_CLKA_noedge_posedge,
        HoldLow => thold_DIA15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA15_CLKA_TimingDatash,
        Violation => tviol_DIA15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA13_dly,
        TestSignalName => "DIA13",
        TestDelay => tisd_DIA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA13_CLKA_noedge_posedge,
        HoldHigh => thold_DIA13_CLKA_noedge_posedge,
        HoldLow => thold_DIA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA13_CLKA_TimingDatash,
        Violation => tviol_DIA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_posedge,
        HoldHigh => thold_ADA4_CLKA_noedge_posedge,
        HoldLow => thold_ADA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_posedge,
        SetupLow => tsetup_WEA_CLKA_noedge_posedge,
        HoldHigh => thold_WEA_CLKA_noedge_posedge,
        HoldLow => thold_WEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTA_dly,
        TestSignalName => "RSTA",
        TestDelay => tisd_RSTA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTA_CLKA_noedge_negedge,
        SetupLow => tsetup_RSTA_CLKA_noedge_negedge,
        HoldHigh => thold_RSTA_CLKA_noedge_negedge,
        HoldLow => thold_RSTA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTA_CLKA_TimingDatash,
        Violation => tviol_RSTA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_negedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_negedge,
        HoldHigh => thold_RSTB_CLKB_noedge_negedge,
        HoldLow => thold_RSTB_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB4_dly,
        TestSignalName => "ADB4",
        TestDelay => tisd_ADB4_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB4_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB4_CLKB_noedge_negedge,
        HoldHigh => thold_ADB4_CLKB_noedge_negedge,
        HoldLow => thold_ADB4_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB4_CLKB_TimingDatash,
        Violation => tviol_ADB4_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_negedge,
        HoldHigh => thold_ADB5_CLKB_noedge_negedge,
        HoldLow => thold_ADB5_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_negedge,
        HoldHigh => thold_ADB6_CLKB_noedge_negedge,
        HoldLow => thold_ADB6_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_negedge,
        HoldHigh => thold_ADB7_CLKB_noedge_negedge,
        HoldLow => thold_ADB7_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_negedge,
        HoldHigh => thold_ADB8_CLKB_noedge_negedge,
        HoldLow => thold_ADB8_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_negedge,
        HoldHigh => thold_ADB9_CLKB_noedge_negedge,
        HoldLow => thold_ADB9_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_negedge,
        HoldHigh => thold_ADB10_CLKB_noedge_negedge,
        HoldLow => thold_ADB10_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_negedge,
        HoldHigh => thold_ADB11_CLKB_noedge_negedge,
        HoldLow => thold_ADB11_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_negedge,
        HoldHigh => thold_ADB12_CLKB_noedge_negedge,
        HoldLow => thold_ADB12_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_negedge,
        HoldHigh => thold_ADB13_CLKB_noedge_negedge,
        HoldLow => thold_ADB13_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKA_ipd,
        TestSignalName => "MORCLKA",
        Period => tperiod_MORCLKA,
        PulseWidthHigh => tpw_MORCLKA_posedge,
        PulseWidthLow => tpw_MORCLKA_negedge,
        PeriodData => periodcheckinfo_MORCLKA,
        Violation => tviol_MORCLKA_MORCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKB_ipd,
        TestSignalName => "MORCLKB",
        Period => tperiod_MORCLKB,
        PulseWidthHigh => tpw_MORCLKB_posedge,
        PulseWidthLow => tpw_MORCLKB_negedge,
        PeriodData => periodcheckinfo_MORCLKB,
        Violation => tviol_MORCLKB_MORCLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;
    DOB11_zd 	:= DOB11_out;
    DOB12_zd 	:= DOB12_out;
    DOB13_zd 	:= DOB13_out;
    DOB14_zd 	:= DOB14_out;
    DOB15_zd 	:= DOB15_out;
    DOB16_zd 	:= DOB16_out;
    DOB17_zd 	:= DOB17_out;

    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB11, OutSignalName => "DOB11", OutTemp => DOB11_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB11,
                           PathCondition => TRUE)),
      GlitchData => DOB11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB12, OutSignalName => "DOB12", OutTemp => DOB12_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB12,
                           PathCondition => TRUE)),
      GlitchData => DOB12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB13, OutSignalName => "DOB13", OutTemp => DOB13_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB13,
                           PathCondition => TRUE)),
      GlitchData => DOB13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB14, OutSignalName => "DOB14", OutTemp => DOB14_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB14,
                           PathCondition => TRUE)),
      GlitchData => DOB14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB15, OutSignalName => "DOB15", OutTemp => DOB15_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB15,
                           PathCondition => TRUE)),
      GlitchData => DOB15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB16, OutSignalName => "DOB16", OutTemp => DOB16_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB16,
                           PathCondition => TRUE)),
      GlitchData => DOB16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB17, OutSignalName => "DOB17", OutTemp => DOB17_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB17,
                           PathCondition => TRUE)),
      GlitchData => DOB17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KB0006
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity DP16KB0006 is
    port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
          CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
          RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
          WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
          CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
          DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
          DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
          DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
          DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
          DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
          DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
          ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
          ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
          ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
          ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
          ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
          DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
          DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
          DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
          DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
          DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
          DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
          ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
          DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
          DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
          DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
          DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
          DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
          DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
          DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
          DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KB0006 : ENTITY IS TRUE;

  end DP16KB0006;

  architecture Structure of DP16KB0006 is
    component DP16KB
      generic (CSDECODE_A: Std_logic_vector(2 downto 0); 
               CSDECODE_B: Std_logic_vector(2 downto 0); DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; RESETMODE: String; 
               WRITEMODE_A: String; WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; WEA: in Std_logic; CSA0: in Std_logic; 
            CSA1: in Std_logic; CSA2: in Std_logic; RSTA: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; CEB: in Std_logic; 
            CLKB: in Std_logic; WEB: in Std_logic; CSB0: in Std_logic; 
            CSB1: in Std_logic; CSB2: in Std_logic; RSTB: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KB
      generic map (CSDECODE_A => "000", CSDECODE_B => "000", 
                   DATA_WIDTH_A => 18, DATA_WIDTH_B => 18, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "OUTREG", REGMODE_B => "OUTREG", 
                   RESETMODE => "ASYNC", WRITEMODE_A => "NORMAL", 
                   WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, WEA=>WEA, CSA0=>CSA0, CSA1=>CSA1, 
                CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, DIB2=>DIB2, 
                DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, DIB7=>DIB7, 
                DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, WEB=>WEB, 
                CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, DOA0=>DOA0, 
                DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, DOA5=>DOA5, 
                DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, DOA10=>DOA10, 
                DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, DOA14=>DOA14, 
                DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, DOB0=>DOB0, 
                DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, DOB5=>DOB5, 
                DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, DOB10=>DOB10, 
                DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, DOB14=>DOB14, 
                DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;


  -- entity lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;


    entity lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3"
        ;

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKA 	: VitalDelayType := 0 ns;
      tpw_MORCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKB 	: VitalDelayType := 0 ns;
      tpw_MORCLKB_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns;
      tisd_RSTA_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB4_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
          DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
          DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
          DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
          DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
          DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
          ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
          ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
          ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
          ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
          WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
          MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
          RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
          DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
          DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
          DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
          DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
          DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
          DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic);


          ATTRIBUTE Vital_Level0 OF lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 : ENTITY IS TRUE;


    end lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3;


    architecture Structure of lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA15_ipd 	: std_logic := 'X';
    signal DIA15_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA13_ipd 	: std_logic := 'X';
    signal DIA13_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal RSTA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal DOB11_out 	: std_logic := 'X';
    signal DOB12_out 	: std_logic := 'X';
    signal DOB13_out 	: std_logic := 'X';
    signal DOB14_out 	: std_logic := 'X';
    signal DOB15_out 	: std_logic := 'X';
    signal DOB16_out 	: std_logic := 'X';
    signal DOB17_out 	: std_logic := 'X';
    signal ADB4_ipd 	: std_logic := 'X';
    signal ADB4_dly 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    signal MORCLKB_NOTIN: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component DP16KB0006
      port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
            DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
            DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
            DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
            DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
            DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
            DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
            ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
            ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
            ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
            ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
            ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3_DP16KB: DP16KB0006
      port map (CEA=>VCCI, CLKA=>MORCLKA_ipd, WEA=>WEA_dly, CSA0=>GNDI, 
                CSA1=>GNDI, CSA2=>GNDI, RSTA=>RSTA_dly, CEB=>VCCI, 
                CLKB=>MORCLKB_NOTIN, WEB=>GNDI, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>RSTB_dly, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>DIA4_dly, DIA5=>DIA5_dly, 
                DIA6=>DIA6_dly, DIA7=>DIA7_dly, DIA8=>DIA8_dly, DIA9=>DIA9_dly, 
                DIA10=>DIA10_dly, DIA11=>DIA11_dly, DIA12=>DIA12_dly, 
                DIA13=>DIA13_dly, DIA14=>DIA14_dly, DIA15=>DIA15_dly, 
                DIA16=>DIA16_dly, DIA17=>DIA17_dly, ADA0=>ADA0_dly, 
                ADA1=>ADA1_dly, ADA2=>GNDI, ADA3=>GNDI, ADA4=>ADA4_dly, 
                ADA5=>ADA5_dly, ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, 
                ADA9=>ADA9_dly, ADA10=>ADA10_dly, ADA11=>ADA11_dly, 
                ADA12=>ADA12_dly, ADA13=>ADA13_dly, DIB0=>GNDI, DIB1=>GNDI, 
                DIB2=>GNDI, DIB3=>GNDI, DIB4=>GNDI, DIB5=>GNDI, DIB6=>GNDI, 
                DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, DIB11=>GNDI, 
                DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, DIB15=>GNDI, 
                DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, ADB2=>GNDI, 
                ADB3=>GNDI, ADB4=>ADB4_dly, ADB5=>ADB5_dly, ADB6=>ADB6_dly, 
                ADB7=>ADB7_dly, ADB8=>ADB8_dly, ADB9=>ADB9_dly, 
                ADB10=>ADB10_dly, ADB11=>ADB11_dly, ADB12=>ADB12_dly, 
                ADB13=>ADB13_dly, DOA0=>open, DOA1=>open, DOA2=>open, 
                DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, 
                DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
                DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
                DOA17=>open, DOB0=>DOB0_out, DOB1=>DOB1_out, DOB2=>DOB2_out, 
                DOB3=>DOB3_out, DOB4=>DOB4_out, DOB5=>DOB5_out, DOB6=>DOB6_out, 
                DOB7=>DOB7_out, DOB8=>DOB8_out, DOB9=>DOB9_out, 
                DOB10=>DOB10_out, DOB11=>DOB11_out, DOB12=>DOB12_out, 
                DOB13=>DOB13_out, DOB14=>DOB14_out, DOB15=>DOB15_out, 
                DOB16=>DOB16_out, DOB17=>DOB17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);
    MORCLKB_INVERTERIN: inverter
      port map (I=>MORCLKB_ipd, Z=>MORCLKB_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA15_ipd, DIA15, tipd_DIA15);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA13_ipd, DIA13, tipd_DIA13);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(ADB4_ipd, ADB4, tipd_ADB4);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA15_dly, DIA15_ipd, tisd_DIA15_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA13_dly, DIA13_ipd, tisd_DIA13_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(RSTA_dly, RSTA_ipd, tisd_RSTA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(ADB4_dly, ADB4_ipd, tisd_ADB4_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA15_dly, DIA14_dly, 
      DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, 
      DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, 
      ADA13_dly, ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
      ADA6_dly, ADA5_dly, ADA4_dly, ADA1_dly, ADA0_dly, WEA_dly, RSTA_dly, 
      CLKA_dly, MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, RSTB_dly, DOB0_out, 
      DOB1_out, DOB2_out, DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, 
      DOB8_out, DOB9_out, DOB10_out, DOB11_out, DOB12_out, DOB13_out, 
      DOB14_out, DOB15_out, DOB16_out, DOB17_out, ADB4_dly, ADB5_dly, ADB6_dly, 
      ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly, ADB13_dly)
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB11_zd         	: std_logic := 'X';
    VARIABLE DOB11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB12_zd         	: std_logic := 'X';
    VARIABLE DOB12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB13_zd         	: std_logic := 'X';
    VARIABLE DOB13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB14_zd         	: std_logic := 'X';
    VARIABLE DOB14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB15_zd         	: std_logic := 'X';
    VARIABLE DOB15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB16_zd         	: std_logic := 'X';
    VARIABLE DOB16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB17_zd         	: std_logic := 'X';
    VARIABLE DOB17_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA15_CLKA       	: x01 := '0';
    VARIABLE DIA15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA13_CLKA       	: x01 := '0';
    VARIABLE DIA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_CLKA       	: x01 := '0';
    VARIABLE RSTA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB4_CLKB       	: x01 := '0';
    VARIABLE ADB4_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKA_MORCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKB_MORCLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKB	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA15_dly,
        TestSignalName => "DIA15",
        TestDelay => tisd_DIA15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA15_CLKA_noedge_posedge,
        HoldHigh => thold_DIA15_CLKA_noedge_posedge,
        HoldLow => thold_DIA15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA15_CLKA_TimingDatash,
        Violation => tviol_DIA15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA13_dly,
        TestSignalName => "DIA13",
        TestDelay => tisd_DIA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA13_CLKA_noedge_posedge,
        HoldHigh => thold_DIA13_CLKA_noedge_posedge,
        HoldLow => thold_DIA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA13_CLKA_TimingDatash,
        Violation => tviol_DIA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_posedge,
        HoldHigh => thold_ADA4_CLKA_noedge_posedge,
        HoldLow => thold_ADA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_posedge,
        SetupLow => tsetup_WEA_CLKA_noedge_posedge,
        HoldHigh => thold_WEA_CLKA_noedge_posedge,
        HoldLow => thold_WEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTA_dly,
        TestSignalName => "RSTA",
        TestDelay => tisd_RSTA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTA_CLKA_noedge_negedge,
        SetupLow => tsetup_RSTA_CLKA_noedge_negedge,
        HoldHigh => thold_RSTA_CLKA_noedge_negedge,
        HoldLow => thold_RSTA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTA_CLKA_TimingDatash,
        Violation => tviol_RSTA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_negedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_negedge,
        HoldHigh => thold_RSTB_CLKB_noedge_negedge,
        HoldLow => thold_RSTB_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB4_dly,
        TestSignalName => "ADB4",
        TestDelay => tisd_ADB4_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB4_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB4_CLKB_noedge_negedge,
        HoldHigh => thold_ADB4_CLKB_noedge_negedge,
        HoldLow => thold_ADB4_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB4_CLKB_TimingDatash,
        Violation => tviol_ADB4_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_negedge,
        HoldHigh => thold_ADB5_CLKB_noedge_negedge,
        HoldLow => thold_ADB5_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_negedge,
        HoldHigh => thold_ADB6_CLKB_noedge_negedge,
        HoldLow => thold_ADB6_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_negedge,
        HoldHigh => thold_ADB7_CLKB_noedge_negedge,
        HoldLow => thold_ADB7_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_negedge,
        HoldHigh => thold_ADB8_CLKB_noedge_negedge,
        HoldLow => thold_ADB8_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_negedge,
        HoldHigh => thold_ADB9_CLKB_noedge_negedge,
        HoldLow => thold_ADB9_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_negedge,
        HoldHigh => thold_ADB10_CLKB_noedge_negedge,
        HoldLow => thold_ADB10_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_negedge,
        HoldHigh => thold_ADB11_CLKB_noedge_negedge,
        HoldLow => thold_ADB11_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_negedge,
        HoldHigh => thold_ADB12_CLKB_noedge_negedge,
        HoldLow => thold_ADB12_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_negedge,
        HoldHigh => thold_ADB13_CLKB_noedge_negedge,
        HoldLow => thold_ADB13_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKA_ipd,
        TestSignalName => "MORCLKA",
        Period => tperiod_MORCLKA,
        PulseWidthHigh => tpw_MORCLKA_posedge,
        PulseWidthLow => tpw_MORCLKA_negedge,
        PeriodData => periodcheckinfo_MORCLKA,
        Violation => tviol_MORCLKA_MORCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKB_ipd,
        TestSignalName => "MORCLKB",
        Period => tperiod_MORCLKB,
        PulseWidthHigh => tpw_MORCLKB_posedge,
        PulseWidthLow => tpw_MORCLKB_negedge,
        PeriodData => periodcheckinfo_MORCLKB,
        Violation => tviol_MORCLKB_MORCLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;
    DOB11_zd 	:= DOB11_out;
    DOB12_zd 	:= DOB12_out;
    DOB13_zd 	:= DOB13_out;
    DOB14_zd 	:= DOB14_out;
    DOB15_zd 	:= DOB15_out;
    DOB16_zd 	:= DOB16_out;
    DOB17_zd 	:= DOB17_out;

    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB11, OutSignalName => "DOB11", OutTemp => DOB11_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB11,
                           PathCondition => TRUE)),
      GlitchData => DOB11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB12, OutSignalName => "DOB12", OutTemp => DOB12_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB12,
                           PathCondition => TRUE)),
      GlitchData => DOB12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB13, OutSignalName => "DOB13", OutTemp => DOB13_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB13,
                           PathCondition => TRUE)),
      GlitchData => DOB13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB14, OutSignalName => "DOB14", OutTemp => DOB14_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB14,
                           PathCondition => TRUE)),
      GlitchData => DOB14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB15, OutSignalName => "DOB15", OutTemp => DOB15_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB15,
                           PathCondition => TRUE)),
      GlitchData => DOB15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB16, OutSignalName => "DOB16", OutTemp => DOB16_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB16,
                           PathCondition => TRUE)),
      GlitchData => DOB16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB17, OutSignalName => "DOB17", OutTemp => DOB17_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB17,
                           PathCondition => TRUE)),
      GlitchData => DOB17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KB0007
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity DP16KB0007 is
    port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
          CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
          RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
          WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
          CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
          DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
          DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
          DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
          DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
          DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
          DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
          ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
          ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
          ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
          ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
          ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
          DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
          DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
          DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
          DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
          DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
          DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
          ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
          DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
          DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
          DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
          DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
          DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
          DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
          DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
          DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KB0007 : ENTITY IS TRUE;

  end DP16KB0007;

  architecture Structure of DP16KB0007 is
    component DP16KB
      generic (CSDECODE_A: Std_logic_vector(2 downto 0); 
               CSDECODE_B: Std_logic_vector(2 downto 0); DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; RESETMODE: String; 
               WRITEMODE_A: String; WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; WEA: in Std_logic; CSA0: in Std_logic; 
            CSA1: in Std_logic; CSA2: in Std_logic; RSTA: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; CEB: in Std_logic; 
            CLKB: in Std_logic; WEB: in Std_logic; CSB0: in Std_logic; 
            CSB1: in Std_logic; CSB2: in Std_logic; RSTB: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KB
      generic map (CSDECODE_A => "000", CSDECODE_B => "000", 
                   DATA_WIDTH_A => 18, DATA_WIDTH_B => 18, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "OUTREG", REGMODE_B => "OUTREG", 
                   RESETMODE => "ASYNC", WRITEMODE_A => "NORMAL", 
                   WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, WEA=>WEA, CSA0=>CSA0, CSA1=>CSA1, 
                CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, DIB2=>DIB2, 
                DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, DIB7=>DIB7, 
                DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, WEB=>WEB, 
                CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, DOA0=>DOA0, 
                DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, DOA5=>DOA5, 
                DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, DOA10=>DOA10, 
                DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, DOA14=>DOA14, 
                DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, DOB0=>DOB0, 
                DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, DOB5=>DOB5, 
                DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, DOB10=>DOB10, 
                DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, DOB14=>DOB14, 
                DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;


  -- entity lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;


    entity lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2"
        ;

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKA 	: VitalDelayType := 0 ns;
      tpw_MORCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKB 	: VitalDelayType := 0 ns;
      tpw_MORCLKB_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns;
      tisd_RSTA_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB4_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
          DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
          DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
          DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
          DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
          DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
          ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
          ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
          ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
          ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
          WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
          MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
          RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
          DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
          DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
          DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
          DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
          DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
          DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic);


          ATTRIBUTE Vital_Level0 OF lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 : ENTITY IS TRUE;


    end lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2;


    architecture Structure of lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA15_ipd 	: std_logic := 'X';
    signal DIA15_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA13_ipd 	: std_logic := 'X';
    signal DIA13_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal RSTA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal DOB11_out 	: std_logic := 'X';
    signal DOB12_out 	: std_logic := 'X';
    signal DOB13_out 	: std_logic := 'X';
    signal DOB14_out 	: std_logic := 'X';
    signal DOB15_out 	: std_logic := 'X';
    signal DOB16_out 	: std_logic := 'X';
    signal DOB17_out 	: std_logic := 'X';
    signal ADB4_ipd 	: std_logic := 'X';
    signal ADB4_dly 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    signal MORCLKB_NOTIN: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component DP16KB0007
      port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
            DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
            DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
            DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
            DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
            DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
            DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
            ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
            ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
            ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
            ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
            ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2_DP16KB: DP16KB0007
      port map (CEA=>VCCI, CLKA=>MORCLKA_ipd, WEA=>WEA_dly, CSA0=>GNDI, 
                CSA1=>GNDI, CSA2=>GNDI, RSTA=>RSTA_dly, CEB=>VCCI, 
                CLKB=>MORCLKB_NOTIN, WEB=>GNDI, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>RSTB_dly, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>DIA4_dly, DIA5=>DIA5_dly, 
                DIA6=>DIA6_dly, DIA7=>DIA7_dly, DIA8=>DIA8_dly, DIA9=>DIA9_dly, 
                DIA10=>DIA10_dly, DIA11=>DIA11_dly, DIA12=>DIA12_dly, 
                DIA13=>DIA13_dly, DIA14=>DIA14_dly, DIA15=>DIA15_dly, 
                DIA16=>DIA16_dly, DIA17=>DIA17_dly, ADA0=>ADA0_dly, 
                ADA1=>ADA1_dly, ADA2=>GNDI, ADA3=>GNDI, ADA4=>ADA4_dly, 
                ADA5=>ADA5_dly, ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, 
                ADA9=>ADA9_dly, ADA10=>ADA10_dly, ADA11=>ADA11_dly, 
                ADA12=>ADA12_dly, ADA13=>ADA13_dly, DIB0=>GNDI, DIB1=>GNDI, 
                DIB2=>GNDI, DIB3=>GNDI, DIB4=>GNDI, DIB5=>GNDI, DIB6=>GNDI, 
                DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, DIB11=>GNDI, 
                DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, DIB15=>GNDI, 
                DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, ADB2=>GNDI, 
                ADB3=>GNDI, ADB4=>ADB4_dly, ADB5=>ADB5_dly, ADB6=>ADB6_dly, 
                ADB7=>ADB7_dly, ADB8=>ADB8_dly, ADB9=>ADB9_dly, 
                ADB10=>ADB10_dly, ADB11=>ADB11_dly, ADB12=>ADB12_dly, 
                ADB13=>ADB13_dly, DOA0=>open, DOA1=>open, DOA2=>open, 
                DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, 
                DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
                DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
                DOA17=>open, DOB0=>DOB0_out, DOB1=>DOB1_out, DOB2=>DOB2_out, 
                DOB3=>DOB3_out, DOB4=>DOB4_out, DOB5=>DOB5_out, DOB6=>DOB6_out, 
                DOB7=>DOB7_out, DOB8=>DOB8_out, DOB9=>DOB9_out, 
                DOB10=>DOB10_out, DOB11=>DOB11_out, DOB12=>DOB12_out, 
                DOB13=>DOB13_out, DOB14=>DOB14_out, DOB15=>DOB15_out, 
                DOB16=>DOB16_out, DOB17=>DOB17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);
    MORCLKB_INVERTERIN: inverter
      port map (I=>MORCLKB_ipd, Z=>MORCLKB_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA15_ipd, DIA15, tipd_DIA15);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA13_ipd, DIA13, tipd_DIA13);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(ADB4_ipd, ADB4, tipd_ADB4);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA15_dly, DIA15_ipd, tisd_DIA15_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA13_dly, DIA13_ipd, tisd_DIA13_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(RSTA_dly, RSTA_ipd, tisd_RSTA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(ADB4_dly, ADB4_ipd, tisd_ADB4_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA15_dly, DIA14_dly, 
      DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, 
      DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, 
      ADA13_dly, ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
      ADA6_dly, ADA5_dly, ADA4_dly, ADA1_dly, ADA0_dly, WEA_dly, RSTA_dly, 
      CLKA_dly, MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, RSTB_dly, DOB0_out, 
      DOB1_out, DOB2_out, DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, 
      DOB8_out, DOB9_out, DOB10_out, DOB11_out, DOB12_out, DOB13_out, 
      DOB14_out, DOB15_out, DOB16_out, DOB17_out, ADB4_dly, ADB5_dly, ADB6_dly, 
      ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly, ADB13_dly)
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB11_zd         	: std_logic := 'X';
    VARIABLE DOB11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB12_zd         	: std_logic := 'X';
    VARIABLE DOB12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB13_zd         	: std_logic := 'X';
    VARIABLE DOB13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB14_zd         	: std_logic := 'X';
    VARIABLE DOB14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB15_zd         	: std_logic := 'X';
    VARIABLE DOB15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB16_zd         	: std_logic := 'X';
    VARIABLE DOB16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB17_zd         	: std_logic := 'X';
    VARIABLE DOB17_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA15_CLKA       	: x01 := '0';
    VARIABLE DIA15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA13_CLKA       	: x01 := '0';
    VARIABLE DIA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_CLKA       	: x01 := '0';
    VARIABLE RSTA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB4_CLKB       	: x01 := '0';
    VARIABLE ADB4_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKA_MORCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKB_MORCLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKB	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA15_dly,
        TestSignalName => "DIA15",
        TestDelay => tisd_DIA15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA15_CLKA_noedge_posedge,
        HoldHigh => thold_DIA15_CLKA_noedge_posedge,
        HoldLow => thold_DIA15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA15_CLKA_TimingDatash,
        Violation => tviol_DIA15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA13_dly,
        TestSignalName => "DIA13",
        TestDelay => tisd_DIA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA13_CLKA_noedge_posedge,
        HoldHigh => thold_DIA13_CLKA_noedge_posedge,
        HoldLow => thold_DIA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA13_CLKA_TimingDatash,
        Violation => tviol_DIA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_posedge,
        HoldHigh => thold_ADA4_CLKA_noedge_posedge,
        HoldLow => thold_ADA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_posedge,
        SetupLow => tsetup_WEA_CLKA_noedge_posedge,
        HoldHigh => thold_WEA_CLKA_noedge_posedge,
        HoldLow => thold_WEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTA_dly,
        TestSignalName => "RSTA",
        TestDelay => tisd_RSTA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTA_CLKA_noedge_negedge,
        SetupLow => tsetup_RSTA_CLKA_noedge_negedge,
        HoldHigh => thold_RSTA_CLKA_noedge_negedge,
        HoldLow => thold_RSTA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTA_CLKA_TimingDatash,
        Violation => tviol_RSTA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_negedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_negedge,
        HoldHigh => thold_RSTB_CLKB_noedge_negedge,
        HoldLow => thold_RSTB_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB4_dly,
        TestSignalName => "ADB4",
        TestDelay => tisd_ADB4_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB4_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB4_CLKB_noedge_negedge,
        HoldHigh => thold_ADB4_CLKB_noedge_negedge,
        HoldLow => thold_ADB4_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB4_CLKB_TimingDatash,
        Violation => tviol_ADB4_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_negedge,
        HoldHigh => thold_ADB5_CLKB_noedge_negedge,
        HoldLow => thold_ADB5_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_negedge,
        HoldHigh => thold_ADB6_CLKB_noedge_negedge,
        HoldLow => thold_ADB6_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_negedge,
        HoldHigh => thold_ADB7_CLKB_noedge_negedge,
        HoldLow => thold_ADB7_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_negedge,
        HoldHigh => thold_ADB8_CLKB_noedge_negedge,
        HoldLow => thold_ADB8_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_negedge,
        HoldHigh => thold_ADB9_CLKB_noedge_negedge,
        HoldLow => thold_ADB9_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_negedge,
        HoldHigh => thold_ADB10_CLKB_noedge_negedge,
        HoldLow => thold_ADB10_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_negedge,
        HoldHigh => thold_ADB11_CLKB_noedge_negedge,
        HoldLow => thold_ADB11_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_negedge,
        HoldHigh => thold_ADB12_CLKB_noedge_negedge,
        HoldLow => thold_ADB12_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_negedge,
        HoldHigh => thold_ADB13_CLKB_noedge_negedge,
        HoldLow => thold_ADB13_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKA_ipd,
        TestSignalName => "MORCLKA",
        Period => tperiod_MORCLKA,
        PulseWidthHigh => tpw_MORCLKA_posedge,
        PulseWidthLow => tpw_MORCLKA_negedge,
        PeriodData => periodcheckinfo_MORCLKA,
        Violation => tviol_MORCLKA_MORCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKB_ipd,
        TestSignalName => "MORCLKB",
        Period => tperiod_MORCLKB,
        PulseWidthHigh => tpw_MORCLKB_posedge,
        PulseWidthLow => tpw_MORCLKB_negedge,
        PeriodData => periodcheckinfo_MORCLKB,
        Violation => tviol_MORCLKB_MORCLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;
    DOB11_zd 	:= DOB11_out;
    DOB12_zd 	:= DOB12_out;
    DOB13_zd 	:= DOB13_out;
    DOB14_zd 	:= DOB14_out;
    DOB15_zd 	:= DOB15_out;
    DOB16_zd 	:= DOB16_out;
    DOB17_zd 	:= DOB17_out;

    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB11, OutSignalName => "DOB11", OutTemp => DOB11_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB11,
                           PathCondition => TRUE)),
      GlitchData => DOB11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB12, OutSignalName => "DOB12", OutTemp => DOB12_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB12,
                           PathCondition => TRUE)),
      GlitchData => DOB12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB13, OutSignalName => "DOB13", OutTemp => DOB13_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB13,
                           PathCondition => TRUE)),
      GlitchData => DOB13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB14, OutSignalName => "DOB14", OutTemp => DOB14_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB14,
                           PathCondition => TRUE)),
      GlitchData => DOB14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB15, OutSignalName => "DOB15", OutTemp => DOB15_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB15,
                           PathCondition => TRUE)),
      GlitchData => DOB15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB16, OutSignalName => "DOB16", OutTemp => DOB16_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB16,
                           PathCondition => TRUE)),
      GlitchData => DOB16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB17, OutSignalName => "DOB17", OutTemp => DOB17_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB17,
                           PathCondition => TRUE)),
      GlitchData => DOB17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KB0008
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity DP16KB0008 is
    port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
          CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
          RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
          WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
          CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
          DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
          DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
          DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
          DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
          DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
          DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
          ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
          ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
          ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
          ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
          ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
          DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
          DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
          DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
          DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
          DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
          DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
          ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
          ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
          ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
          ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
          DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
          DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
          DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
          DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
          DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
          DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
          DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
          DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
          DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
          DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
          DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
          DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KB0008 : ENTITY IS TRUE;

  end DP16KB0008;

  architecture Structure of DP16KB0008 is
    component DP16KB
      generic (CSDECODE_A: Std_logic_vector(2 downto 0); 
               CSDECODE_B: Std_logic_vector(2 downto 0); DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; RESETMODE: String; 
               WRITEMODE_A: String; WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; WEA: in Std_logic; CSA0: in Std_logic; 
            CSA1: in Std_logic; CSA2: in Std_logic; RSTA: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; CEB: in Std_logic; 
            CLKB: in Std_logic; WEB: in Std_logic; CSB0: in Std_logic; 
            CSB1: in Std_logic; CSB2: in Std_logic; RSTB: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KB
      generic map (CSDECODE_A => "000", CSDECODE_B => "000", 
                   DATA_WIDTH_A => 18, DATA_WIDTH_B => 18, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "OUTREG", REGMODE_B => "OUTREG", 
                   RESETMODE => "ASYNC", WRITEMODE_A => "NORMAL", 
                   WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, WEA=>WEA, CSA0=>CSA0, CSA1=>CSA1, 
                CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, DIB2=>DIB2, 
                DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, DIB7=>DIB7, 
                DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, WEB=>WEB, 
                CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, DOA0=>DOA0, 
                DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, DOA5=>DOA5, 
                DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, DOA10=>DOA10, 
                DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, DOA14=>DOA14, 
                DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, DOB0=>DOB0, 
                DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, DOB5=>DOB5, 
                DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, DOB10=>DOB10, 
                DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, DOB14=>DOB14, 
                DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;


  -- entity lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;


    entity lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1"
        ;

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_MORCLKB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKA 	: VitalDelayType := 0 ns;
      tpw_MORCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_MORCLKB 	: VitalDelayType := 0 ns;
      tpw_MORCLKB_posedge	: VitalDelayType := 0 ns;
      tpw_MORCLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns;
      tisd_RSTA_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB4_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB4_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
          DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
          DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
          DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
          DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
          DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
          ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
          ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
          ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
          ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
          WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
          MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
          RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
          DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
          DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
          DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
          DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
          DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
          DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic);


          ATTRIBUTE Vital_Level0 OF lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 : ENTITY IS TRUE;


    end lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1;


    architecture Structure of lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA15_ipd 	: std_logic := 'X';
    signal DIA15_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA13_ipd 	: std_logic := 'X';
    signal DIA13_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal RSTA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal DOB11_out 	: std_logic := 'X';
    signal DOB12_out 	: std_logic := 'X';
    signal DOB13_out 	: std_logic := 'X';
    signal DOB14_out 	: std_logic := 'X';
    signal DOB15_out 	: std_logic := 'X';
    signal DOB16_out 	: std_logic := 'X';
    signal DOB17_out 	: std_logic := 'X';
    signal ADB4_ipd 	: std_logic := 'X';
    signal ADB4_dly 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    signal MORCLKB_NOTIN: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component DP16KB0008
      port (CEA: in Std_logic; CLKA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; CEB: in Std_logic; CLKB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DIA0: in Std_logic; 
            DIA1: in Std_logic; DIA2: in Std_logic; DIA3: in Std_logic; 
            DIA4: in Std_logic; DIA5: in Std_logic; DIA6: in Std_logic; 
            DIA7: in Std_logic; DIA8: in Std_logic; DIA9: in Std_logic; 
            DIA10: in Std_logic; DIA11: in Std_logic; DIA12: in Std_logic; 
            DIA13: in Std_logic; DIA14: in Std_logic; DIA15: in Std_logic; 
            DIA16: in Std_logic; DIA17: in Std_logic; ADA0: in Std_logic; 
            ADA1: in Std_logic; ADA2: in Std_logic; ADA3: in Std_logic; 
            ADA4: in Std_logic; ADA5: in Std_logic; ADA6: in Std_logic; 
            ADA7: in Std_logic; ADA8: in Std_logic; ADA9: in Std_logic; 
            ADA10: in Std_logic; ADA11: in Std_logic; ADA12: in Std_logic; 
            ADA13: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            DOA0: out Std_logic; DOA1: out Std_logic; DOA2: out Std_logic; 
            DOA3: out Std_logic; DOA4: out Std_logic; DOA5: out Std_logic; 
            DOA6: out Std_logic; DOA7: out Std_logic; DOA8: out Std_logic; 
            DOA9: out Std_logic; DOA10: out Std_logic; DOA11: out Std_logic; 
            DOA12: out Std_logic; DOA13: out Std_logic; DOA14: out Std_logic; 
            DOA15: out Std_logic; DOA16: out Std_logic; DOA17: out Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; DOB11: out Std_logic; 
            DOB12: out Std_logic; DOB13: out Std_logic; DOB14: out Std_logic; 
            DOB15: out Std_logic; DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1_DP16KB: DP16KB0008
      port map (CEA=>VCCI, CLKA=>MORCLKA_ipd, WEA=>WEA_dly, CSA0=>GNDI, 
                CSA1=>GNDI, CSA2=>GNDI, RSTA=>RSTA_dly, CEB=>VCCI, 
                CLKB=>MORCLKB_NOTIN, WEB=>GNDI, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>RSTB_dly, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>DIA4_dly, DIA5=>DIA5_dly, 
                DIA6=>DIA6_dly, DIA7=>DIA7_dly, DIA8=>DIA8_dly, DIA9=>DIA9_dly, 
                DIA10=>DIA10_dly, DIA11=>DIA11_dly, DIA12=>DIA12_dly, 
                DIA13=>DIA13_dly, DIA14=>DIA14_dly, DIA15=>DIA15_dly, 
                DIA16=>DIA16_dly, DIA17=>DIA17_dly, ADA0=>ADA0_dly, 
                ADA1=>ADA1_dly, ADA2=>GNDI, ADA3=>GNDI, ADA4=>ADA4_dly, 
                ADA5=>ADA5_dly, ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, 
                ADA9=>ADA9_dly, ADA10=>ADA10_dly, ADA11=>ADA11_dly, 
                ADA12=>ADA12_dly, ADA13=>ADA13_dly, DIB0=>GNDI, DIB1=>GNDI, 
                DIB2=>GNDI, DIB3=>GNDI, DIB4=>GNDI, DIB5=>GNDI, DIB6=>GNDI, 
                DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, DIB11=>GNDI, 
                DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, DIB15=>GNDI, 
                DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, ADB2=>GNDI, 
                ADB3=>GNDI, ADB4=>ADB4_dly, ADB5=>ADB5_dly, ADB6=>ADB6_dly, 
                ADB7=>ADB7_dly, ADB8=>ADB8_dly, ADB9=>ADB9_dly, 
                ADB10=>ADB10_dly, ADB11=>ADB11_dly, ADB12=>ADB12_dly, 
                ADB13=>ADB13_dly, DOA0=>open, DOA1=>open, DOA2=>open, 
                DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, 
                DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
                DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
                DOA17=>open, DOB0=>DOB0_out, DOB1=>DOB1_out, DOB2=>DOB2_out, 
                DOB3=>DOB3_out, DOB4=>DOB4_out, DOB5=>DOB5_out, DOB6=>DOB6_out, 
                DOB7=>DOB7_out, DOB8=>DOB8_out, DOB9=>DOB9_out, 
                DOB10=>DOB10_out, DOB11=>DOB11_out, DOB12=>DOB12_out, 
                DOB13=>DOB13_out, DOB14=>DOB14_out, DOB15=>DOB15_out, 
                DOB16=>DOB16_out, DOB17=>DOB17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);
    MORCLKB_INVERTERIN: inverter
      port map (I=>MORCLKB_ipd, Z=>MORCLKB_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA15_ipd, DIA15, tipd_DIA15);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA13_ipd, DIA13, tipd_DIA13);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(ADB4_ipd, ADB4, tipd_ADB4);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA15_dly, DIA15_ipd, tisd_DIA15_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA13_dly, DIA13_ipd, tisd_DIA13_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(RSTA_dly, RSTA_ipd, tisd_RSTA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(ADB4_dly, ADB4_ipd, tisd_ADB4_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA15_dly, DIA14_dly, 
      DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, 
      DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, 
      ADA13_dly, ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
      ADA6_dly, ADA5_dly, ADA4_dly, ADA1_dly, ADA0_dly, WEA_dly, RSTA_dly, 
      CLKA_dly, MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, RSTB_dly, DOB0_out, 
      DOB1_out, DOB2_out, DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, 
      DOB8_out, DOB9_out, DOB10_out, DOB11_out, DOB12_out, DOB13_out, 
      DOB14_out, DOB15_out, DOB16_out, DOB17_out, ADB4_dly, ADB5_dly, ADB6_dly, 
      ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly, ADB13_dly)
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB11_zd         	: std_logic := 'X';
    VARIABLE DOB11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB12_zd         	: std_logic := 'X';
    VARIABLE DOB12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB13_zd         	: std_logic := 'X';
    VARIABLE DOB13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB14_zd         	: std_logic := 'X';
    VARIABLE DOB14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB15_zd         	: std_logic := 'X';
    VARIABLE DOB15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB16_zd         	: std_logic := 'X';
    VARIABLE DOB16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB17_zd         	: std_logic := 'X';
    VARIABLE DOB17_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA15_CLKA       	: x01 := '0';
    VARIABLE DIA15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA13_CLKA       	: x01 := '0';
    VARIABLE DIA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_CLKA       	: x01 := '0';
    VARIABLE RSTA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB4_CLKB       	: x01 := '0';
    VARIABLE ADB4_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKA_MORCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKA	: VitalPeriodDataType;
    VARIABLE tviol_MORCLKB_MORCLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_MORCLKB	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA15_dly,
        TestSignalName => "DIA15",
        TestDelay => tisd_DIA15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA15_CLKA_noedge_posedge,
        HoldHigh => thold_DIA15_CLKA_noedge_posedge,
        HoldLow => thold_DIA15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA15_CLKA_TimingDatash,
        Violation => tviol_DIA15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA13_dly,
        TestSignalName => "DIA13",
        TestDelay => tisd_DIA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA13_CLKA_noedge_posedge,
        HoldHigh => thold_DIA13_CLKA_noedge_posedge,
        HoldLow => thold_DIA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA13_CLKA_TimingDatash,
        Violation => tviol_DIA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_posedge,
        HoldHigh => thold_ADA4_CLKA_noedge_posedge,
        HoldLow => thold_ADA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_posedge,
        SetupLow => tsetup_WEA_CLKA_noedge_posedge,
        HoldHigh => thold_WEA_CLKA_noedge_posedge,
        HoldLow => thold_WEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTA_dly,
        TestSignalName => "RSTA",
        TestDelay => tisd_RSTA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTA_CLKA_noedge_negedge,
        SetupLow => tsetup_RSTA_CLKA_noedge_negedge,
        HoldHigh => thold_RSTA_CLKA_noedge_negedge,
        HoldLow => thold_RSTA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTA_CLKA_TimingDatash,
        Violation => tviol_RSTA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_negedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_negedge,
        HoldHigh => thold_RSTB_CLKB_noedge_negedge,
        HoldLow => thold_RSTB_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB4_dly,
        TestSignalName => "ADB4",
        TestDelay => tisd_ADB4_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB4_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB4_CLKB_noedge_negedge,
        HoldHigh => thold_ADB4_CLKB_noedge_negedge,
        HoldLow => thold_ADB4_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB4_CLKB_TimingDatash,
        Violation => tviol_ADB4_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_negedge,
        HoldHigh => thold_ADB5_CLKB_noedge_negedge,
        HoldLow => thold_ADB5_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_negedge,
        HoldHigh => thold_ADB6_CLKB_noedge_negedge,
        HoldLow => thold_ADB6_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_negedge,
        HoldHigh => thold_ADB7_CLKB_noedge_negedge,
        HoldLow => thold_ADB7_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_negedge,
        HoldHigh => thold_ADB8_CLKB_noedge_negedge,
        HoldLow => thold_ADB8_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_negedge,
        HoldHigh => thold_ADB9_CLKB_noedge_negedge,
        HoldLow => thold_ADB9_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_negedge,
        HoldHigh => thold_ADB10_CLKB_noedge_negedge,
        HoldLow => thold_ADB10_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_negedge,
        HoldHigh => thold_ADB11_CLKB_noedge_negedge,
        HoldLow => thold_ADB11_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_negedge,
        HoldHigh => thold_ADB12_CLKB_noedge_negedge,
        HoldLow => thold_ADB12_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_negedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_negedge,
        HoldHigh => thold_ADB13_CLKB_noedge_negedge,
        HoldLow => thold_ADB13_CLKB_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKA_ipd,
        TestSignalName => "MORCLKA",
        Period => tperiod_MORCLKA,
        PulseWidthHigh => tpw_MORCLKA_posedge,
        PulseWidthLow => tpw_MORCLKA_negedge,
        PeriodData => periodcheckinfo_MORCLKA,
        Violation => tviol_MORCLKA_MORCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => MORCLKB_ipd,
        TestSignalName => "MORCLKB",
        Period => tperiod_MORCLKB,
        PulseWidthHigh => tpw_MORCLKB_posedge,
        PulseWidthLow => tpw_MORCLKB_negedge,
        PeriodData => periodcheckinfo_MORCLKB,
        Violation => tviol_MORCLKB_MORCLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;
    DOB11_zd 	:= DOB11_out;
    DOB12_zd 	:= DOB12_out;
    DOB13_zd 	:= DOB13_out;
    DOB14_zd 	:= DOB14_out;
    DOB15_zd 	:= DOB15_out;
    DOB16_zd 	:= DOB16_out;
    DOB17_zd 	:= DOB17_out;

    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB11, OutSignalName => "DOB11", OutTemp => DOB11_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB11,
                           PathCondition => TRUE)),
      GlitchData => DOB11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB12, OutSignalName => "DOB12", OutTemp => DOB12_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB12,
                           PathCondition => TRUE)),
      GlitchData => DOB12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB13, OutSignalName => "DOB13", OutTemp => DOB13_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB13,
                           PathCondition => TRUE)),
      GlitchData => DOB13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB14, OutSignalName => "DOB14", OutTemp => DOB14_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB14,
                           PathCondition => TRUE)),
      GlitchData => DOB14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB15, OutSignalName => "DOB15", OutTemp => DOB15_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB15,
                           PathCondition => TRUE)),
      GlitchData => DOB15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB16, OutSignalName => "DOB16", OutTemp => DOB16_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB16,
                           PathCondition => TRUE)),
      GlitchData => DOB16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB17, OutSignalName => "DOB17", OutTemp => DOB17_zd,
      Paths      => (0 => (InputChangeTime => MORCLKB_ipd'last_event,
                           PathDelay => tpd_MORCLKB_DOB17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB17,
                           PathCondition => TRUE)),
      GlitchData => DOB17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PDPW16KBB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity PDPW16KBB is
    port (CEW: in Std_logic; CLKW: in Std_logic; CSW0: in Std_logic; 
          CSW1: in Std_logic; CSW2: in Std_logic; CER: in Std_logic; 
          CLKR: in Std_logic; CSR0: in Std_logic; CSR1: in Std_logic; 
          CSR2: in Std_logic; RST: in Std_logic; BE0: in Std_logic; 
          BE1: in Std_logic; BE2: in Std_logic; BE3: in Std_logic; 
          DI0: in Std_logic; DI1: in Std_logic; DI2: in Std_logic; 
          DI3: in Std_logic; DI4: in Std_logic; DI5: in Std_logic; 
          DI6: in Std_logic; DI7: in Std_logic; DI8: in Std_logic; 
          DI9: in Std_logic; DI10: in Std_logic; DI11: in Std_logic; 
          DI12: in Std_logic; DI13: in Std_logic; DI14: in Std_logic; 
          DI15: in Std_logic; DI16: in Std_logic; DI17: in Std_logic; 
          DI18: in Std_logic; DI19: in Std_logic; DI20: in Std_logic; 
          DI21: in Std_logic; DI22: in Std_logic; DI23: in Std_logic; 
          DI24: in Std_logic; DI25: in Std_logic; DI26: in Std_logic; 
          DI27: in Std_logic; DI28: in Std_logic; DI29: in Std_logic; 
          DI30: in Std_logic; DI31: in Std_logic; DI32: in Std_logic; 
          DI33: in Std_logic; DI34: in Std_logic; DI35: in Std_logic; 
          ADW0: in Std_logic; ADW1: in Std_logic; ADW2: in Std_logic; 
          ADW3: in Std_logic; ADW4: in Std_logic; ADW5: in Std_logic; 
          ADW6: in Std_logic; ADW7: in Std_logic; ADW8: in Std_logic; 
          ADR0: in Std_logic; ADR1: in Std_logic; ADR2: in Std_logic; 
          ADR3: in Std_logic; ADR4: in Std_logic; ADR5: in Std_logic; 
          ADR6: in Std_logic; ADR7: in Std_logic; ADR8: in Std_logic; 
          ADR9: in Std_logic; ADR10: in Std_logic; ADR11: in Std_logic; 
          ADR12: in Std_logic; ADR13: in Std_logic; DO0: out Std_logic; 
          DO1: out Std_logic; DO2: out Std_logic; DO3: out Std_logic; 
          DO4: out Std_logic; DO5: out Std_logic; DO6: out Std_logic; 
          DO7: out Std_logic; DO8: out Std_logic; DO9: out Std_logic; 
          DO10: out Std_logic; DO11: out Std_logic; DO12: out Std_logic; 
          DO13: out Std_logic; DO14: out Std_logic; DO15: out Std_logic; 
          DO16: out Std_logic; DO17: out Std_logic; DO18: out Std_logic; 
          DO19: out Std_logic; DO20: out Std_logic; DO21: out Std_logic; 
          DO22: out Std_logic; DO23: out Std_logic; DO24: out Std_logic; 
          DO25: out Std_logic; DO26: out Std_logic; DO27: out Std_logic; 
          DO28: out Std_logic; DO29: out Std_logic; DO30: out Std_logic; 
          DO31: out Std_logic; DO32: out Std_logic; DO33: out Std_logic; 
          DO34: out Std_logic; DO35: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PDPW16KBB : ENTITY IS TRUE;

  end PDPW16KBB;

  architecture Structure of PDPW16KBB is
    component PDPW16KB
      generic (CSDECODE_R: Std_logic_vector(2 downto 0); 
               CSDECODE_W: Std_logic_vector(2 downto 0); DATA_WIDTH_R: INTEGER; 
               DATA_WIDTH_W: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE: String; RESETMODE: String);
      port (DI0: in Std_logic; DI1: in Std_logic; DI2: in Std_logic; 
            DI3: in Std_logic; DI4: in Std_logic; DI5: in Std_logic; 
            DI6: in Std_logic; DI7: in Std_logic; DI8: in Std_logic; 
            DI9: in Std_logic; DI10: in Std_logic; DI11: in Std_logic; 
            DI12: in Std_logic; DI13: in Std_logic; DI14: in Std_logic; 
            DI15: in Std_logic; DI16: in Std_logic; DI17: in Std_logic; 
            DI18: in Std_logic; DI19: in Std_logic; DI20: in Std_logic; 
            DI21: in Std_logic; DI22: in Std_logic; DI23: in Std_logic; 
            DI24: in Std_logic; DI25: in Std_logic; DI26: in Std_logic; 
            DI27: in Std_logic; DI28: in Std_logic; DI29: in Std_logic; 
            DI30: in Std_logic; DI31: in Std_logic; DI32: in Std_logic; 
            DI33: in Std_logic; DI34: in Std_logic; DI35: in Std_logic; 
            ADW0: in Std_logic; ADW1: in Std_logic; ADW2: in Std_logic; 
            ADW3: in Std_logic; ADW4: in Std_logic; ADW5: in Std_logic; 
            ADW6: in Std_logic; ADW7: in Std_logic; ADW8: in Std_logic; 
            BE0: in Std_logic; BE1: in Std_logic; BE2: in Std_logic; 
            BE3: in Std_logic; CEW: in Std_logic; CLKW: in Std_logic; 
            CSW0: in Std_logic; CSW1: in Std_logic; CSW2: in Std_logic; 
            ADR0: in Std_logic; ADR1: in Std_logic; ADR2: in Std_logic; 
            ADR3: in Std_logic; ADR4: in Std_logic; ADR5: in Std_logic; 
            ADR6: in Std_logic; ADR7: in Std_logic; ADR8: in Std_logic; 
            ADR9: in Std_logic; ADR10: in Std_logic; ADR11: in Std_logic; 
            ADR12: in Std_logic; ADR13: in Std_logic; CER: in Std_logic; 
            CLKR: in Std_logic; CSR0: in Std_logic; CSR1: in Std_logic; 
            CSR2: in Std_logic; RST: in Std_logic; DO0: out Std_logic; 
            DO1: out Std_logic; DO2: out Std_logic; DO3: out Std_logic; 
            DO4: out Std_logic; DO5: out Std_logic; DO6: out Std_logic; 
            DO7: out Std_logic; DO8: out Std_logic; DO9: out Std_logic; 
            DO10: out Std_logic; DO11: out Std_logic; DO12: out Std_logic; 
            DO13: out Std_logic; DO14: out Std_logic; DO15: out Std_logic; 
            DO16: out Std_logic; DO17: out Std_logic; DO18: out Std_logic; 
            DO19: out Std_logic; DO20: out Std_logic; DO21: out Std_logic; 
            DO22: out Std_logic; DO23: out Std_logic; DO24: out Std_logic; 
            DO25: out Std_logic; DO26: out Std_logic; DO27: out Std_logic; 
            DO28: out Std_logic; DO29: out Std_logic; DO30: out Std_logic; 
            DO31: out Std_logic; DO32: out Std_logic; DO33: out Std_logic; 
            DO34: out Std_logic; DO35: out Std_logic);
    end component;
  begin
    INST10: PDPW16KB
      generic map (CSDECODE_R => "000", CSDECODE_W => "001", 
                   DATA_WIDTH_R => 36, DATA_WIDTH_W => 36, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE => "NOREG", RESETMODE => "ASYNC")
      port map (DI0=>DI0, DI1=>DI1, DI2=>DI2, DI3=>DI3, DI4=>DI4, DI5=>DI5, 
                DI6=>DI6, DI7=>DI7, DI8=>DI8, DI9=>DI9, DI10=>DI10, DI11=>DI11, 
                DI12=>DI12, DI13=>DI13, DI14=>DI14, DI15=>DI15, DI16=>DI16, 
                DI17=>DI17, DI18=>DI18, DI19=>DI19, DI20=>DI20, DI21=>DI21, 
                DI22=>DI22, DI23=>DI23, DI24=>DI24, DI25=>DI25, DI26=>DI26, 
                DI27=>DI27, DI28=>DI28, DI29=>DI29, DI30=>DI30, DI31=>DI31, 
                DI32=>DI32, DI33=>DI33, DI34=>DI34, DI35=>DI35, ADW0=>ADW0, 
                ADW1=>ADW1, ADW2=>ADW2, ADW3=>ADW3, ADW4=>ADW4, ADW5=>ADW5, 
                ADW6=>ADW6, ADW7=>ADW7, ADW8=>ADW8, BE0=>BE0, BE1=>BE1, 
                BE2=>BE2, BE3=>BE3, CEW=>CEW, CLKW=>CLKW, CSW0=>CSW0, 
                CSW1=>CSW1, CSW2=>CSW2, ADR0=>ADR0, ADR1=>ADR1, ADR2=>ADR2, 
                ADR3=>ADR3, ADR4=>ADR4, ADR5=>ADR5, ADR6=>ADR6, ADR7=>ADR7, 
                ADR8=>ADR8, ADR9=>ADR9, ADR10=>ADR10, ADR11=>ADR11, 
                ADR12=>ADR12, ADR13=>ADR13, CER=>CER, CLKR=>CLKR, CSR0=>CSR0, 
                CSR1=>CSR1, CSR2=>CSR2, RST=>RST, DO0=>DO0, DO1=>DO1, DO2=>DO2, 
                DO3=>DO3, DO4=>DO4, DO5=>DO5, DO6=>DO6, DO7=>DO7, DO8=>DO8, 
                DO9=>DO9, DO10=>DO10, DO11=>DO11, DO12=>DO12, DO13=>DO13, 
                DO14=>DO14, DO15=>DO15, DO16=>DO16, DO17=>DO17, DO18=>DO18, 
                DO19=>DO19, DO20=>DO20, DO21=>DO21, DO22=>DO22, DO23=>DO23, 
                DO24=>DO24, DO25=>DO25, DO26=>DO26, DO27=>DO27, DO28=>DO28, 
                DO29=>DO29, DO30=>DO30, DO31=>DO31, DO32=>DO32, DO33=>DO33, 
                DO34=>DO34, DO35=>DO35);
  end Structure;

-- entity uart_inst_u1_pdp_ram_0_0_1
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity uart_inst_u1_pdp_ram_0_0_1 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "uart_inst_u1_pdp_ram_0_0_1";

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB3W  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB17	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_CEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_CEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_CEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_CEB_CLKB	: VitalDelayType := 0 ns;
      tsetup_CEB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_CEB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB3W_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB3W_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB3W_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA14: in Std_logic; 
          DIA12: in Std_logic; DIA11: in Std_logic; DIA9: in Std_logic; 
          DIA7: in Std_logic; DIA5: in Std_logic; DIA2: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
          DOA17: out Std_logic; DOA16: out Std_logic; DOA15: out Std_logic; 
          DOA14: out Std_logic; DOA13: out Std_logic; DOA12: out Std_logic; 
          DOA11: out Std_logic; DOA10: out Std_logic; DOA9: out Std_logic; 
          DOA8: out Std_logic; DOA7: out Std_logic; DOA6: out Std_logic; 
          DOA5: out Std_logic; DOA4: out Std_logic; DOA3: out Std_logic; 
          DOA2: out Std_logic; DOA1: out Std_logic; DOA0: out Std_logic; 
          CEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
          MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
          RSTB: in Std_logic; CEB: in Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DIB0: in Std_logic; 
          DIB1: in Std_logic; DIB2: in Std_logic; DIB3: in Std_logic; 
          DIB4: in Std_logic; DIB5: in Std_logic; DIB6: in Std_logic; 
          DIB7: in Std_logic; DIB8: in Std_logic; DIB9: in Std_logic; 
          DIB10: in Std_logic; DIB11: in Std_logic; DIB12: in Std_logic; 
          DIB13: in Std_logic; DIB14: in Std_logic; DIB15: in Std_logic; 
          DIB16: in Std_logic; DIB17: in Std_logic; ADB3W: in Std_logic);

    ATTRIBUTE Vital_Level0 OF uart_inst_u1_pdp_ram_0_0_1 : ENTITY IS TRUE;

  end uart_inst_u1_pdp_ram_0_0_1;

  architecture Structure of uart_inst_u1_pdp_ram_0_0_1 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal DOA17_out 	: std_logic := 'X';
    signal DOA16_out 	: std_logic := 'X';
    signal DOA15_out 	: std_logic := 'X';
    signal DOA14_out 	: std_logic := 'X';
    signal DOA13_out 	: std_logic := 'X';
    signal DOA12_out 	: std_logic := 'X';
    signal DOA11_out 	: std_logic := 'X';
    signal DOA10_out 	: std_logic := 'X';
    signal DOA9_out 	: std_logic := 'X';
    signal DOA8_out 	: std_logic := 'X';
    signal DOA7_out 	: std_logic := 'X';
    signal DOA6_out 	: std_logic := 'X';
    signal DOA5_out 	: std_logic := 'X';
    signal DOA4_out 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal CEA_ipd 	: std_logic := 'X';
    signal CEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal CEB_ipd 	: std_logic := 'X';
    signal CEB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal DOB10_out 	: std_logic := 'X';
    signal DOB11_out 	: std_logic := 'X';
    signal DOB12_out 	: std_logic := 'X';
    signal DOB13_out 	: std_logic := 'X';
    signal DOB14_out 	: std_logic := 'X';
    signal DOB15_out 	: std_logic := 'X';
    signal DOB16_out 	: std_logic := 'X';
    signal DOB17_out 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB0_dly 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB1_dly 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB2_dly 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';
    signal DIB3_dly 	: std_logic := 'X';
    signal DIB4_ipd 	: std_logic := 'X';
    signal DIB4_dly 	: std_logic := 'X';
    signal DIB5_ipd 	: std_logic := 'X';
    signal DIB5_dly 	: std_logic := 'X';
    signal DIB6_ipd 	: std_logic := 'X';
    signal DIB6_dly 	: std_logic := 'X';
    signal DIB7_ipd 	: std_logic := 'X';
    signal DIB7_dly 	: std_logic := 'X';
    signal DIB8_ipd 	: std_logic := 'X';
    signal DIB8_dly 	: std_logic := 'X';
    signal DIB9_ipd 	: std_logic := 'X';
    signal DIB9_dly 	: std_logic := 'X';
    signal DIB10_ipd 	: std_logic := 'X';
    signal DIB10_dly 	: std_logic := 'X';
    signal DIB11_ipd 	: std_logic := 'X';
    signal DIB11_dly 	: std_logic := 'X';
    signal DIB12_ipd 	: std_logic := 'X';
    signal DIB12_dly 	: std_logic := 'X';
    signal DIB13_ipd 	: std_logic := 'X';
    signal DIB13_dly 	: std_logic := 'X';
    signal DIB14_ipd 	: std_logic := 'X';
    signal DIB14_dly 	: std_logic := 'X';
    signal DIB15_ipd 	: std_logic := 'X';
    signal DIB15_dly 	: std_logic := 'X';
    signal DIB16_ipd 	: std_logic := 'X';
    signal DIB16_dly 	: std_logic := 'X';
    signal DIB17_ipd 	: std_logic := 'X';
    signal DIB17_dly 	: std_logic := 'X';
    signal ADB3W_ipd 	: std_logic := 'X';
    signal ADB3W_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component PDPW16KBB
      port (CEW: in Std_logic; CLKW: in Std_logic; CSW0: in Std_logic; 
            CSW1: in Std_logic; CSW2: in Std_logic; CER: in Std_logic; 
            CLKR: in Std_logic; CSR0: in Std_logic; CSR1: in Std_logic; 
            CSR2: in Std_logic; RST: in Std_logic; BE0: in Std_logic; 
            BE1: in Std_logic; BE2: in Std_logic; BE3: in Std_logic; 
            DI0: in Std_logic; DI1: in Std_logic; DI2: in Std_logic; 
            DI3: in Std_logic; DI4: in Std_logic; DI5: in Std_logic; 
            DI6: in Std_logic; DI7: in Std_logic; DI8: in Std_logic; 
            DI9: in Std_logic; DI10: in Std_logic; DI11: in Std_logic; 
            DI12: in Std_logic; DI13: in Std_logic; DI14: in Std_logic; 
            DI15: in Std_logic; DI16: in Std_logic; DI17: in Std_logic; 
            DI18: in Std_logic; DI19: in Std_logic; DI20: in Std_logic; 
            DI21: in Std_logic; DI22: in Std_logic; DI23: in Std_logic; 
            DI24: in Std_logic; DI25: in Std_logic; DI26: in Std_logic; 
            DI27: in Std_logic; DI28: in Std_logic; DI29: in Std_logic; 
            DI30: in Std_logic; DI31: in Std_logic; DI32: in Std_logic; 
            DI33: in Std_logic; DI34: in Std_logic; DI35: in Std_logic; 
            ADW0: in Std_logic; ADW1: in Std_logic; ADW2: in Std_logic; 
            ADW3: in Std_logic; ADW4: in Std_logic; ADW5: in Std_logic; 
            ADW6: in Std_logic; ADW7: in Std_logic; ADW8: in Std_logic; 
            ADR0: in Std_logic; ADR1: in Std_logic; ADR2: in Std_logic; 
            ADR3: in Std_logic; ADR4: in Std_logic; ADR5: in Std_logic; 
            ADR6: in Std_logic; ADR7: in Std_logic; ADR8: in Std_logic; 
            ADR9: in Std_logic; ADR10: in Std_logic; ADR11: in Std_logic; 
            ADR12: in Std_logic; ADR13: in Std_logic; DO0: out Std_logic; 
            DO1: out Std_logic; DO2: out Std_logic; DO3: out Std_logic; 
            DO4: out Std_logic; DO5: out Std_logic; DO6: out Std_logic; 
            DO7: out Std_logic; DO8: out Std_logic; DO9: out Std_logic; 
            DO10: out Std_logic; DO11: out Std_logic; DO12: out Std_logic; 
            DO13: out Std_logic; DO14: out Std_logic; DO15: out Std_logic; 
            DO16: out Std_logic; DO17: out Std_logic; DO18: out Std_logic; 
            DO19: out Std_logic; DO20: out Std_logic; DO21: out Std_logic; 
            DO22: out Std_logic; DO23: out Std_logic; DO24: out Std_logic; 
            DO25: out Std_logic; DO26: out Std_logic; DO27: out Std_logic; 
            DO28: out Std_logic; DO29: out Std_logic; DO30: out Std_logic; 
            DO31: out Std_logic; DO32: out Std_logic; DO33: out Std_logic; 
            DO34: out Std_logic; DO35: out Std_logic);
    end component;
  begin
    uart_inst_u1_pdp_ram_0_0_1_PDPW16KB: PDPW16KBB
      port map (CEW=>CEA_dly, CLKW=>CLKA_dly, CSW0=>VCCI, CSW1=>GNDI, 
                CSW2=>GNDI, CER=>CEB_dly, CLKR=>CLKB_dly, CSR0=>GNDI, 
                CSR1=>GNDI, CSR2=>GNDI, RST=>RSTB_dly, BE0=>ADA0_dly, 
                BE1=>ADA1_dly, BE2=>VCCI, BE3=>VCCI, DI0=>DIA0_dly, DI1=>GNDI, 
                DI2=>DIA2_dly, DI3=>GNDI, DI4=>GNDI, DI5=>DIA5_dly, DI6=>GNDI, 
                DI7=>DIA7_dly, DI8=>GNDI, DI9=>DIA9_dly, DI10=>GNDI, 
                DI11=>DIA11_dly, DI12=>DIA12_dly, DI13=>GNDI, DI14=>DIA14_dly, 
                DI15=>GNDI, DI16=>DIA16_dly, DI17=>DIA17_dly, DI18=>DIB0_dly, 
                DI19=>DIB1_dly, DI20=>DIB2_dly, DI21=>DIB3_dly, DI22=>DIB4_dly, 
                DI23=>DIB5_dly, DI24=>DIB6_dly, DI25=>DIB7_dly, DI26=>DIB8_dly, 
                DI27=>DIB9_dly, DI28=>DIB10_dly, DI29=>DIB11_dly, 
                DI30=>DIB12_dly, DI31=>DIB13_dly, DI32=>DIB14_dly, 
                DI33=>DIB15_dly, DI34=>DIB16_dly, DI35=>DIB17_dly, 
                ADW0=>ADA5_dly, ADW1=>ADA6_dly, ADW2=>ADA7_dly, ADW3=>ADA8_dly, 
                ADW4=>ADA9_dly, ADW5=>ADA10_dly, ADW6=>ADA11_dly, 
                ADW7=>ADA12_dly, ADW8=>ADA13_dly, ADR0=>GNDI, ADR1=>GNDI, 
                ADR2=>GNDI, ADR3=>ADB3W_dly, ADR4=>GNDI, ADR5=>ADB5_dly, 
                ADR6=>ADB6_dly, ADR7=>ADB7_dly, ADR8=>ADB8_dly, ADR9=>ADB9_dly, 
                ADR10=>ADB10_dly, ADR11=>ADB11_dly, ADR12=>ADB12_dly, 
                ADR13=>ADB13_dly, DO0=>DOB0_out, DO1=>DOB1_out, DO2=>DOB2_out, 
                DO3=>DOB3_out, DO4=>DOB4_out, DO5=>DOB5_out, DO6=>DOB6_out, 
                DO7=>DOB7_out, DO8=>DOB8_out, DO9=>DOB9_out, DO10=>DOB10_out, 
                DO11=>DOB11_out, DO12=>DOB12_out, DO13=>DOB13_out, 
                DO14=>DOB14_out, DO15=>DOB15_out, DO16=>DOB16_out, 
                DO17=>DOB17_out, DO18=>DOA0_out, DO19=>DOA1_out, 
                DO20=>DOA2_out, DO21=>DOA3_out, DO22=>DOA4_out, DO23=>DOA5_out, 
                DO24=>DOA6_out, DO25=>DOA7_out, DO26=>DOA8_out, DO27=>DOA9_out, 
                DO28=>DOA10_out, DO29=>DOA11_out, DO30=>DOA12_out, 
                DO31=>DOA13_out, DO32=>DOA14_out, DO33=>DOA15_out, 
                DO34=>DOA16_out, DO35=>DOA17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(CEA_ipd, CEA, tipd_CEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(CEB_ipd, CEB, tipd_CEB);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
      VitalWireDelay(DIB4_ipd, DIB4, tipd_DIB4);
      VitalWireDelay(DIB5_ipd, DIB5, tipd_DIB5);
      VitalWireDelay(DIB6_ipd, DIB6, tipd_DIB6);
      VitalWireDelay(DIB7_ipd, DIB7, tipd_DIB7);
      VitalWireDelay(DIB8_ipd, DIB8, tipd_DIB8);
      VitalWireDelay(DIB9_ipd, DIB9, tipd_DIB9);
      VitalWireDelay(DIB10_ipd, DIB10, tipd_DIB10);
      VitalWireDelay(DIB11_ipd, DIB11, tipd_DIB11);
      VitalWireDelay(DIB12_ipd, DIB12, tipd_DIB12);
      VitalWireDelay(DIB13_ipd, DIB13, tipd_DIB13);
      VitalWireDelay(DIB14_ipd, DIB14, tipd_DIB14);
      VitalWireDelay(DIB15_ipd, DIB15, tipd_DIB15);
      VitalWireDelay(DIB16_ipd, DIB16, tipd_DIB16);
      VitalWireDelay(DIB17_ipd, DIB17, tipd_DIB17);
      VitalWireDelay(ADB3W_ipd, ADB3W, tipd_ADB3W);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(CEA_dly, CEA_ipd, tisd_CEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKA);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(CEB_dly, CEB_ipd, tisd_CEB_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
      VitalSignalDelay(DIB0_dly, DIB0_ipd, tisd_DIB0_CLKA);
      VitalSignalDelay(DIB1_dly, DIB1_ipd, tisd_DIB1_CLKA);
      VitalSignalDelay(DIB2_dly, DIB2_ipd, tisd_DIB2_CLKA);
      VitalSignalDelay(DIB3_dly, DIB3_ipd, tisd_DIB3_CLKA);
      VitalSignalDelay(DIB4_dly, DIB4_ipd, tisd_DIB4_CLKA);
      VitalSignalDelay(DIB5_dly, DIB5_ipd, tisd_DIB5_CLKA);
      VitalSignalDelay(DIB6_dly, DIB6_ipd, tisd_DIB6_CLKA);
      VitalSignalDelay(DIB7_dly, DIB7_ipd, tisd_DIB7_CLKA);
      VitalSignalDelay(DIB8_dly, DIB8_ipd, tisd_DIB8_CLKA);
      VitalSignalDelay(DIB9_dly, DIB9_ipd, tisd_DIB9_CLKA);
      VitalSignalDelay(DIB10_dly, DIB10_ipd, tisd_DIB10_CLKA);
      VitalSignalDelay(DIB11_dly, DIB11_ipd, tisd_DIB11_CLKA);
      VitalSignalDelay(DIB12_dly, DIB12_ipd, tisd_DIB12_CLKA);
      VitalSignalDelay(DIB13_dly, DIB13_ipd, tisd_DIB13_CLKA);
      VitalSignalDelay(DIB14_dly, DIB14_ipd, tisd_DIB14_CLKA);
      VitalSignalDelay(DIB15_dly, DIB15_ipd, tisd_DIB15_CLKA);
      VitalSignalDelay(DIB16_dly, DIB16_ipd, tisd_DIB16_CLKA);
      VitalSignalDelay(DIB17_dly, DIB17_ipd, tisd_DIB17_CLKA);
      VitalSignalDelay(ADB3W_dly, ADB3W_ipd, tisd_ADB3W_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA14_dly, DIA12_dly, 
      DIA11_dly, DIA9_dly, DIA7_dly, DIA5_dly, DIA2_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA1_dly, ADA0_dly, DOA17_out, DOA16_out, DOA15_out, DOA14_out, 
      DOA13_out, DOA12_out, DOA11_out, DOA10_out, DOA9_out, DOA8_out, DOA7_out, 
      DOA6_out, DOA5_out, DOA4_out, DOA3_out, DOA2_out, DOA1_out, DOA0_out, 
      CEA_dly, RSTA_ipd, CLKA_dly, MORCLKA_ipd, MORCLKB_ipd, CLKB_dly, 
      RSTB_dly, CEB_dly, DOB0_out, DOB1_out, DOB2_out, DOB3_out, DOB4_out, 
      DOB5_out, DOB6_out, DOB7_out, DOB8_out, DOB9_out, DOB10_out, DOB11_out, 
      DOB12_out, DOB13_out, DOB14_out, DOB15_out, DOB16_out, DOB17_out, 
      ADB5_dly, ADB6_dly, ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, 
      ADB12_dly, ADB13_dly, DIB0_dly, DIB1_dly, DIB2_dly, DIB3_dly, DIB4_dly, 
      DIB5_dly, DIB6_dly, DIB7_dly, DIB8_dly, DIB9_dly, DIB10_dly, DIB11_dly, 
      DIB12_dly, DIB13_dly, DIB14_dly, DIB15_dly, DIB16_dly, DIB17_dly, 
      ADB3W_dly)
    VARIABLE DOA17_zd         	: std_logic := 'X';
    VARIABLE DOA17_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA16_zd         	: std_logic := 'X';
    VARIABLE DOA16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA15_zd         	: std_logic := 'X';
    VARIABLE DOA15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA14_zd         	: std_logic := 'X';
    VARIABLE DOA14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA13_zd         	: std_logic := 'X';
    VARIABLE DOA13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA12_zd         	: std_logic := 'X';
    VARIABLE DOA12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA11_zd         	: std_logic := 'X';
    VARIABLE DOA11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA10_zd         	: std_logic := 'X';
    VARIABLE DOA10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA9_zd         	: std_logic := 'X';
    VARIABLE DOA9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA8_zd         	: std_logic := 'X';
    VARIABLE DOA8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA7_zd         	: std_logic := 'X';
    VARIABLE DOA7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA6_zd         	: std_logic := 'X';
    VARIABLE DOA6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA5_zd         	: std_logic := 'X';
    VARIABLE DOA5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA4_zd         	: std_logic := 'X';
    VARIABLE DOA4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB10_zd         	: std_logic := 'X';
    VARIABLE DOB10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB11_zd         	: std_logic := 'X';
    VARIABLE DOB11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB12_zd         	: std_logic := 'X';
    VARIABLE DOB12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB13_zd         	: std_logic := 'X';
    VARIABLE DOB13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB14_zd         	: std_logic := 'X';
    VARIABLE DOB14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB15_zd         	: std_logic := 'X';
    VARIABLE DOB15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB16_zd         	: std_logic := 'X';
    VARIABLE DOB16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB17_zd         	: std_logic := 'X';
    VARIABLE DOB17_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CEA_CLKA       	: x01 := '0';
    VARIABLE CEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKA       	: x01 := '0';
    VARIABLE RSTB_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CEB_CLKB       	: x01 := '0';
    VARIABLE CEB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB0_CLKA       	: x01 := '0';
    VARIABLE DIB0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB1_CLKA       	: x01 := '0';
    VARIABLE DIB1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB2_CLKA       	: x01 := '0';
    VARIABLE DIB2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB3_CLKA       	: x01 := '0';
    VARIABLE DIB3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB4_CLKA       	: x01 := '0';
    VARIABLE DIB4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB5_CLKA       	: x01 := '0';
    VARIABLE DIB5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB6_CLKA       	: x01 := '0';
    VARIABLE DIB6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB7_CLKA       	: x01 := '0';
    VARIABLE DIB7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB8_CLKA       	: x01 := '0';
    VARIABLE DIB8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB9_CLKA       	: x01 := '0';
    VARIABLE DIB9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB10_CLKA       	: x01 := '0';
    VARIABLE DIB10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB11_CLKA       	: x01 := '0';
    VARIABLE DIB11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB12_CLKA       	: x01 := '0';
    VARIABLE DIB12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB13_CLKA       	: x01 := '0';
    VARIABLE DIB13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB14_CLKA       	: x01 := '0';
    VARIABLE DIB14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB15_CLKA       	: x01 := '0';
    VARIABLE DIB15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB16_CLKA       	: x01 := '0';
    VARIABLE DIB16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB17_CLKA       	: x01 := '0';
    VARIABLE DIB17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB3W_CLKB       	: x01 := '0';
    VARIABLE ADB3W_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => CEA_dly,
        TestSignalName => "CEA",
        TestDelay => tisd_CEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_CEA_CLKA_noedge_posedge,
        SetupLow => tsetup_CEA_CLKA_noedge_posedge,
        HoldHigh => thold_CEA_CLKA_noedge_posedge,
        HoldLow => thold_CEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => CEA_CLKA_TimingDatash,
        Violation => tviol_CEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTB_CLKA_noedge_posedge,
        SetupLow => tsetup_RSTB_CLKA_noedge_posedge,
        HoldHigh => thold_RSTB_CLKA_noedge_posedge,
        HoldLow => thold_RSTB_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKA_TimingDatash,
        Violation => tviol_RSTB_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_posedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_posedge,
        HoldHigh => thold_RSTB_CLKB_noedge_posedge,
        HoldLow => thold_RSTB_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => CEB_dly,
        TestSignalName => "CEB",
        TestDelay => tisd_CEB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_CEB_CLKB_noedge_posedge,
        SetupLow => tsetup_CEB_CLKB_noedge_posedge,
        HoldHigh => thold_CEB_CLKB_noedge_posedge,
        HoldLow => thold_CEB_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => CEB_CLKB_TimingDatash,
        Violation => tviol_CEB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_posedge,
        HoldHigh => thold_ADB5_CLKB_noedge_posedge,
        HoldLow => thold_ADB5_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_posedge,
        HoldHigh => thold_ADB6_CLKB_noedge_posedge,
        HoldLow => thold_ADB6_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_posedge,
        HoldHigh => thold_ADB7_CLKB_noedge_posedge,
        HoldLow => thold_ADB7_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_posedge,
        HoldHigh => thold_ADB8_CLKB_noedge_posedge,
        HoldLow => thold_ADB8_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_posedge,
        HoldHigh => thold_ADB9_CLKB_noedge_posedge,
        HoldLow => thold_ADB9_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_posedge,
        HoldHigh => thold_ADB10_CLKB_noedge_posedge,
        HoldLow => thold_ADB10_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_posedge,
        HoldHigh => thold_ADB11_CLKB_noedge_posedge,
        HoldLow => thold_ADB11_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_posedge,
        HoldHigh => thold_ADB12_CLKB_noedge_posedge,
        HoldLow => thold_ADB12_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_posedge,
        HoldHigh => thold_ADB13_CLKB_noedge_posedge,
        HoldLow => thold_ADB13_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB0_dly,
        TestSignalName => "DIB0",
        TestDelay => tisd_DIB0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB0_CLKA_noedge_posedge,
        HoldHigh => thold_DIB0_CLKA_noedge_posedge,
        HoldLow => thold_DIB0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB0_CLKA_TimingDatash,
        Violation => tviol_DIB0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB1_dly,
        TestSignalName => "DIB1",
        TestDelay => tisd_DIB1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB1_CLKA_noedge_posedge,
        HoldHigh => thold_DIB1_CLKA_noedge_posedge,
        HoldLow => thold_DIB1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB1_CLKA_TimingDatash,
        Violation => tviol_DIB1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB2_dly,
        TestSignalName => "DIB2",
        TestDelay => tisd_DIB2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB2_CLKA_noedge_posedge,
        HoldHigh => thold_DIB2_CLKA_noedge_posedge,
        HoldLow => thold_DIB2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB2_CLKA_TimingDatash,
        Violation => tviol_DIB2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB3_dly,
        TestSignalName => "DIB3",
        TestDelay => tisd_DIB3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB3_CLKA_noedge_posedge,
        HoldHigh => thold_DIB3_CLKA_noedge_posedge,
        HoldLow => thold_DIB3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB3_CLKA_TimingDatash,
        Violation => tviol_DIB3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB4_dly,
        TestSignalName => "DIB4",
        TestDelay => tisd_DIB4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB4_CLKA_noedge_posedge,
        HoldHigh => thold_DIB4_CLKA_noedge_posedge,
        HoldLow => thold_DIB4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB4_CLKA_TimingDatash,
        Violation => tviol_DIB4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB5_dly,
        TestSignalName => "DIB5",
        TestDelay => tisd_DIB5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB5_CLKA_noedge_posedge,
        HoldHigh => thold_DIB5_CLKA_noedge_posedge,
        HoldLow => thold_DIB5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB5_CLKA_TimingDatash,
        Violation => tviol_DIB5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB6_dly,
        TestSignalName => "DIB6",
        TestDelay => tisd_DIB6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB6_CLKA_noedge_posedge,
        HoldHigh => thold_DIB6_CLKA_noedge_posedge,
        HoldLow => thold_DIB6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB6_CLKA_TimingDatash,
        Violation => tviol_DIB6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB7_dly,
        TestSignalName => "DIB7",
        TestDelay => tisd_DIB7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB7_CLKA_noedge_posedge,
        HoldHigh => thold_DIB7_CLKA_noedge_posedge,
        HoldLow => thold_DIB7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB7_CLKA_TimingDatash,
        Violation => tviol_DIB7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB8_dly,
        TestSignalName => "DIB8",
        TestDelay => tisd_DIB8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB8_CLKA_noedge_posedge,
        HoldHigh => thold_DIB8_CLKA_noedge_posedge,
        HoldLow => thold_DIB8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB8_CLKA_TimingDatash,
        Violation => tviol_DIB8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB9_dly,
        TestSignalName => "DIB9",
        TestDelay => tisd_DIB9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB9_CLKA_noedge_posedge,
        HoldHigh => thold_DIB9_CLKA_noedge_posedge,
        HoldLow => thold_DIB9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB9_CLKA_TimingDatash,
        Violation => tviol_DIB9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB10_dly,
        TestSignalName => "DIB10",
        TestDelay => tisd_DIB10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB10_CLKA_noedge_posedge,
        HoldHigh => thold_DIB10_CLKA_noedge_posedge,
        HoldLow => thold_DIB10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB10_CLKA_TimingDatash,
        Violation => tviol_DIB10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB11_dly,
        TestSignalName => "DIB11",
        TestDelay => tisd_DIB11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB11_CLKA_noedge_posedge,
        HoldHigh => thold_DIB11_CLKA_noedge_posedge,
        HoldLow => thold_DIB11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB11_CLKA_TimingDatash,
        Violation => tviol_DIB11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB12_dly,
        TestSignalName => "DIB12",
        TestDelay => tisd_DIB12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB12_CLKA_noedge_posedge,
        HoldHigh => thold_DIB12_CLKA_noedge_posedge,
        HoldLow => thold_DIB12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB12_CLKA_TimingDatash,
        Violation => tviol_DIB12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB13_dly,
        TestSignalName => "DIB13",
        TestDelay => tisd_DIB13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB13_CLKA_noedge_posedge,
        HoldHigh => thold_DIB13_CLKA_noedge_posedge,
        HoldLow => thold_DIB13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB13_CLKA_TimingDatash,
        Violation => tviol_DIB13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB14_dly,
        TestSignalName => "DIB14",
        TestDelay => tisd_DIB14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB14_CLKA_noedge_posedge,
        HoldHigh => thold_DIB14_CLKA_noedge_posedge,
        HoldLow => thold_DIB14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB14_CLKA_TimingDatash,
        Violation => tviol_DIB14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB15_dly,
        TestSignalName => "DIB15",
        TestDelay => tisd_DIB15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB15_CLKA_noedge_posedge,
        HoldHigh => thold_DIB15_CLKA_noedge_posedge,
        HoldLow => thold_DIB15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB15_CLKA_TimingDatash,
        Violation => tviol_DIB15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB16_dly,
        TestSignalName => "DIB16",
        TestDelay => tisd_DIB16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB16_CLKA_noedge_posedge,
        HoldHigh => thold_DIB16_CLKA_noedge_posedge,
        HoldLow => thold_DIB16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB16_CLKA_TimingDatash,
        Violation => tviol_DIB16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB17_dly,
        TestSignalName => "DIB17",
        TestDelay => tisd_DIB17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB17_CLKA_noedge_posedge,
        HoldHigh => thold_DIB17_CLKA_noedge_posedge,
        HoldLow => thold_DIB17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB17_CLKA_TimingDatash,
        Violation => tviol_DIB17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB3W_dly,
        TestSignalName => "ADB3W",
        TestDelay => tisd_ADB3W_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB3W_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB3W_CLKB_noedge_posedge,
        HoldHigh => thold_ADB3W_CLKB_noedge_posedge,
        HoldLow => thold_ADB3W_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB3W_CLKB_TimingDatash,
        Violation => tviol_ADB3W_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA17_zd 	:= DOA17_out;
    DOA16_zd 	:= DOA16_out;
    DOA15_zd 	:= DOA15_out;
    DOA14_zd 	:= DOA14_out;
    DOA13_zd 	:= DOA13_out;
    DOA12_zd 	:= DOA12_out;
    DOA11_zd 	:= DOA11_out;
    DOA10_zd 	:= DOA10_out;
    DOA9_zd 	:= DOA9_out;
    DOA8_zd 	:= DOA8_out;
    DOA7_zd 	:= DOA7_out;
    DOA6_zd 	:= DOA6_out;
    DOA5_zd 	:= DOA5_out;
    DOA4_zd 	:= DOA4_out;
    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;
    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;
    DOB10_zd 	:= DOB10_out;
    DOB11_zd 	:= DOB11_out;
    DOB12_zd 	:= DOB12_out;
    DOB13_zd 	:= DOB13_out;
    DOB14_zd 	:= DOB14_out;
    DOB15_zd 	:= DOB15_out;
    DOB16_zd 	:= DOB16_out;
    DOB17_zd 	:= DOB17_out;

    VitalPathDelay01 (
      OutSignal => DOA17, OutSignalName => "DOA17", OutTemp => DOA17_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA17,
                           PathCondition => TRUE)),
      GlitchData => DOA17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA16, OutSignalName => "DOA16", OutTemp => DOA16_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA16,
                           PathCondition => TRUE)),
      GlitchData => DOA16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA15, OutSignalName => "DOA15", OutTemp => DOA15_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA15,
                           PathCondition => TRUE)),
      GlitchData => DOA15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA14, OutSignalName => "DOA14", OutTemp => DOA14_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA14,
                           PathCondition => TRUE)),
      GlitchData => DOA14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA13, OutSignalName => "DOA13", OutTemp => DOA13_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA13,
                           PathCondition => TRUE)),
      GlitchData => DOA13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA12, OutSignalName => "DOA12", OutTemp => DOA12_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA12,
                           PathCondition => TRUE)),
      GlitchData => DOA12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA11, OutSignalName => "DOA11", OutTemp => DOA11_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA11,
                           PathCondition => TRUE)),
      GlitchData => DOA11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA10, OutSignalName => "DOA10", OutTemp => DOA10_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA10,
                           PathCondition => TRUE)),
      GlitchData => DOA10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA9, OutSignalName => "DOA9", OutTemp => DOA9_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA9,
                           PathCondition => TRUE)),
      GlitchData => DOA9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA8, OutSignalName => "DOA8", OutTemp => DOA8_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA8,
                           PathCondition => TRUE)),
      GlitchData => DOA8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA7, OutSignalName => "DOA7", OutTemp => DOA7_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA7,
                           PathCondition => TRUE)),
      GlitchData => DOA7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA6, OutSignalName => "DOA6", OutTemp => DOA6_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA6,
                           PathCondition => TRUE)),
      GlitchData => DOA6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA5, OutSignalName => "DOA5", OutTemp => DOA5_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA5,
                           PathCondition => TRUE)),
      GlitchData => DOA5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA4, OutSignalName => "DOA4", OutTemp => DOA4_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA4,
                           PathCondition => TRUE)),
      GlitchData => DOA4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB10, OutSignalName => "DOB10", OutTemp => DOB10_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB10,
                           PathCondition => TRUE)),
      GlitchData => DOB10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB11, OutSignalName => "DOB11", OutTemp => DOB11_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB11,
                           PathCondition => TRUE)),
      GlitchData => DOB11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB12, OutSignalName => "DOB12", OutTemp => DOB12_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB12,
                           PathCondition => TRUE)),
      GlitchData => DOB12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB13, OutSignalName => "DOB13", OutTemp => DOB13_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB13,
                           PathCondition => TRUE)),
      GlitchData => DOB13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB14, OutSignalName => "DOB14", OutTemp => DOB14_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB14,
                           PathCondition => TRUE)),
      GlitchData => DOB14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB15, OutSignalName => "DOB15", OutTemp => DOB15_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB15,
                           PathCondition => TRUE)),
      GlitchData => DOB15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB16, OutSignalName => "DOB16", OutTemp => DOB16_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB16,
                           PathCondition => TRUE)),
      GlitchData => DOB16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB17, OutSignalName => "DOB17", OutTemp => DOB17_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB17,
                           PathCondition => TRUE)),
      GlitchData => DOB17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PDPW16KB0009
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity PDPW16KB0009 is
    port (CEW: in Std_logic; CLKW: in Std_logic; CSW0: in Std_logic; 
          CSW1: in Std_logic; CSW2: in Std_logic; CER: in Std_logic; 
          CLKR: in Std_logic; CSR0: in Std_logic; CSR1: in Std_logic; 
          CSR2: in Std_logic; RST: in Std_logic; BE0: in Std_logic; 
          BE1: in Std_logic; BE2: in Std_logic; BE3: in Std_logic; 
          DI0: in Std_logic; DI1: in Std_logic; DI2: in Std_logic; 
          DI3: in Std_logic; DI4: in Std_logic; DI5: in Std_logic; 
          DI6: in Std_logic; DI7: in Std_logic; DI8: in Std_logic; 
          DI9: in Std_logic; DI10: in Std_logic; DI11: in Std_logic; 
          DI12: in Std_logic; DI13: in Std_logic; DI14: in Std_logic; 
          DI15: in Std_logic; DI16: in Std_logic; DI17: in Std_logic; 
          DI18: in Std_logic; DI19: in Std_logic; DI20: in Std_logic; 
          DI21: in Std_logic; DI22: in Std_logic; DI23: in Std_logic; 
          DI24: in Std_logic; DI25: in Std_logic; DI26: in Std_logic; 
          DI27: in Std_logic; DI28: in Std_logic; DI29: in Std_logic; 
          DI30: in Std_logic; DI31: in Std_logic; DI32: in Std_logic; 
          DI33: in Std_logic; DI34: in Std_logic; DI35: in Std_logic; 
          ADW0: in Std_logic; ADW1: in Std_logic; ADW2: in Std_logic; 
          ADW3: in Std_logic; ADW4: in Std_logic; ADW5: in Std_logic; 
          ADW6: in Std_logic; ADW7: in Std_logic; ADW8: in Std_logic; 
          ADR0: in Std_logic; ADR1: in Std_logic; ADR2: in Std_logic; 
          ADR3: in Std_logic; ADR4: in Std_logic; ADR5: in Std_logic; 
          ADR6: in Std_logic; ADR7: in Std_logic; ADR8: in Std_logic; 
          ADR9: in Std_logic; ADR10: in Std_logic; ADR11: in Std_logic; 
          ADR12: in Std_logic; ADR13: in Std_logic; DO0: out Std_logic; 
          DO1: out Std_logic; DO2: out Std_logic; DO3: out Std_logic; 
          DO4: out Std_logic; DO5: out Std_logic; DO6: out Std_logic; 
          DO7: out Std_logic; DO8: out Std_logic; DO9: out Std_logic; 
          DO10: out Std_logic; DO11: out Std_logic; DO12: out Std_logic; 
          DO13: out Std_logic; DO14: out Std_logic; DO15: out Std_logic; 
          DO16: out Std_logic; DO17: out Std_logic; DO18: out Std_logic; 
          DO19: out Std_logic; DO20: out Std_logic; DO21: out Std_logic; 
          DO22: out Std_logic; DO23: out Std_logic; DO24: out Std_logic; 
          DO25: out Std_logic; DO26: out Std_logic; DO27: out Std_logic; 
          DO28: out Std_logic; DO29: out Std_logic; DO30: out Std_logic; 
          DO31: out Std_logic; DO32: out Std_logic; DO33: out Std_logic; 
          DO34: out Std_logic; DO35: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PDPW16KB0009 : ENTITY IS TRUE;

  end PDPW16KB0009;

  architecture Structure of PDPW16KB0009 is
    component PDPW16KB
      generic (CSDECODE_R: Std_logic_vector(2 downto 0); 
               CSDECODE_W: Std_logic_vector(2 downto 0); DATA_WIDTH_R: INTEGER; 
               DATA_WIDTH_W: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE: String; RESETMODE: String);
      port (DI0: in Std_logic; DI1: in Std_logic; DI2: in Std_logic; 
            DI3: in Std_logic; DI4: in Std_logic; DI5: in Std_logic; 
            DI6: in Std_logic; DI7: in Std_logic; DI8: in Std_logic; 
            DI9: in Std_logic; DI10: in Std_logic; DI11: in Std_logic; 
            DI12: in Std_logic; DI13: in Std_logic; DI14: in Std_logic; 
            DI15: in Std_logic; DI16: in Std_logic; DI17: in Std_logic; 
            DI18: in Std_logic; DI19: in Std_logic; DI20: in Std_logic; 
            DI21: in Std_logic; DI22: in Std_logic; DI23: in Std_logic; 
            DI24: in Std_logic; DI25: in Std_logic; DI26: in Std_logic; 
            DI27: in Std_logic; DI28: in Std_logic; DI29: in Std_logic; 
            DI30: in Std_logic; DI31: in Std_logic; DI32: in Std_logic; 
            DI33: in Std_logic; DI34: in Std_logic; DI35: in Std_logic; 
            ADW0: in Std_logic; ADW1: in Std_logic; ADW2: in Std_logic; 
            ADW3: in Std_logic; ADW4: in Std_logic; ADW5: in Std_logic; 
            ADW6: in Std_logic; ADW7: in Std_logic; ADW8: in Std_logic; 
            BE0: in Std_logic; BE1: in Std_logic; BE2: in Std_logic; 
            BE3: in Std_logic; CEW: in Std_logic; CLKW: in Std_logic; 
            CSW0: in Std_logic; CSW1: in Std_logic; CSW2: in Std_logic; 
            ADR0: in Std_logic; ADR1: in Std_logic; ADR2: in Std_logic; 
            ADR3: in Std_logic; ADR4: in Std_logic; ADR5: in Std_logic; 
            ADR6: in Std_logic; ADR7: in Std_logic; ADR8: in Std_logic; 
            ADR9: in Std_logic; ADR10: in Std_logic; ADR11: in Std_logic; 
            ADR12: in Std_logic; ADR13: in Std_logic; CER: in Std_logic; 
            CLKR: in Std_logic; CSR0: in Std_logic; CSR1: in Std_logic; 
            CSR2: in Std_logic; RST: in Std_logic; DO0: out Std_logic; 
            DO1: out Std_logic; DO2: out Std_logic; DO3: out Std_logic; 
            DO4: out Std_logic; DO5: out Std_logic; DO6: out Std_logic; 
            DO7: out Std_logic; DO8: out Std_logic; DO9: out Std_logic; 
            DO10: out Std_logic; DO11: out Std_logic; DO12: out Std_logic; 
            DO13: out Std_logic; DO14: out Std_logic; DO15: out Std_logic; 
            DO16: out Std_logic; DO17: out Std_logic; DO18: out Std_logic; 
            DO19: out Std_logic; DO20: out Std_logic; DO21: out Std_logic; 
            DO22: out Std_logic; DO23: out Std_logic; DO24: out Std_logic; 
            DO25: out Std_logic; DO26: out Std_logic; DO27: out Std_logic; 
            DO28: out Std_logic; DO29: out Std_logic; DO30: out Std_logic; 
            DO31: out Std_logic; DO32: out Std_logic; DO33: out Std_logic; 
            DO34: out Std_logic; DO35: out Std_logic);
    end component;
  begin
    INST10: PDPW16KB
      generic map (CSDECODE_R => "000", CSDECODE_W => "001", 
                   DATA_WIDTH_R => 36, DATA_WIDTH_W => 36, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_05 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_06 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_07 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_08 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_09 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_0F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_10 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_11 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_12 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_13 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_14 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_15 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_16 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_17 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_18 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_19 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_1F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_20 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_21 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE => "NOREG", RESETMODE => "ASYNC")
      port map (DI0=>DI0, DI1=>DI1, DI2=>DI2, DI3=>DI3, DI4=>DI4, DI5=>DI5, 
                DI6=>DI6, DI7=>DI7, DI8=>DI8, DI9=>DI9, DI10=>DI10, DI11=>DI11, 
                DI12=>DI12, DI13=>DI13, DI14=>DI14, DI15=>DI15, DI16=>DI16, 
                DI17=>DI17, DI18=>DI18, DI19=>DI19, DI20=>DI20, DI21=>DI21, 
                DI22=>DI22, DI23=>DI23, DI24=>DI24, DI25=>DI25, DI26=>DI26, 
                DI27=>DI27, DI28=>DI28, DI29=>DI29, DI30=>DI30, DI31=>DI31, 
                DI32=>DI32, DI33=>DI33, DI34=>DI34, DI35=>DI35, ADW0=>ADW0, 
                ADW1=>ADW1, ADW2=>ADW2, ADW3=>ADW3, ADW4=>ADW4, ADW5=>ADW5, 
                ADW6=>ADW6, ADW7=>ADW7, ADW8=>ADW8, BE0=>BE0, BE1=>BE1, 
                BE2=>BE2, BE3=>BE3, CEW=>CEW, CLKW=>CLKW, CSW0=>CSW0, 
                CSW1=>CSW1, CSW2=>CSW2, ADR0=>ADR0, ADR1=>ADR1, ADR2=>ADR2, 
                ADR3=>ADR3, ADR4=>ADR4, ADR5=>ADR5, ADR6=>ADR6, ADR7=>ADR7, 
                ADR8=>ADR8, ADR9=>ADR9, ADR10=>ADR10, ADR11=>ADR11, 
                ADR12=>ADR12, ADR13=>ADR13, CER=>CER, CLKR=>CLKR, CSR0=>CSR0, 
                CSR1=>CSR1, CSR2=>CSR2, RST=>RST, DO0=>DO0, DO1=>DO1, DO2=>DO2, 
                DO3=>DO3, DO4=>DO4, DO5=>DO5, DO6=>DO6, DO7=>DO7, DO8=>DO8, 
                DO9=>DO9, DO10=>DO10, DO11=>DO11, DO12=>DO12, DO13=>DO13, 
                DO14=>DO14, DO15=>DO15, DO16=>DO16, DO17=>DO17, DO18=>DO18, 
                DO19=>DO19, DO20=>DO20, DO21=>DO21, DO22=>DO22, DO23=>DO23, 
                DO24=>DO24, DO25=>DO25, DO26=>DO26, DO27=>DO27, DO28=>DO28, 
                DO29=>DO29, DO30=>DO30, DO31=>DO31, DO32=>DO32, DO33=>DO33, 
                DO34=>DO34, DO35=>DO35);
  end Structure;

-- entity uart_inst_u1_pdp_ram_0_1_0
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity uart_inst_u1_pdp_ram_0_1_0 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "uart_inst_u1_pdp_ram_0_1_0";

      tipd_DIA17  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA16  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA15  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA14  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_MORCLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_RSTB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADB3W  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA17	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA16	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA15	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA14	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA13	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA12	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA11	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA10	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA9	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB0	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB4	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB5	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB6	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB7	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB8	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_RSTB_DOB9	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA17_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA17_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA16_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA16_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA15_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA15_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA14_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA14_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADA0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_CEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_CEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_CEA_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKA	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      ticd_CLKB	: VitalDelayType := 0 ns;
      tisd_RSTB_CLKB	: VitalDelayType := 0 ns;
      tsetup_RSTB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_RSTB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_CEB_CLKB	: VitalDelayType := 0 ns;
      tsetup_CEB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_CEB_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB5_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB5_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB5_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB6_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB6_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB6_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB7_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB7_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB7_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB8_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB8_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB8_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB9_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB9_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB9_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB10_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB10_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB10_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB11_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB11_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB11_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB12_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB12_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB12_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB13_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB13_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB13_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB0_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB1_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB2_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB3_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB4_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB4_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB5_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB5_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB6_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB6_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB7_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB7_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB8_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB8_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_DIB9_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIB9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DIB9_CLKA_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_ADB3W_CLKB	: VitalDelayType := 0 ns;
      tsetup_ADB3W_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      thold_ADB3W_CLKB_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_RSTA 	: VitalDelayType := 0 ns;
      tpw_RSTA_posedge	: VitalDelayType := 0 ns;
      tpw_RSTA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_CLKB 	: VitalDelayType := 0 ns;
      tpw_CLKB_posedge	: VitalDelayType := 0 ns;
      tpw_CLKB_negedge	: VitalDelayType := 0 ns;
      tperiod_RSTB 	: VitalDelayType := 0 ns;
      tpw_RSTB_posedge	: VitalDelayType := 0 ns;
      tpw_RSTB_negedge	: VitalDelayType := 0 ns);

    port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
          DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
          DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
          DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
          DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
          DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
          ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
          ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
          ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
          ADA1: in Std_logic; ADA0: in Std_logic; DOA17: out Std_logic; 
          DOA16: out Std_logic; DOA15: out Std_logic; DOA14: out Std_logic; 
          DOA13: out Std_logic; DOA12: out Std_logic; DOA11: out Std_logic; 
          DOA10: out Std_logic; DOA9: out Std_logic; DOA8: out Std_logic; 
          DOA7: out Std_logic; DOA6: out Std_logic; DOA5: out Std_logic; 
          DOA4: out Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; CEA: in Std_logic; 
          RSTA: in Std_logic; CLKA: in Std_logic; MORCLKA: in Std_logic; 
          MORCLKB: in Std_logic; CLKB: in Std_logic; RSTB: in Std_logic; 
          CEB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
          DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
          DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
          DOB8: out Std_logic; DOB9: out Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DIB0: in Std_logic; 
          DIB1: in Std_logic; DIB2: in Std_logic; DIB3: in Std_logic; 
          DIB4: in Std_logic; DIB5: in Std_logic; DIB6: in Std_logic; 
          DIB7: in Std_logic; DIB8: in Std_logic; DIB9: in Std_logic; 
          ADB3W: in Std_logic);

    ATTRIBUTE Vital_Level0 OF uart_inst_u1_pdp_ram_0_1_0 : ENTITY IS TRUE;

  end uart_inst_u1_pdp_ram_0_1_0;

  architecture Structure of uart_inst_u1_pdp_ram_0_1_0 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA17_ipd 	: std_logic := 'X';
    signal DIA17_dly 	: std_logic := 'X';
    signal DIA16_ipd 	: std_logic := 'X';
    signal DIA16_dly 	: std_logic := 'X';
    signal DIA15_ipd 	: std_logic := 'X';
    signal DIA15_dly 	: std_logic := 'X';
    signal DIA14_ipd 	: std_logic := 'X';
    signal DIA14_dly 	: std_logic := 'X';
    signal DIA13_ipd 	: std_logic := 'X';
    signal DIA13_dly 	: std_logic := 'X';
    signal DIA12_ipd 	: std_logic := 'X';
    signal DIA12_dly 	: std_logic := 'X';
    signal DIA11_ipd 	: std_logic := 'X';
    signal DIA11_dly 	: std_logic := 'X';
    signal DIA10_ipd 	: std_logic := 'X';
    signal DIA10_dly 	: std_logic := 'X';
    signal DIA9_ipd 	: std_logic := 'X';
    signal DIA9_dly 	: std_logic := 'X';
    signal DIA8_ipd 	: std_logic := 'X';
    signal DIA8_dly 	: std_logic := 'X';
    signal DIA7_ipd 	: std_logic := 'X';
    signal DIA7_dly 	: std_logic := 'X';
    signal DIA6_ipd 	: std_logic := 'X';
    signal DIA6_dly 	: std_logic := 'X';
    signal DIA5_ipd 	: std_logic := 'X';
    signal DIA5_dly 	: std_logic := 'X';
    signal DIA4_ipd 	: std_logic := 'X';
    signal DIA4_dly 	: std_logic := 'X';
    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA1_ipd 	: std_logic := 'X';
    signal ADA1_dly 	: std_logic := 'X';
    signal ADA0_ipd 	: std_logic := 'X';
    signal ADA0_dly 	: std_logic := 'X';
    signal DOA17_out 	: std_logic := 'X';
    signal DOA16_out 	: std_logic := 'X';
    signal DOA15_out 	: std_logic := 'X';
    signal DOA14_out 	: std_logic := 'X';
    signal DOA13_out 	: std_logic := 'X';
    signal DOA12_out 	: std_logic := 'X';
    signal DOA11_out 	: std_logic := 'X';
    signal DOA10_out 	: std_logic := 'X';
    signal DOA9_out 	: std_logic := 'X';
    signal DOA8_out 	: std_logic := 'X';
    signal DOA7_out 	: std_logic := 'X';
    signal DOA6_out 	: std_logic := 'X';
    signal DOA5_out 	: std_logic := 'X';
    signal DOA4_out 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal CEA_ipd 	: std_logic := 'X';
    signal CEA_dly 	: std_logic := 'X';
    signal RSTA_ipd 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal MORCLKA_ipd 	: std_logic := 'X';
    signal MORCLKB_ipd 	: std_logic := 'X';
    signal CLKB_ipd 	: std_logic := 'X';
    signal CLKB_dly 	: std_logic := 'X';
    signal RSTB_ipd 	: std_logic := 'X';
    signal RSTB_dly 	: std_logic := 'X';
    signal CEB_ipd 	: std_logic := 'X';
    signal CEB_dly 	: std_logic := 'X';
    signal DOB0_out 	: std_logic := 'X';
    signal DOB1_out 	: std_logic := 'X';
    signal DOB2_out 	: std_logic := 'X';
    signal DOB3_out 	: std_logic := 'X';
    signal DOB4_out 	: std_logic := 'X';
    signal DOB5_out 	: std_logic := 'X';
    signal DOB6_out 	: std_logic := 'X';
    signal DOB7_out 	: std_logic := 'X';
    signal DOB8_out 	: std_logic := 'X';
    signal DOB9_out 	: std_logic := 'X';
    signal ADB5_ipd 	: std_logic := 'X';
    signal ADB5_dly 	: std_logic := 'X';
    signal ADB6_ipd 	: std_logic := 'X';
    signal ADB6_dly 	: std_logic := 'X';
    signal ADB7_ipd 	: std_logic := 'X';
    signal ADB7_dly 	: std_logic := 'X';
    signal ADB8_ipd 	: std_logic := 'X';
    signal ADB8_dly 	: std_logic := 'X';
    signal ADB9_ipd 	: std_logic := 'X';
    signal ADB9_dly 	: std_logic := 'X';
    signal ADB10_ipd 	: std_logic := 'X';
    signal ADB10_dly 	: std_logic := 'X';
    signal ADB11_ipd 	: std_logic := 'X';
    signal ADB11_dly 	: std_logic := 'X';
    signal ADB12_ipd 	: std_logic := 'X';
    signal ADB12_dly 	: std_logic := 'X';
    signal ADB13_ipd 	: std_logic := 'X';
    signal ADB13_dly 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB0_dly 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB1_dly 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB2_dly 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';
    signal DIB3_dly 	: std_logic := 'X';
    signal DIB4_ipd 	: std_logic := 'X';
    signal DIB4_dly 	: std_logic := 'X';
    signal DIB5_ipd 	: std_logic := 'X';
    signal DIB5_dly 	: std_logic := 'X';
    signal DIB6_ipd 	: std_logic := 'X';
    signal DIB6_dly 	: std_logic := 'X';
    signal DIB7_ipd 	: std_logic := 'X';
    signal DIB7_dly 	: std_logic := 'X';
    signal DIB8_ipd 	: std_logic := 'X';
    signal DIB8_dly 	: std_logic := 'X';
    signal DIB9_ipd 	: std_logic := 'X';
    signal DIB9_dly 	: std_logic := 'X';
    signal ADB3W_ipd 	: std_logic := 'X';
    signal ADB3W_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component PDPW16KB0009
      port (CEW: in Std_logic; CLKW: in Std_logic; CSW0: in Std_logic; 
            CSW1: in Std_logic; CSW2: in Std_logic; CER: in Std_logic; 
            CLKR: in Std_logic; CSR0: in Std_logic; CSR1: in Std_logic; 
            CSR2: in Std_logic; RST: in Std_logic; BE0: in Std_logic; 
            BE1: in Std_logic; BE2: in Std_logic; BE3: in Std_logic; 
            DI0: in Std_logic; DI1: in Std_logic; DI2: in Std_logic; 
            DI3: in Std_logic; DI4: in Std_logic; DI5: in Std_logic; 
            DI6: in Std_logic; DI7: in Std_logic; DI8: in Std_logic; 
            DI9: in Std_logic; DI10: in Std_logic; DI11: in Std_logic; 
            DI12: in Std_logic; DI13: in Std_logic; DI14: in Std_logic; 
            DI15: in Std_logic; DI16: in Std_logic; DI17: in Std_logic; 
            DI18: in Std_logic; DI19: in Std_logic; DI20: in Std_logic; 
            DI21: in Std_logic; DI22: in Std_logic; DI23: in Std_logic; 
            DI24: in Std_logic; DI25: in Std_logic; DI26: in Std_logic; 
            DI27: in Std_logic; DI28: in Std_logic; DI29: in Std_logic; 
            DI30: in Std_logic; DI31: in Std_logic; DI32: in Std_logic; 
            DI33: in Std_logic; DI34: in Std_logic; DI35: in Std_logic; 
            ADW0: in Std_logic; ADW1: in Std_logic; ADW2: in Std_logic; 
            ADW3: in Std_logic; ADW4: in Std_logic; ADW5: in Std_logic; 
            ADW6: in Std_logic; ADW7: in Std_logic; ADW8: in Std_logic; 
            ADR0: in Std_logic; ADR1: in Std_logic; ADR2: in Std_logic; 
            ADR3: in Std_logic; ADR4: in Std_logic; ADR5: in Std_logic; 
            ADR6: in Std_logic; ADR7: in Std_logic; ADR8: in Std_logic; 
            ADR9: in Std_logic; ADR10: in Std_logic; ADR11: in Std_logic; 
            ADR12: in Std_logic; ADR13: in Std_logic; DO0: out Std_logic; 
            DO1: out Std_logic; DO2: out Std_logic; DO3: out Std_logic; 
            DO4: out Std_logic; DO5: out Std_logic; DO6: out Std_logic; 
            DO7: out Std_logic; DO8: out Std_logic; DO9: out Std_logic; 
            DO10: out Std_logic; DO11: out Std_logic; DO12: out Std_logic; 
            DO13: out Std_logic; DO14: out Std_logic; DO15: out Std_logic; 
            DO16: out Std_logic; DO17: out Std_logic; DO18: out Std_logic; 
            DO19: out Std_logic; DO20: out Std_logic; DO21: out Std_logic; 
            DO22: out Std_logic; DO23: out Std_logic; DO24: out Std_logic; 
            DO25: out Std_logic; DO26: out Std_logic; DO27: out Std_logic; 
            DO28: out Std_logic; DO29: out Std_logic; DO30: out Std_logic; 
            DO31: out Std_logic; DO32: out Std_logic; DO33: out Std_logic; 
            DO34: out Std_logic; DO35: out Std_logic);
    end component;
  begin
    uart_inst_u1_pdp_ram_0_1_0_PDPW16KB: PDPW16KB0009
      port map (CEW=>CEA_dly, CLKW=>CLKA_dly, CSW0=>VCCI, CSW1=>GNDI, 
                CSW2=>GNDI, CER=>CEB_dly, CLKR=>CLKB_dly, CSR0=>GNDI, 
                CSR1=>GNDI, CSR2=>GNDI, RST=>RSTB_dly, BE0=>ADA0_dly, 
                BE1=>ADA1_dly, BE2=>VCCI, BE3=>VCCI, DI0=>DIA0_dly, 
                DI1=>DIA1_dly, DI2=>DIA2_dly, DI3=>DIA3_dly, DI4=>DIA4_dly, 
                DI5=>DIA5_dly, DI6=>DIA6_dly, DI7=>DIA7_dly, DI8=>DIA8_dly, 
                DI9=>DIA9_dly, DI10=>DIA10_dly, DI11=>DIA11_dly, 
                DI12=>DIA12_dly, DI13=>DIA13_dly, DI14=>DIA14_dly, 
                DI15=>DIA15_dly, DI16=>DIA16_dly, DI17=>DIA17_dly, 
                DI18=>DIB0_dly, DI19=>DIB1_dly, DI20=>DIB2_dly, DI21=>DIB3_dly, 
                DI22=>DIB4_dly, DI23=>DIB5_dly, DI24=>DIB6_dly, DI25=>DIB7_dly, 
                DI26=>DIB8_dly, DI27=>DIB9_dly, DI28=>GNDI, DI29=>GNDI, 
                DI30=>GNDI, DI31=>GNDI, DI32=>GNDI, DI33=>GNDI, DI34=>GNDI, 
                DI35=>GNDI, ADW0=>ADA5_dly, ADW1=>ADA6_dly, ADW2=>ADA7_dly, 
                ADW3=>ADA8_dly, ADW4=>ADA9_dly, ADW5=>ADA10_dly, 
                ADW6=>ADA11_dly, ADW7=>ADA12_dly, ADW8=>ADA13_dly, ADR0=>GNDI, 
                ADR1=>GNDI, ADR2=>GNDI, ADR3=>ADB3W_dly, ADR4=>GNDI, 
                ADR5=>ADB5_dly, ADR6=>ADB6_dly, ADR7=>ADB7_dly, ADR8=>ADB8_dly, 
                ADR9=>ADB9_dly, ADR10=>ADB10_dly, ADR11=>ADB11_dly, 
                ADR12=>ADB12_dly, ADR13=>ADB13_dly, DO0=>DOB0_out, 
                DO1=>DOB1_out, DO2=>DOB2_out, DO3=>DOB3_out, DO4=>DOB4_out, 
                DO5=>DOB5_out, DO6=>DOB6_out, DO7=>DOB7_out, DO8=>DOB8_out, 
                DO9=>DOB9_out, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
                DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>DOA0_out, 
                DO19=>DOA1_out, DO20=>DOA2_out, DO21=>DOA3_out, DO22=>DOA4_out, 
                DO23=>DOA5_out, DO24=>DOA6_out, DO25=>DOA7_out, DO26=>DOA8_out, 
                DO27=>DOA9_out, DO28=>DOA10_out, DO29=>DOA11_out, 
                DO30=>DOA12_out, DO31=>DOA13_out, DO32=>DOA14_out, 
                DO33=>DOA15_out, DO34=>DOA16_out, DO35=>DOA17_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA17_ipd, DIA17, tipd_DIA17);
      VitalWireDelay(DIA16_ipd, DIA16, tipd_DIA16);
      VitalWireDelay(DIA15_ipd, DIA15, tipd_DIA15);
      VitalWireDelay(DIA14_ipd, DIA14, tipd_DIA14);
      VitalWireDelay(DIA13_ipd, DIA13, tipd_DIA13);
      VitalWireDelay(DIA12_ipd, DIA12, tipd_DIA12);
      VitalWireDelay(DIA11_ipd, DIA11, tipd_DIA11);
      VitalWireDelay(DIA10_ipd, DIA10, tipd_DIA10);
      VitalWireDelay(DIA9_ipd, DIA9, tipd_DIA9);
      VitalWireDelay(DIA8_ipd, DIA8, tipd_DIA8);
      VitalWireDelay(DIA7_ipd, DIA7, tipd_DIA7);
      VitalWireDelay(DIA6_ipd, DIA6, tipd_DIA6);
      VitalWireDelay(DIA5_ipd, DIA5, tipd_DIA5);
      VitalWireDelay(DIA4_ipd, DIA4, tipd_DIA4);
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA1_ipd, ADA1, tipd_ADA1);
      VitalWireDelay(ADA0_ipd, ADA0, tipd_ADA0);
      VitalWireDelay(CEA_ipd, CEA, tipd_CEA);
      VitalWireDelay(RSTA_ipd, RSTA, tipd_RSTA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(MORCLKA_ipd, MORCLKA, tipd_MORCLKA);
      VitalWireDelay(MORCLKB_ipd, MORCLKB, tipd_MORCLKB);
      VitalWireDelay(CLKB_ipd, CLKB, tipd_CLKB);
      VitalWireDelay(RSTB_ipd, RSTB, tipd_RSTB);
      VitalWireDelay(CEB_ipd, CEB, tipd_CEB);
      VitalWireDelay(ADB5_ipd, ADB5, tipd_ADB5);
      VitalWireDelay(ADB6_ipd, ADB6, tipd_ADB6);
      VitalWireDelay(ADB7_ipd, ADB7, tipd_ADB7);
      VitalWireDelay(ADB8_ipd, ADB8, tipd_ADB8);
      VitalWireDelay(ADB9_ipd, ADB9, tipd_ADB9);
      VitalWireDelay(ADB10_ipd, ADB10, tipd_ADB10);
      VitalWireDelay(ADB11_ipd, ADB11, tipd_ADB11);
      VitalWireDelay(ADB12_ipd, ADB12, tipd_ADB12);
      VitalWireDelay(ADB13_ipd, ADB13, tipd_ADB13);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
      VitalWireDelay(DIB4_ipd, DIB4, tipd_DIB4);
      VitalWireDelay(DIB5_ipd, DIB5, tipd_DIB5);
      VitalWireDelay(DIB6_ipd, DIB6, tipd_DIB6);
      VitalWireDelay(DIB7_ipd, DIB7, tipd_DIB7);
      VitalWireDelay(DIB8_ipd, DIB8, tipd_DIB8);
      VitalWireDelay(DIB9_ipd, DIB9, tipd_DIB9);
      VitalWireDelay(ADB3W_ipd, ADB3W, tipd_ADB3W);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA17_dly, DIA17_ipd, tisd_DIA17_CLKA);
      VitalSignalDelay(DIA16_dly, DIA16_ipd, tisd_DIA16_CLKA);
      VitalSignalDelay(DIA15_dly, DIA15_ipd, tisd_DIA15_CLKA);
      VitalSignalDelay(DIA14_dly, DIA14_ipd, tisd_DIA14_CLKA);
      VitalSignalDelay(DIA13_dly, DIA13_ipd, tisd_DIA13_CLKA);
      VitalSignalDelay(DIA12_dly, DIA12_ipd, tisd_DIA12_CLKA);
      VitalSignalDelay(DIA11_dly, DIA11_ipd, tisd_DIA11_CLKA);
      VitalSignalDelay(DIA10_dly, DIA10_ipd, tisd_DIA10_CLKA);
      VitalSignalDelay(DIA9_dly, DIA9_ipd, tisd_DIA9_CLKA);
      VitalSignalDelay(DIA8_dly, DIA8_ipd, tisd_DIA8_CLKA);
      VitalSignalDelay(DIA7_dly, DIA7_ipd, tisd_DIA7_CLKA);
      VitalSignalDelay(DIA6_dly, DIA6_ipd, tisd_DIA6_CLKA);
      VitalSignalDelay(DIA5_dly, DIA5_ipd, tisd_DIA5_CLKA);
      VitalSignalDelay(DIA4_dly, DIA4_ipd, tisd_DIA4_CLKA);
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA1_dly, ADA1_ipd, tisd_ADA1_CLKA);
      VitalSignalDelay(ADA0_dly, ADA0_ipd, tisd_ADA0_CLKA);
      VitalSignalDelay(CEA_dly, CEA_ipd, tisd_CEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
      VitalSignalDelay(CLKB_dly, CLKB_ipd, ticd_CLKB);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKA);
      VitalSignalDelay(RSTB_dly, RSTB_ipd, tisd_RSTB_CLKB);
      VitalSignalDelay(CEB_dly, CEB_ipd, tisd_CEB_CLKB);
      VitalSignalDelay(ADB5_dly, ADB5_ipd, tisd_ADB5_CLKB);
      VitalSignalDelay(ADB6_dly, ADB6_ipd, tisd_ADB6_CLKB);
      VitalSignalDelay(ADB7_dly, ADB7_ipd, tisd_ADB7_CLKB);
      VitalSignalDelay(ADB8_dly, ADB8_ipd, tisd_ADB8_CLKB);
      VitalSignalDelay(ADB9_dly, ADB9_ipd, tisd_ADB9_CLKB);
      VitalSignalDelay(ADB10_dly, ADB10_ipd, tisd_ADB10_CLKB);
      VitalSignalDelay(ADB11_dly, ADB11_ipd, tisd_ADB11_CLKB);
      VitalSignalDelay(ADB12_dly, ADB12_ipd, tisd_ADB12_CLKB);
      VitalSignalDelay(ADB13_dly, ADB13_ipd, tisd_ADB13_CLKB);
      VitalSignalDelay(DIB0_dly, DIB0_ipd, tisd_DIB0_CLKA);
      VitalSignalDelay(DIB1_dly, DIB1_ipd, tisd_DIB1_CLKA);
      VitalSignalDelay(DIB2_dly, DIB2_ipd, tisd_DIB2_CLKA);
      VitalSignalDelay(DIB3_dly, DIB3_ipd, tisd_DIB3_CLKA);
      VitalSignalDelay(DIB4_dly, DIB4_ipd, tisd_DIB4_CLKA);
      VitalSignalDelay(DIB5_dly, DIB5_ipd, tisd_DIB5_CLKA);
      VitalSignalDelay(DIB6_dly, DIB6_ipd, tisd_DIB6_CLKA);
      VitalSignalDelay(DIB7_dly, DIB7_ipd, tisd_DIB7_CLKA);
      VitalSignalDelay(DIB8_dly, DIB8_ipd, tisd_DIB8_CLKA);
      VitalSignalDelay(DIB9_dly, DIB9_ipd, tisd_DIB9_CLKA);
      VitalSignalDelay(ADB3W_dly, ADB3W_ipd, tisd_ADB3W_CLKB);
    END BLOCK;

    VitalBehavior : PROCESS (DIA17_dly, DIA16_dly, DIA15_dly, DIA14_dly, 
      DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, DIA7_dly, 
      DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, 
      ADA13_dly, ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, 
      ADA6_dly, ADA5_dly, ADA1_dly, ADA0_dly, DOA17_out, DOA16_out, DOA15_out, 
      DOA14_out, DOA13_out, DOA12_out, DOA11_out, DOA10_out, DOA9_out, 
      DOA8_out, DOA7_out, DOA6_out, DOA5_out, DOA4_out, DOA3_out, DOA2_out, 
      DOA1_out, DOA0_out, CEA_dly, RSTA_ipd, CLKA_dly, MORCLKA_ipd, 
      MORCLKB_ipd, CLKB_dly, RSTB_dly, CEB_dly, DOB0_out, DOB1_out, DOB2_out, 
      DOB3_out, DOB4_out, DOB5_out, DOB6_out, DOB7_out, DOB8_out, DOB9_out, 
      ADB5_dly, ADB6_dly, ADB7_dly, ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, 
      ADB12_dly, ADB13_dly, DIB0_dly, DIB1_dly, DIB2_dly, DIB3_dly, DIB4_dly, 
      DIB5_dly, DIB6_dly, DIB7_dly, DIB8_dly, DIB9_dly, ADB3W_dly)
    VARIABLE DOA17_zd         	: std_logic := 'X';
    VARIABLE DOA17_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA16_zd         	: std_logic := 'X';
    VARIABLE DOA16_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA15_zd         	: std_logic := 'X';
    VARIABLE DOA15_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA14_zd         	: std_logic := 'X';
    VARIABLE DOA14_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA13_zd         	: std_logic := 'X';
    VARIABLE DOA13_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA12_zd         	: std_logic := 'X';
    VARIABLE DOA12_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA11_zd         	: std_logic := 'X';
    VARIABLE DOA11_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA10_zd         	: std_logic := 'X';
    VARIABLE DOA10_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA9_zd         	: std_logic := 'X';
    VARIABLE DOA9_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA8_zd         	: std_logic := 'X';
    VARIABLE DOA8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA7_zd         	: std_logic := 'X';
    VARIABLE DOA7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA6_zd         	: std_logic := 'X';
    VARIABLE DOA6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA5_zd         	: std_logic := 'X';
    VARIABLE DOA5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA4_zd         	: std_logic := 'X';
    VARIABLE DOA4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB0_zd         	: std_logic := 'X';
    VARIABLE DOB0_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB1_zd         	: std_logic := 'X';
    VARIABLE DOB1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB2_zd         	: std_logic := 'X';
    VARIABLE DOB2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB3_zd         	: std_logic := 'X';
    VARIABLE DOB3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB4_zd         	: std_logic := 'X';
    VARIABLE DOB4_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB5_zd         	: std_logic := 'X';
    VARIABLE DOB5_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB6_zd         	: std_logic := 'X';
    VARIABLE DOB6_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB7_zd         	: std_logic := 'X';
    VARIABLE DOB7_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB8_zd         	: std_logic := 'X';
    VARIABLE DOB8_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOB9_zd         	: std_logic := 'X';
    VARIABLE DOB9_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA17_CLKA       	: x01 := '0';
    VARIABLE DIA17_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA16_CLKA       	: x01 := '0';
    VARIABLE DIA16_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA15_CLKA       	: x01 := '0';
    VARIABLE DIA15_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA14_CLKA       	: x01 := '0';
    VARIABLE DIA14_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA13_CLKA       	: x01 := '0';
    VARIABLE DIA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA12_CLKA       	: x01 := '0';
    VARIABLE DIA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA11_CLKA       	: x01 := '0';
    VARIABLE DIA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA10_CLKA       	: x01 := '0';
    VARIABLE DIA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA9_CLKA       	: x01 := '0';
    VARIABLE DIA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA8_CLKA       	: x01 := '0';
    VARIABLE DIA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA7_CLKA       	: x01 := '0';
    VARIABLE DIA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA6_CLKA       	: x01 := '0';
    VARIABLE DIA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA5_CLKA       	: x01 := '0';
    VARIABLE DIA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA4_CLKA       	: x01 := '0';
    VARIABLE DIA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA1_CLKA       	: x01 := '0';
    VARIABLE ADA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA0_CLKA       	: x01 := '0';
    VARIABLE ADA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CEA_CLKA       	: x01 := '0';
    VARIABLE CEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKA       	: x01 := '0';
    VARIABLE RSTB_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTB_CLKB       	: x01 := '0';
    VARIABLE RSTB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CEB_CLKB       	: x01 := '0';
    VARIABLE CEB_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB5_CLKB       	: x01 := '0';
    VARIABLE ADB5_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB6_CLKB       	: x01 := '0';
    VARIABLE ADB6_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB7_CLKB       	: x01 := '0';
    VARIABLE ADB7_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB8_CLKB       	: x01 := '0';
    VARIABLE ADB8_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB9_CLKB       	: x01 := '0';
    VARIABLE ADB9_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB10_CLKB       	: x01 := '0';
    VARIABLE ADB10_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB11_CLKB       	: x01 := '0';
    VARIABLE ADB11_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB12_CLKB       	: x01 := '0';
    VARIABLE ADB12_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB13_CLKB       	: x01 := '0';
    VARIABLE ADB13_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB0_CLKA       	: x01 := '0';
    VARIABLE DIB0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB1_CLKA       	: x01 := '0';
    VARIABLE DIB1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB2_CLKA       	: x01 := '0';
    VARIABLE DIB2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB3_CLKA       	: x01 := '0';
    VARIABLE DIB3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB4_CLKA       	: x01 := '0';
    VARIABLE DIB4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB5_CLKA       	: x01 := '0';
    VARIABLE DIB5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB6_CLKA       	: x01 := '0';
    VARIABLE DIB6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB7_CLKA       	: x01 := '0';
    VARIABLE DIB7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB8_CLKA       	: x01 := '0';
    VARIABLE DIB8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIB9_CLKA       	: x01 := '0';
    VARIABLE DIB9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADB3W_CLKB       	: x01 := '0';
    VARIABLE ADB3W_CLKB_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_RSTA_RSTA          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTA	: VitalPeriodDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_CLKB_CLKB          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKB	: VitalPeriodDataType;
    VARIABLE tviol_RSTB_RSTB          	: x01 := '0';
    VARIABLE periodcheckinfo_RSTB	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA17_dly,
        TestSignalName => "DIA17",
        TestDelay => tisd_DIA17_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA17_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA17_CLKA_noedge_posedge,
        HoldHigh => thold_DIA17_CLKA_noedge_posedge,
        HoldLow => thold_DIA17_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA17_CLKA_TimingDatash,
        Violation => tviol_DIA17_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA16_dly,
        TestSignalName => "DIA16",
        TestDelay => tisd_DIA16_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA16_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA16_CLKA_noedge_posedge,
        HoldHigh => thold_DIA16_CLKA_noedge_posedge,
        HoldLow => thold_DIA16_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA16_CLKA_TimingDatash,
        Violation => tviol_DIA16_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA15_dly,
        TestSignalName => "DIA15",
        TestDelay => tisd_DIA15_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA15_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA15_CLKA_noedge_posedge,
        HoldHigh => thold_DIA15_CLKA_noedge_posedge,
        HoldLow => thold_DIA15_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA15_CLKA_TimingDatash,
        Violation => tviol_DIA15_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA14_dly,
        TestSignalName => "DIA14",
        TestDelay => tisd_DIA14_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA14_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA14_CLKA_noedge_posedge,
        HoldHigh => thold_DIA14_CLKA_noedge_posedge,
        HoldLow => thold_DIA14_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA14_CLKA_TimingDatash,
        Violation => tviol_DIA14_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA13_dly,
        TestSignalName => "DIA13",
        TestDelay => tisd_DIA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA13_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA13_CLKA_noedge_posedge,
        HoldHigh => thold_DIA13_CLKA_noedge_posedge,
        HoldLow => thold_DIA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA13_CLKA_TimingDatash,
        Violation => tviol_DIA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA12_dly,
        TestSignalName => "DIA12",
        TestDelay => tisd_DIA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA12_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA12_CLKA_noedge_posedge,
        HoldHigh => thold_DIA12_CLKA_noedge_posedge,
        HoldLow => thold_DIA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA12_CLKA_TimingDatash,
        Violation => tviol_DIA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA11_dly,
        TestSignalName => "DIA11",
        TestDelay => tisd_DIA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA11_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA11_CLKA_noedge_posedge,
        HoldHigh => thold_DIA11_CLKA_noedge_posedge,
        HoldLow => thold_DIA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA11_CLKA_TimingDatash,
        Violation => tviol_DIA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA10_dly,
        TestSignalName => "DIA10",
        TestDelay => tisd_DIA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA10_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA10_CLKA_noedge_posedge,
        HoldHigh => thold_DIA10_CLKA_noedge_posedge,
        HoldLow => thold_DIA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA10_CLKA_TimingDatash,
        Violation => tviol_DIA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA9_dly,
        TestSignalName => "DIA9",
        TestDelay => tisd_DIA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA9_CLKA_noedge_posedge,
        HoldHigh => thold_DIA9_CLKA_noedge_posedge,
        HoldLow => thold_DIA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA9_CLKA_TimingDatash,
        Violation => tviol_DIA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA8_dly,
        TestSignalName => "DIA8",
        TestDelay => tisd_DIA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA8_CLKA_noedge_posedge,
        HoldHigh => thold_DIA8_CLKA_noedge_posedge,
        HoldLow => thold_DIA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA8_CLKA_TimingDatash,
        Violation => tviol_DIA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA7_dly,
        TestSignalName => "DIA7",
        TestDelay => tisd_DIA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA7_CLKA_noedge_posedge,
        HoldHigh => thold_DIA7_CLKA_noedge_posedge,
        HoldLow => thold_DIA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA7_CLKA_TimingDatash,
        Violation => tviol_DIA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA6_dly,
        TestSignalName => "DIA6",
        TestDelay => tisd_DIA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA6_CLKA_noedge_posedge,
        HoldHigh => thold_DIA6_CLKA_noedge_posedge,
        HoldLow => thold_DIA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA6_CLKA_TimingDatash,
        Violation => tviol_DIA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA5_dly,
        TestSignalName => "DIA5",
        TestDelay => tisd_DIA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA5_CLKA_noedge_posedge,
        HoldHigh => thold_DIA5_CLKA_noedge_posedge,
        HoldLow => thold_DIA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA5_CLKA_TimingDatash,
        Violation => tviol_DIA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA4_dly,
        TestSignalName => "DIA4",
        TestDelay => tisd_DIA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA4_CLKA_noedge_posedge,
        HoldHigh => thold_DIA4_CLKA_noedge_posedge,
        HoldLow => thold_DIA4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA4_CLKA_TimingDatash,
        Violation => tviol_DIA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_posedge,
        HoldHigh => thold_DIA3_CLKA_noedge_posedge,
        HoldLow => thold_DIA3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_posedge,
        HoldHigh => thold_DIA2_CLKA_noedge_posedge,
        HoldLow => thold_DIA2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_posedge,
        HoldHigh => thold_DIA1_CLKA_noedge_posedge,
        HoldLow => thold_DIA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_posedge,
        HoldHigh => thold_DIA0_CLKA_noedge_posedge,
        HoldLow => thold_DIA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_posedge,
        HoldHigh => thold_ADA13_CLKA_noedge_posedge,
        HoldLow => thold_ADA13_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_posedge,
        HoldHigh => thold_ADA12_CLKA_noedge_posedge,
        HoldLow => thold_ADA12_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_posedge,
        HoldHigh => thold_ADA11_CLKA_noedge_posedge,
        HoldLow => thold_ADA11_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_posedge,
        HoldHigh => thold_ADA10_CLKA_noedge_posedge,
        HoldLow => thold_ADA10_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_posedge,
        HoldHigh => thold_ADA9_CLKA_noedge_posedge,
        HoldLow => thold_ADA9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_posedge,
        HoldHigh => thold_ADA8_CLKA_noedge_posedge,
        HoldLow => thold_ADA8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_posedge,
        HoldHigh => thold_ADA7_CLKA_noedge_posedge,
        HoldLow => thold_ADA7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_posedge,
        HoldHigh => thold_ADA6_CLKA_noedge_posedge,
        HoldLow => thold_ADA6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_posedge,
        HoldHigh => thold_ADA5_CLKA_noedge_posedge,
        HoldLow => thold_ADA5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA1_dly,
        TestSignalName => "ADA1",
        TestDelay => tisd_ADA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA1_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA1_CLKA_noedge_posedge,
        HoldHigh => thold_ADA1_CLKA_noedge_posedge,
        HoldLow => thold_ADA1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA1_CLKA_TimingDatash,
        Violation => tviol_ADA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA0_dly,
        TestSignalName => "ADA0",
        TestDelay => tisd_ADA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA0_CLKA_noedge_posedge,
        SetupLow => tsetup_ADA0_CLKA_noedge_posedge,
        HoldHigh => thold_ADA0_CLKA_noedge_posedge,
        HoldLow => thold_ADA0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA0_CLKA_TimingDatash,
        Violation => tviol_ADA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => CEA_dly,
        TestSignalName => "CEA",
        TestDelay => tisd_CEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_CEA_CLKA_noedge_posedge,
        SetupLow => tsetup_CEA_CLKA_noedge_posedge,
        HoldHigh => thold_CEA_CLKA_noedge_posedge,
        HoldLow => thold_CEA_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => CEA_CLKA_TimingDatash,
        Violation => tviol_CEA_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_RSTB_CLKA_noedge_posedge,
        SetupLow => tsetup_RSTB_CLKA_noedge_posedge,
        HoldHigh => thold_RSTB_CLKA_noedge_posedge,
        HoldLow => thold_RSTB_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKA_TimingDatash,
        Violation => tviol_RSTB_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => RSTB_dly,
        TestSignalName => "RSTB",
        TestDelay => tisd_RSTB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_RSTB_CLKB_noedge_posedge,
        SetupLow => tsetup_RSTB_CLKB_noedge_posedge,
        HoldHigh => thold_RSTB_CLKB_noedge_posedge,
        HoldLow => thold_RSTB_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => RSTB_CLKB_TimingDatash,
        Violation => tviol_RSTB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => CEB_dly,
        TestSignalName => "CEB",
        TestDelay => tisd_CEB_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_CEB_CLKB_noedge_posedge,
        SetupLow => tsetup_CEB_CLKB_noedge_posedge,
        HoldHigh => thold_CEB_CLKB_noedge_posedge,
        HoldLow => thold_CEB_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => CEB_CLKB_TimingDatash,
        Violation => tviol_CEB_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB5_dly,
        TestSignalName => "ADB5",
        TestDelay => tisd_ADB5_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB5_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB5_CLKB_noedge_posedge,
        HoldHigh => thold_ADB5_CLKB_noedge_posedge,
        HoldLow => thold_ADB5_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB5_CLKB_TimingDatash,
        Violation => tviol_ADB5_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB6_dly,
        TestSignalName => "ADB6",
        TestDelay => tisd_ADB6_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB6_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB6_CLKB_noedge_posedge,
        HoldHigh => thold_ADB6_CLKB_noedge_posedge,
        HoldLow => thold_ADB6_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB6_CLKB_TimingDatash,
        Violation => tviol_ADB6_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB7_dly,
        TestSignalName => "ADB7",
        TestDelay => tisd_ADB7_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB7_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB7_CLKB_noedge_posedge,
        HoldHigh => thold_ADB7_CLKB_noedge_posedge,
        HoldLow => thold_ADB7_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB7_CLKB_TimingDatash,
        Violation => tviol_ADB7_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB8_dly,
        TestSignalName => "ADB8",
        TestDelay => tisd_ADB8_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB8_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB8_CLKB_noedge_posedge,
        HoldHigh => thold_ADB8_CLKB_noedge_posedge,
        HoldLow => thold_ADB8_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB8_CLKB_TimingDatash,
        Violation => tviol_ADB8_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB9_dly,
        TestSignalName => "ADB9",
        TestDelay => tisd_ADB9_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB9_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB9_CLKB_noedge_posedge,
        HoldHigh => thold_ADB9_CLKB_noedge_posedge,
        HoldLow => thold_ADB9_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB9_CLKB_TimingDatash,
        Violation => tviol_ADB9_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB10_dly,
        TestSignalName => "ADB10",
        TestDelay => tisd_ADB10_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB10_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB10_CLKB_noedge_posedge,
        HoldHigh => thold_ADB10_CLKB_noedge_posedge,
        HoldLow => thold_ADB10_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB10_CLKB_TimingDatash,
        Violation => tviol_ADB10_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB11_dly,
        TestSignalName => "ADB11",
        TestDelay => tisd_ADB11_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB11_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB11_CLKB_noedge_posedge,
        HoldHigh => thold_ADB11_CLKB_noedge_posedge,
        HoldLow => thold_ADB11_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB11_CLKB_TimingDatash,
        Violation => tviol_ADB11_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB12_dly,
        TestSignalName => "ADB12",
        TestDelay => tisd_ADB12_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB12_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB12_CLKB_noedge_posedge,
        HoldHigh => thold_ADB12_CLKB_noedge_posedge,
        HoldLow => thold_ADB12_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB12_CLKB_TimingDatash,
        Violation => tviol_ADB12_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB13_dly,
        TestSignalName => "ADB13",
        TestDelay => tisd_ADB13_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB13_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB13_CLKB_noedge_posedge,
        HoldHigh => thold_ADB13_CLKB_noedge_posedge,
        HoldLow => thold_ADB13_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB13_CLKB_TimingDatash,
        Violation => tviol_ADB13_CLKB,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB0_dly,
        TestSignalName => "DIB0",
        TestDelay => tisd_DIB0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB0_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB0_CLKA_noedge_posedge,
        HoldHigh => thold_DIB0_CLKA_noedge_posedge,
        HoldLow => thold_DIB0_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB0_CLKA_TimingDatash,
        Violation => tviol_DIB0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB1_dly,
        TestSignalName => "DIB1",
        TestDelay => tisd_DIB1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB1_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB1_CLKA_noedge_posedge,
        HoldHigh => thold_DIB1_CLKA_noedge_posedge,
        HoldLow => thold_DIB1_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB1_CLKA_TimingDatash,
        Violation => tviol_DIB1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB2_dly,
        TestSignalName => "DIB2",
        TestDelay => tisd_DIB2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB2_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB2_CLKA_noedge_posedge,
        HoldHigh => thold_DIB2_CLKA_noedge_posedge,
        HoldLow => thold_DIB2_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB2_CLKA_TimingDatash,
        Violation => tviol_DIB2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB3_dly,
        TestSignalName => "DIB3",
        TestDelay => tisd_DIB3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB3_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB3_CLKA_noedge_posedge,
        HoldHigh => thold_DIB3_CLKA_noedge_posedge,
        HoldLow => thold_DIB3_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB3_CLKA_TimingDatash,
        Violation => tviol_DIB3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB4_dly,
        TestSignalName => "DIB4",
        TestDelay => tisd_DIB4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB4_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB4_CLKA_noedge_posedge,
        HoldHigh => thold_DIB4_CLKA_noedge_posedge,
        HoldLow => thold_DIB4_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB4_CLKA_TimingDatash,
        Violation => tviol_DIB4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB5_dly,
        TestSignalName => "DIB5",
        TestDelay => tisd_DIB5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB5_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB5_CLKA_noedge_posedge,
        HoldHigh => thold_DIB5_CLKA_noedge_posedge,
        HoldLow => thold_DIB5_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB5_CLKA_TimingDatash,
        Violation => tviol_DIB5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB6_dly,
        TestSignalName => "DIB6",
        TestDelay => tisd_DIB6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB6_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB6_CLKA_noedge_posedge,
        HoldHigh => thold_DIB6_CLKA_noedge_posedge,
        HoldLow => thold_DIB6_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB6_CLKA_TimingDatash,
        Violation => tviol_DIB6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB7_dly,
        TestSignalName => "DIB7",
        TestDelay => tisd_DIB7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB7_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB7_CLKA_noedge_posedge,
        HoldHigh => thold_DIB7_CLKA_noedge_posedge,
        HoldLow => thold_DIB7_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB7_CLKA_TimingDatash,
        Violation => tviol_DIB7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB8_dly,
        TestSignalName => "DIB8",
        TestDelay => tisd_DIB8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB8_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB8_CLKA_noedge_posedge,
        HoldHigh => thold_DIB8_CLKA_noedge_posedge,
        HoldLow => thold_DIB8_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB8_CLKA_TimingDatash,
        Violation => tviol_DIB8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIB9_dly,
        TestSignalName => "DIB9",
        TestDelay => tisd_DIB9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIB9_CLKA_noedge_posedge,
        SetupLow => tsetup_DIB9_CLKA_noedge_posedge,
        HoldHigh => thold_DIB9_CLKA_noedge_posedge,
        HoldLow => thold_DIB9_CLKA_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIB9_CLKA_TimingDatash,
        Violation => tviol_DIB9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADB3W_dly,
        TestSignalName => "ADB3W",
        TestDelay => tisd_ADB3W_CLKB,
        RefSignal => CLKB_dly,
        RefSignalName => "CLKB",
        RefDelay => ticd_CLKB,
        SetupHigh => tsetup_ADB3W_CLKB_noedge_posedge,
        SetupLow => tsetup_ADB3W_CLKB_noedge_posedge,
        HoldHigh => thold_ADB3W_CLKB_noedge_posedge,
        HoldLow => thold_ADB3W_CLKB_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADB3W_CLKB_TimingDatash,
        Violation => tviol_ADB3W_CLKB,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTA_ipd,
        TestSignalName => "RSTA",
        Period => tperiod_RSTA,
        PulseWidthHigh => tpw_RSTA_posedge,
        PulseWidthLow => tpw_RSTA_negedge,
        PeriodData => periodcheckinfo_RSTA,
        Violation => tviol_RSTA_RSTA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKB_ipd,
        TestSignalName => "CLKB",
        Period => tperiod_CLKB,
        PulseWidthHigh => tpw_CLKB_posedge,
        PulseWidthLow => tpw_CLKB_negedge,
        PeriodData => periodcheckinfo_CLKB,
        Violation => tviol_CLKB_CLKB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => RSTB_ipd,
        TestSignalName => "RSTB",
        Period => tperiod_RSTB,
        PulseWidthHigh => tpw_RSTB_posedge,
        PulseWidthLow => tpw_RSTB_negedge,
        PeriodData => periodcheckinfo_RSTB,
        Violation => tviol_RSTB_RSTB,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA17_zd 	:= DOA17_out;
    DOA16_zd 	:= DOA16_out;
    DOA15_zd 	:= DOA15_out;
    DOA14_zd 	:= DOA14_out;
    DOA13_zd 	:= DOA13_out;
    DOA12_zd 	:= DOA12_out;
    DOA11_zd 	:= DOA11_out;
    DOA10_zd 	:= DOA10_out;
    DOA9_zd 	:= DOA9_out;
    DOA8_zd 	:= DOA8_out;
    DOA7_zd 	:= DOA7_out;
    DOA6_zd 	:= DOA6_out;
    DOA5_zd 	:= DOA5_out;
    DOA4_zd 	:= DOA4_out;
    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;
    DOB0_zd 	:= DOB0_out;
    DOB1_zd 	:= DOB1_out;
    DOB2_zd 	:= DOB2_out;
    DOB3_zd 	:= DOB3_out;
    DOB4_zd 	:= DOB4_out;
    DOB5_zd 	:= DOB5_out;
    DOB6_zd 	:= DOB6_out;
    DOB7_zd 	:= DOB7_out;
    DOB8_zd 	:= DOB8_out;
    DOB9_zd 	:= DOB9_out;

    VitalPathDelay01 (
      OutSignal => DOA17, OutSignalName => "DOA17", OutTemp => DOA17_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA17,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA17,
                           PathCondition => TRUE)),
      GlitchData => DOA17_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA16, OutSignalName => "DOA16", OutTemp => DOA16_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA16,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA16,
                           PathCondition => TRUE)),
      GlitchData => DOA16_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA15, OutSignalName => "DOA15", OutTemp => DOA15_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA15,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA15,
                           PathCondition => TRUE)),
      GlitchData => DOA15_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA14, OutSignalName => "DOA14", OutTemp => DOA14_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA14,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA14,
                           PathCondition => TRUE)),
      GlitchData => DOA14_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA13, OutSignalName => "DOA13", OutTemp => DOA13_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA13,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA13,
                           PathCondition => TRUE)),
      GlitchData => DOA13_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA12, OutSignalName => "DOA12", OutTemp => DOA12_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA12,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA12,
                           PathCondition => TRUE)),
      GlitchData => DOA12_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA11, OutSignalName => "DOA11", OutTemp => DOA11_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA11,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA11,
                           PathCondition => TRUE)),
      GlitchData => DOA11_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA10, OutSignalName => "DOA10", OutTemp => DOA10_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA10,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA10,
                           PathCondition => TRUE)),
      GlitchData => DOA10_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA9, OutSignalName => "DOA9", OutTemp => DOA9_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA9,
                           PathCondition => TRUE)),
      GlitchData => DOA9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA8, OutSignalName => "DOA8", OutTemp => DOA8_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA8,
                           PathCondition => TRUE)),
      GlitchData => DOA8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA7, OutSignalName => "DOA7", OutTemp => DOA7_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA7,
                           PathCondition => TRUE)),
      GlitchData => DOA7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA6, OutSignalName => "DOA6", OutTemp => DOA6_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA6,
                           PathCondition => TRUE)),
      GlitchData => DOA6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA5, OutSignalName => "DOA5", OutTemp => DOA5_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA5,
                           PathCondition => TRUE)),
      GlitchData => DOA5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA4, OutSignalName => "DOA4", OutTemp => DOA4_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA4,
                           PathCondition => TRUE)),
      GlitchData => DOA4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOA0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB0, OutSignalName => "DOB0", OutTemp => DOB0_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB0,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB0,
                           PathCondition => TRUE)),
      GlitchData => DOB0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB1, OutSignalName => "DOB1", OutTemp => DOB1_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB1,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB1,
                           PathCondition => TRUE)),
      GlitchData => DOB1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB2, OutSignalName => "DOB2", OutTemp => DOB2_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB2,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB2,
                           PathCondition => TRUE)),
      GlitchData => DOB2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB3, OutSignalName => "DOB3", OutTemp => DOB3_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB3,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB3,
                           PathCondition => TRUE)),
      GlitchData => DOB3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB4, OutSignalName => "DOB4", OutTemp => DOB4_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB4,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB4,
                           PathCondition => TRUE)),
      GlitchData => DOB4_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB5, OutSignalName => "DOB5", OutTemp => DOB5_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB5,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB5,
                           PathCondition => TRUE)),
      GlitchData => DOB5_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB6, OutSignalName => "DOB6", OutTemp => DOB6_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB6,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB6,
                           PathCondition => TRUE)),
      GlitchData => DOB6_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB7, OutSignalName => "DOB7", OutTemp => DOB7_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB7,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB7,
                           PathCondition => TRUE)),
      GlitchData => DOB7_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB8, OutSignalName => "DOB8", OutTemp => DOB8_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB8,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB8,
                           PathCondition => TRUE)),
      GlitchData => DOB8_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOB9, OutSignalName => "DOB9", OutTemp => DOB9_zd,
      Paths      => (0 => (InputChangeTime => CLKB_dly'last_event,
                           PathDelay => tpd_CLKB_DOB9,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => RSTB_dly'last_event,
                           PathDelay => tpd_RSTB_DOB9,
                           PathCondition => TRUE)),
      GlitchData => DOB9_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity JTAGEB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity JTAGEB is
    port (TCK: in Std_logic; TMS: in Std_logic; TDI: in Std_logic; 
          JTDO1: in Std_logic; JTDO2: in Std_logic; TDO: out Std_logic; 
          JTDI: out Std_logic; JTCK: out Std_logic; JRTI1: out Std_logic; 
          JRTI2: out Std_logic; JSHIFT: out Std_logic; JUPDATE: out Std_logic; 
          JRSTN: out Std_logic; JCE1: out Std_logic; JCE2: out Std_logic);

    ATTRIBUTE Vital_Level0 OF JTAGEB : ENTITY IS TRUE;

  end JTAGEB;

  architecture Structure of JTAGEB is
    component JTAGE
      generic (ER1: String; ER2: String);
      port (TCK: in Std_logic; TMS: in Std_logic; TDI: in Std_logic; 
            JTDO1: in Std_logic; JTDO2: in Std_logic; TDO: out Std_logic; 
            JTDI: out Std_logic; JTCK: out Std_logic; JRTI1: out Std_logic; 
            JRTI2: out Std_logic; JSHIFT: out Std_logic; 
            JUPDATE: out Std_logic; JRSTN: out Std_logic; JCE1: out Std_logic; 
            JCE2: out Std_logic);
    end component;
  begin
    INST10: JTAGE
      generic map (ER1 => "ENABLED", ER2 => "ENABLED")
      port map (TCK=>TCK, TMS=>TMS, TDI=>TDI, JTDO1=>JTDO1, JTDO2=>JTDO2, 
                TDO=>TDO, JTDI=>JTDI, JTCK=>JTCK, JRTI1=>JRTI1, JRTI2=>JRTI2, 
                JSHIFT=>JSHIFT, JUPDATE=>JUPDATE, JRSTN=>JRSTN, JCE1=>JCE1, 
                JCE2=>JCE2);
  end Structure;

-- entity mg5ahub_genblk0_genblk5_jtage_u
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity mg5ahub_genblk0_genblk5_jtage_u is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "mg5ahub_genblk0_genblk5_jtage_u";

      tipd_JTDO1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_JTDO2  	: VitalDelayType01 := (0 ns, 0 ns));

    port (JTDO1: in Std_logic; JTDO2: in Std_logic; JTDI: out Std_logic; 
          JTCK: out Std_logic; JSHIFT: out Std_logic; JUPDATE: out Std_logic; 
          JRSTN: out Std_logic; JCE2: out Std_logic; JCE1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF mg5ahub_genblk0_genblk5_jtage_u : ENTITY IS TRUE;

  end mg5ahub_genblk0_genblk5_jtage_u;

  architecture Structure of mg5ahub_genblk0_genblk5_jtage_u is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal JTDO1_ipd 	: std_logic := 'X';
    signal JTDO2_ipd 	: std_logic := 'X';
    signal JTDI_out 	: std_logic := 'X';
    signal JTCK_out 	: std_logic := 'X';
    signal JSHIFT_out 	: std_logic := 'X';
    signal JUPDATE_out 	: std_logic := 'X';
    signal JRSTN_out 	: std_logic := 'X';
    signal JCE2_out 	: std_logic := 'X';
    signal JCE1_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gnd
      port (PWR0: out Std_logic);
    end component;
    component JTAGEB
      port (TCK: in Std_logic; TMS: in Std_logic; TDI: in Std_logic; 
            JTDO1: in Std_logic; JTDO2: in Std_logic; TDO: out Std_logic; 
            JTDI: out Std_logic; JTCK: out Std_logic; JRTI1: out Std_logic; 
            JRTI2: out Std_logic; JSHIFT: out Std_logic; 
            JUPDATE: out Std_logic; JRSTN: out Std_logic; JCE1: out Std_logic; 
            JCE2: out Std_logic);
    end component;
  begin
    mg5ahub_genblk0_genblk5_jtage_u_JTAGE: JTAGEB
      port map (TCK=>GNDI, TMS=>GNDI, TDI=>GNDI, JTDO1=>JTDO1_ipd, 
                JTDO2=>JTDO2_ipd, TDO=>open, JTDI=>JTDI_out, JTCK=>JTCK_out, 
                JRTI1=>open, JRTI2=>open, JSHIFT=>JSHIFT_out, 
                JUPDATE=>JUPDATE_out, JRSTN=>JRSTN_out, JCE1=>JCE1_out, 
                JCE2=>JCE2_out);
    DRIVEGND: gnd
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(JTDO1_ipd, JTDO1, tipd_JTDO1);
      VitalWireDelay(JTDO2_ipd, JTDO2, tipd_JTDO2);
    END BLOCK;

    VitalBehavior : PROCESS (JTDO1_ipd, JTDO2_ipd, JTDI_out, JTCK_out, 
      JSHIFT_out, JUPDATE_out, JRSTN_out, JCE2_out, JCE1_out)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    JTDI 	<= JTDI_out;
    JTCK 	<= JTCK_out;
    JSHIFT 	<= JSHIFT_out;
    JUPDATE 	<= JUPDATE_out;
    JRSTN 	<= JRSTN_out;
    JCE2 	<= JCE2_out;
    JCE1 	<= JCE1_out;


    END PROCESS;

  end Structure;

-- entity GSR5MODE
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity GSR5MODE is
    port (GSRP: in Std_logic);

    ATTRIBUTE Vital_Level0 OF GSR5MODE : ENTITY IS TRUE;

  end GSR5MODE;

  architecture Structure of GSR5MODE is
    signal GSRMODE: Std_logic;
    component BUFBA
      port (A: in Std_logic; Z: out Std_logic);
    end component;
    component GSR
      port (GSR: in Std_logic);
    end component;
  begin
    INST10: BUFBA
      port map (A=>GSRP, Z=>GSRMODE);
    INST20: GSR
      port map (GSR=>GSRMODE);
  end Structure;

-- entity GSR_INSTB
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity GSR_INSTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "GSR_INSTB";

      tipd_GSRNET  	: VitalDelayType01 := (0 ns, 0 ns));

    port (GSRNET: in Std_logic);

    ATTRIBUTE Vital_Level0 OF GSR_INSTB : ENTITY IS TRUE;

  end GSR_INSTB;

  architecture Structure of GSR_INSTB is
    signal GSRNET_ipd 	: std_logic := 'X';

    component GSR5MODE
      port (GSRP: in Std_logic);
    end component;
  begin
    GSR_INST_GSRMODE: GSR5MODE
      port map (GSRP=>GSRNET_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(GSRNET_ipd, GSRNET, tipd_GSRNET);
    END BLOCK;

    VitalBehavior : PROCESS (GSRNET_ipd)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;



    END PROCESS;

  end Structure;

-- entity top
  library IEEE, vital2000, XP2;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use XP2.COMPONENTS.ALL;

  entity top is
    port (clk_in: in Std_logic; cfg_done: out Std_logic; XY_SYNC: in Std_logic; 
          XY_CLK: in Std_logic; XY_X: in Std_logic; XY_Y: in Std_logic; 
          XY_STATUS: out Std_logic; XIADC_CLKIN: out Std_logic; 
          XIADC_MDAT: in Std_logic; YIADC_CLKIN: out Std_logic; 
          YIADC_MDAT: in Std_logic; XPADC_CS: out Std_logic; 
          XPADC_RST: out Std_logic; XPADC_SCK: out Std_logic; 
          XPADC_SDI: out Std_logic; XPADC_SDO0: in Std_logic; 
          XPADC_SDO1: in Std_logic; XPADC_RVS: in Std_logic; 
          YPADC_CS: out Std_logic; YPADC_RST: out Std_logic; 
          YPADC_SCK: out Std_logic; YPADC_SDI: out Std_logic; 
          YPADC_SDO0: in Std_logic; YPADC_SDO1: in Std_logic; 
          YPADC_RVS: in Std_logic; XDAC_RST: out Std_logic; 
          XDAC_CS: out Std_logic; XDAC_LDAC: out Std_logic; 
          XDAC_RSTSEL: out Std_logic; XDAC_SCK: out Std_logic; 
          XDAC_SDI: out Std_logic; XDAC_SDO: in Std_logic; 
          YDAC_RST: out Std_logic; YDAC_CS: out Std_logic; 
          YDAC_LDAC: out Std_logic; YDAC_RSTSEL: out Std_logic; 
          YDAC_SCK: out Std_logic; YDAC_SDI: out Std_logic; 
          YDAC_SDO: in Std_logic; TEMP_CS: out Std_logic; 
          TEMP_CLK: out Std_logic; TEMP_DATA: in Std_logic; 
          uart_tx1: out Std_logic; uart_rx1: in Std_logic; 
          uart_tx2: out Std_logic; uart_rx2: in Std_logic);



  end top;

  architecture Structure of top is
    signal VCC_net: Std_logic;
    signal YPADC_inst_sck_cnt_5: Std_logic;
    signal YPADC_inst_n20112: Std_logic;
    signal YPADC_inst_n30: Std_logic;
    signal YPADC_inst_sck_cnt_4: Std_logic;
    signal YPADC_inst_sck_cnt_3: Std_logic;
    signal YPADC_inst_n20111: Std_logic;
    signal YPADC_inst_n32: Std_logic;
    signal YPADC_inst_n31: Std_logic;
    signal YPADC_inst_sck_cnt_2: Std_logic;
    signal YPADC_inst_sck_cnt_1: Std_logic;
    signal YPADC_inst_n20110: Std_logic;
    signal YPADC_inst_n34: Std_logic;
    signal YPADC_inst_n33: Std_logic;
    signal YPADC_inst_sck_cnt_0: Std_logic;
    signal YPADC_inst_n35: Std_logic;
    signal YPADC_inst_sckcfg_cnt_5: Std_logic;
    signal YPADC_inst_n20109: Std_logic;
    signal YPADC_inst_n30_adj_4567: Std_logic;
    signal YPADC_inst_sckcfg_cnt_4: Std_logic;
    signal YPADC_inst_sckcfg_cnt_3: Std_logic;
    signal YPADC_inst_n20108: Std_logic;
    signal YPADC_inst_n32_adj_4563: Std_logic;
    signal YPADC_inst_n31_adj_4565: Std_logic;
    signal YPADC_inst_sckcfg_cnt_2: Std_logic;
    signal YPADC_inst_sckcfg_cnt_1: Std_logic;
    signal YPADC_inst_n20107: Std_logic;
    signal YPADC_inst_n34_adj_4559: Std_logic;
    signal YPADC_inst_n33_adj_4561: Std_logic;
    signal YPADC_inst_sckcfg_cnt_0: Std_logic;
    signal YPADC_inst_n35_adj_4557: Std_logic;
    signal rst_dly_cnt_28: Std_logic;
    signal rst_dly_cnt_27: Std_logic;
    signal n137: Std_logic;
    signal n138: Std_logic;
    signal cout: Std_logic;
    signal pll_locked: Std_logic;
    signal TEMP_CLK_c: Std_logic;
    signal n19974: Std_logic;
    signal n19975: Std_logic;
    signal rst_dly_cnt_31: Std_logic;
    signal n134: Std_logic;
    signal n19976: Std_logic;
    signal rst_dly_cnt_30: Std_logic;
    signal rst_dly_cnt_29: Std_logic;
    signal n135: Std_logic;
    signal n136: Std_logic;
    signal rst_dly_cnt_26: Std_logic;
    signal rst_dly_cnt_25: Std_logic;
    signal n139: Std_logic;
    signal n140: Std_logic;
    signal n19973: Std_logic;
    signal n28: Std_logic;
    signal n29: Std_logic;
    signal n161: Std_logic;
    signal n162: Std_logic;
    signal n19962: Std_logic;
    signal n19963: Std_logic;
    signal XY_X_POS_4: Std_logic;
    signal XY_X_POS_3: Std_logic;
    signal n81: Std_logic;
    signal n82: Std_logic;
    signal XY_X_c: Std_logic;
    signal XY_SYNC_c: Std_logic;
    signal XY_CLK_c: Std_logic;
    signal n19978: Std_logic;
    signal n19979: Std_logic;
    signal rst_dly_cnt_24: Std_logic;
    signal rst_dly_cnt_23: Std_logic;
    signal n141: Std_logic;
    signal n142: Std_logic;
    signal n19972: Std_logic;
    signal XY_Y_POS_15: Std_logic;
    signal n70_adj_4589: Std_logic;
    signal XY_Y_c: Std_logic;
    signal n19992: Std_logic;
    signal rst_dly_cnt_22: Std_logic;
    signal rst_dly_cnt_21: Std_logic;
    signal n143: Std_logic;
    signal n144: Std_logic;
    signal n19971: Std_logic;
    signal rst_dly_cnt_20: Std_logic;
    signal rst_dly_cnt_19: Std_logic;
    signal n145: Std_logic;
    signal n146: Std_logic;
    signal n19970: Std_logic;
    signal rst_dly_cnt_18: Std_logic;
    signal rst_dly_cnt_17: Std_logic;
    signal n147: Std_logic;
    signal n148: Std_logic;
    signal n19969: Std_logic;
    signal rst_dly_cnt_16: Std_logic;
    signal rst_dly_cnt_15: Std_logic;
    signal n149: Std_logic;
    signal n150: Std_logic;
    signal n19968: Std_logic;
    signal rst_dly_cnt_14: Std_logic;
    signal rst_dly_cnt_13: Std_logic;
    signal n151: Std_logic;
    signal n152: Std_logic;
    signal n19967: Std_logic;
    signal XY_Y_POS_14: Std_logic;
    signal XY_Y_POS_13: Std_logic;
    signal n71_adj_4588: Std_logic;
    signal n72_adj_4587: Std_logic;
    signal n19991: Std_logic;
    signal XY_Y_POS_12: Std_logic;
    signal XY_Y_POS_11: Std_logic;
    signal n73_adj_4586: Std_logic;
    signal n74_adj_4585: Std_logic;
    signal n19990: Std_logic;
    signal XY_Y_POS_10: Std_logic;
    signal XY_Y_POS_9: Std_logic;
    signal n75_adj_4584: Std_logic;
    signal n76_adj_4583: Std_logic;
    signal n19989: Std_logic;
    signal XY_Y_POS_8: Std_logic;
    signal XY_Y_POS_7: Std_logic;
    signal n77_adj_4582: Std_logic;
    signal n78_adj_4581: Std_logic;
    signal n19988: Std_logic;
    signal XY_Y_POS_6: Std_logic;
    signal XY_Y_POS_5: Std_logic;
    signal n79_adj_4580: Std_logic;
    signal n80_adj_4579: Std_logic;
    signal n19987: Std_logic;
    signal rst_dly_cnt_12: Std_logic;
    signal rst_dly_cnt_11: Std_logic;
    signal n153: Std_logic;
    signal n154: Std_logic;
    signal n19966: Std_logic;
    signal XY_Y_POS_4: Std_logic;
    signal XY_Y_POS_3: Std_logic;
    signal n81_adj_4578: Std_logic;
    signal n82_adj_4577: Std_logic;
    signal n19986: Std_logic;
    signal XY_Y_POS_2: Std_logic;
    signal XY_Y_POS_1: Std_logic;
    signal n83_adj_4576: Std_logic;
    signal n84_adj_4575: Std_logic;
    signal n19985: Std_logic;
    signal XPADC_inst_sck_cnt_5: Std_logic;
    signal XPADC_inst_n20123: Std_logic;
    signal XPADC_inst_n30: Std_logic;
    signal XPADC_inst_sck_cnt_4: Std_logic;
    signal XPADC_inst_sck_cnt_3: Std_logic;
    signal XPADC_inst_n20122: Std_logic;
    signal XPADC_inst_n32_adj_4542: Std_logic;
    signal XPADC_inst_n31: Std_logic;
    signal XPADC_inst_sck_cnt_2: Std_logic;
    signal XPADC_inst_sck_cnt_1: Std_logic;
    signal XPADC_inst_n20121: Std_logic;
    signal XPADC_inst_n34: Std_logic;
    signal XPADC_inst_n33: Std_logic;
    signal XPADC_inst_sck_cnt_0: Std_logic;
    signal XPADC_inst_n35: Std_logic;
    signal XPADC_inst_sckcfg_cnt_5: Std_logic;
    signal XPADC_inst_n20034: Std_logic;
    signal XPADC_inst_n30_adj_4546: Std_logic;
    signal XPADC_inst_sckcfg_cnt_4: Std_logic;
    signal XPADC_inst_sckcfg_cnt_3: Std_logic;
    signal XPADC_inst_n20033: Std_logic;
    signal XPADC_inst_n32_adj_4548: Std_logic;
    signal XPADC_inst_n31_adj_4547: Std_logic;
    signal XPADC_inst_sckcfg_cnt_2: Std_logic;
    signal XPADC_inst_sckcfg_cnt_1: Std_logic;
    signal XPADC_inst_n20032: Std_logic;
    signal XPADC_inst_n34_adj_4550: Std_logic;
    signal XPADC_inst_n33_adj_4549: Std_logic;
    signal XPADC_inst_sckcfg_cnt_0: Std_logic;
    signal XPADC_inst_n35_adj_4551: Std_logic;
    signal rst_dly_cnt_10: Std_logic;
    signal rst_dly_cnt_9: Std_logic;
    signal n155: Std_logic;
    signal n156: Std_logic;
    signal n19965: Std_logic;
    signal n30: Std_logic;
    signal n31: Std_logic;
    signal n163: Std_logic;
    signal n164: Std_logic;
    signal n19961: Std_logic;
    signal XY_Y_POS_0: Std_logic;
    signal n85_adj_4574: Std_logic;
    signal XY_X_POS_6: Std_logic;
    signal XY_X_POS_5: Std_logic;
    signal n79: Std_logic;
    signal n80: Std_logic;
    signal n19980: Std_logic;
    signal XY_X_POS_15: Std_logic;
    signal n70: Std_logic;
    signal n19984: Std_logic;
    signal n32: Std_logic;
    signal n165: Std_logic;
    signal XY_X_POS_14: Std_logic;
    signal XY_X_POS_13: Std_logic;
    signal n71: Std_logic;
    signal n72: Std_logic;
    signal n19983: Std_logic;
    signal n24: Std_logic;
    signal n25: Std_logic;
    signal n157: Std_logic;
    signal n158: Std_logic;
    signal n19964: Std_logic;
    signal XY_X_POS_12: Std_logic;
    signal XY_X_POS_11: Std_logic;
    signal n73: Std_logic;
    signal n74: Std_logic;
    signal n19982: Std_logic;
    signal XY_X_POS_10: Std_logic;
    signal XY_X_POS_9: Std_logic;
    signal n75: Std_logic;
    signal n76: Std_logic;
    signal n19981: Std_logic;
    signal n26: Std_logic;
    signal n27: Std_logic;
    signal n159: Std_logic;
    signal n160: Std_logic;
    signal XY_X_POS_8: Std_logic;
    signal XY_X_POS_7: Std_logic;
    signal n77: Std_logic;
    signal n78: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_15: Std_logic;
    signal XIADC_Filter_Inst_acc3_15: Std_logic;
    signal XIADC_Filter_Inst_n10694: Std_logic;
    signal n25204: Std_logic;
    signal reveal_ist_33_N: Std_logic;
    signal XIADC_Filter_Inst_n20139: Std_logic;
    signal XIADC_Filter_Inst_diff1_15: Std_logic;
    signal XIADC_Filter_Inst_acc3_14: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_14: Std_logic;
    signal XIADC_Filter_Inst_acc3_13: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_13: Std_logic;
    signal XIADC_Filter_Inst_n10695: Std_logic;
    signal XIADC_Filter_Inst_n10696: Std_logic;
    signal XIADC_Filter_Inst_n20138: Std_logic;
    signal XIADC_Filter_Inst_diff1_13: Std_logic;
    signal XIADC_Filter_Inst_diff1_14: Std_logic;
    signal XIADC_Filter_Inst_acc3_12: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_12: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_11: Std_logic;
    signal XIADC_Filter_Inst_acc3_11: Std_logic;
    signal XIADC_Filter_Inst_n10697: Std_logic;
    signal XIADC_Filter_Inst_n10698: Std_logic;
    signal XIADC_Filter_Inst_n20137: Std_logic;
    signal XIADC_Filter_Inst_diff1_11: Std_logic;
    signal XIADC_Filter_Inst_diff1_12: Std_logic;
    signal XIADC_Filter_Inst_acc3_10: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_10: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_9: Std_logic;
    signal XIADC_Filter_Inst_acc3_9: Std_logic;
    signal XIADC_Filter_Inst_n10699: Std_logic;
    signal XIADC_Filter_Inst_n10700: Std_logic;
    signal XIADC_Filter_Inst_n20136: Std_logic;
    signal XIADC_Filter_Inst_diff1_9: Std_logic;
    signal XIADC_Filter_Inst_diff1_10: Std_logic;
    signal XIADC_Filter_Inst_acc3_8: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_8: Std_logic;
    signal XIADC_Filter_Inst_acc3_7: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_7: Std_logic;
    signal XIADC_Filter_Inst_n10702: Std_logic;
    signal XIADC_Filter_Inst_n20135: Std_logic;
    signal XIADC_Filter_Inst_diff1_7: Std_logic;
    signal XIADC_Filter_Inst_n10701: Std_logic;
    signal XIADC_Filter_Inst_acc3_6: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_6: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_5: Std_logic;
    signal XIADC_Filter_Inst_acc3_5: Std_logic;
    signal XIADC_Filter_Inst_n10703: Std_logic;
    signal XIADC_Filter_Inst_n10704: Std_logic;
    signal n25202: Std_logic;
    signal XIADC_Filter_Inst_n20134: Std_logic;
    signal XIADC_Filter_Inst_diff1_5: Std_logic;
    signal XIADC_Filter_Inst_diff1_6: Std_logic;
    signal XIADC_Filter_Inst_acc3_4: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_4: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_3: Std_logic;
    signal XIADC_Filter_Inst_acc3_3: Std_logic;
    signal XIADC_Filter_Inst_n10705: Std_logic;
    signal XIADC_Filter_Inst_n10706: Std_logic;
    signal XIADC_Filter_Inst_n20133: Std_logic;
    signal XIADC_Filter_Inst_diff1_3: Std_logic;
    signal XIADC_Filter_Inst_diff1_4: Std_logic;
    signal XIADC_Filter_Inst_acc3_2: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_2: Std_logic;
    signal XIADC_Filter_Inst_acc3_1: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_1: Std_logic;
    signal XIADC_Filter_Inst_n10707: Std_logic;
    signal XIADC_Filter_Inst_n10708: Std_logic;
    signal XIADC_Filter_Inst_n20132: Std_logic;
    signal XIADC_Filter_Inst_diff1_1: Std_logic;
    signal XIADC_Filter_Inst_diff1_2: Std_logic;
    signal XIADC_Filter_Inst_acc1_1: Std_logic;
    signal XIADC_Filter_Inst_acc2_1: Std_logic;
    signal XIADC_Filter_Inst_acc2_0: Std_logic;
    signal XIADC_Filter_Inst_acc1_0: Std_logic;
    signal XIADC_Filter_Inst_n129: Std_logic;
    signal n25206: Std_logic;
    signal XIADC_Filter_Inst_n20007: Std_logic;
    signal XIADC_Filter_Inst_acc3_d2_0: Std_logic;
    signal XIADC_Filter_Inst_acc3_0: Std_logic;
    signal XIADC_Filter_Inst_n10709: Std_logic;
    signal XIADC_Filter_Inst_diff1_0: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_15: Std_logic;
    signal XIADC_Filter_Inst_n10604: Std_logic;
    signal XIADC_Filter_Inst_n20131: Std_logic;
    signal XIADC_Filter_Inst_diff2_15: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_14: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_13: Std_logic;
    signal XIADC_Filter_Inst_n10605: Std_logic;
    signal XIADC_Filter_Inst_n10606: Std_logic;
    signal XIADC_Filter_Inst_n20130: Std_logic;
    signal XIADC_Filter_Inst_diff2_13: Std_logic;
    signal XIADC_Filter_Inst_diff2_14: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_12: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_11: Std_logic;
    signal XIADC_Filter_Inst_n10607: Std_logic;
    signal XIADC_Filter_Inst_n10608: Std_logic;
    signal XIADC_Filter_Inst_n20129: Std_logic;
    signal XIADC_Filter_Inst_diff2_11: Std_logic;
    signal XIADC_Filter_Inst_diff2_12: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_10: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_9: Std_logic;
    signal XIADC_Filter_Inst_n10609: Std_logic;
    signal XIADC_Filter_Inst_n10610: Std_logic;
    signal XIADC_Filter_Inst_n20128: Std_logic;
    signal XIADC_Filter_Inst_diff2_9: Std_logic;
    signal XIADC_Filter_Inst_diff2_10: Std_logic;
    signal XIADC_Filter_Inst_acc1_15: Std_logic;
    signal XIADC_Filter_Inst_acc1_14: Std_logic;
    signal XIADC_Filter_Inst_n115_adj_4514: Std_logic;
    signal XIADC_Filter_Inst_n116_adj_4515: Std_logic;
    signal XIADC_Filter_Inst_n20000: Std_logic;
    signal XIADC_Filter_Inst_diff1_8: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_8: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_7: Std_logic;
    signal XIADC_Filter_Inst_n10612: Std_logic;
    signal n25205: Std_logic;
    signal XIADC_Filter_Inst_n20127: Std_logic;
    signal XIADC_Filter_Inst_diff2_7: Std_logic;
    signal XIADC_Filter_Inst_n10611: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_6: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_5: Std_logic;
    signal XIADC_Filter_Inst_n10614: Std_logic;
    signal XIADC_Filter_Inst_n20126: Std_logic;
    signal XIADC_Filter_Inst_diff2_5: Std_logic;
    signal XIADC_Filter_Inst_n10613: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_4: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_3: Std_logic;
    signal XIADC_Filter_Inst_n10615: Std_logic;
    signal XIADC_Filter_Inst_n10616: Std_logic;
    signal XIADC_Filter_Inst_n20125: Std_logic;
    signal XIADC_Filter_Inst_diff2_3: Std_logic;
    signal XIADC_Filter_Inst_diff2_4: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_2: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_1: Std_logic;
    signal XIADC_Filter_Inst_n10618: Std_logic;
    signal XIADC_Filter_Inst_n20124: Std_logic;
    signal XIADC_Filter_Inst_diff2_1: Std_logic;
    signal XIADC_Filter_Inst_n10617: Std_logic;
    signal XIADC_Filter_Inst_diff1_d_0: Std_logic;
    signal XIADC_Filter_Inst_n10619: Std_logic;
    signal XIADC_Filter_Inst_diff2_0: Std_logic;
    signal XIADC_Filter_Inst_acc1_13: Std_logic;
    signal XIADC_Filter_Inst_acc1_12: Std_logic;
    signal XIADC_Filter_Inst_n117_adj_4516: Std_logic;
    signal XIADC_Filter_Inst_n118_adj_4517: Std_logic;
    signal XIADC_Filter_Inst_n19999: Std_logic;
    signal XIADC_Filter_Inst_acc1_11: Std_logic;
    signal XIADC_Filter_Inst_acc1_10: Std_logic;
    signal XIADC_Filter_Inst_n119_adj_4518: Std_logic;
    signal XIADC_Filter_Inst_n120_adj_4519: Std_logic;
    signal XIADC_Filter_Inst_n19998: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_15: Std_logic;
    signal XIADC_Filter_Inst_n38: Std_logic;
    signal XIADC_Filter_Inst_n20120: Std_logic;
    signal XIADC_Filter_Inst_diff3_15: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_14: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_13: Std_logic;
    signal XIADC_Filter_Inst_n41: Std_logic;
    signal XIADC_Filter_Inst_n44: Std_logic;
    signal XIADC_Filter_Inst_n20119: Std_logic;
    signal XIADC_Filter_Inst_diff3_13: Std_logic;
    signal XIADC_Filter_Inst_diff3_14: Std_logic;
    signal XIADC_Filter_Inst_acc1_9: Std_logic;
    signal XIADC_Filter_Inst_acc1_8: Std_logic;
    signal XIADC_Filter_Inst_n121_adj_4520: Std_logic;
    signal XIADC_Filter_Inst_n122_adj_4521: Std_logic;
    signal XIADC_Filter_Inst_n19997: Std_logic;
    signal XIADC_Filter_Inst_acc1_7: Std_logic;
    signal XIADC_Filter_Inst_acc1_6: Std_logic;
    signal XIADC_Filter_Inst_n123_adj_4522: Std_logic;
    signal XIADC_Filter_Inst_n124_adj_4523: Std_logic;
    signal XIADC_Filter_Inst_n19996: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_12: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_11: Std_logic;
    signal XIADC_Filter_Inst_n47: Std_logic;
    signal XIADC_Filter_Inst_n50: Std_logic;
    signal XIADC_Filter_Inst_n20118: Std_logic;
    signal XIADC_Filter_Inst_diff3_11: Std_logic;
    signal XIADC_Filter_Inst_diff3_12: Std_logic;
    signal XIADC_Filter_Inst_acc1_5: Std_logic;
    signal XIADC_Filter_Inst_acc1_4: Std_logic;
    signal XIADC_Filter_Inst_n125_adj_4524: Std_logic;
    signal XIADC_Filter_Inst_n126_adj_4525: Std_logic;
    signal XIADC_Filter_Inst_n19995: Std_logic;
    signal XIADC_Filter_Inst_acc1_3: Std_logic;
    signal XIADC_Filter_Inst_acc1_2: Std_logic;
    signal XIADC_Filter_Inst_n127_adj_4526: Std_logic;
    signal XIADC_Filter_Inst_n128_adj_4527: Std_logic;
    signal XIADC_Filter_Inst_n19994: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_10: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_9: Std_logic;
    signal XIADC_Filter_Inst_n53: Std_logic;
    signal XIADC_Filter_Inst_n56: Std_logic;
    signal XIADC_Filter_Inst_n20117: Std_logic;
    signal XIADC_Filter_Inst_diff3_9: Std_logic;
    signal XIADC_Filter_Inst_diff3_10: Std_logic;
    signal XIADC_Filter_Inst_diff2_8: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_8: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_7: Std_logic;
    signal XIADC_Filter_Inst_n59: Std_logic;
    signal XIADC_Filter_Inst_n62: Std_logic;
    signal XIADC_Filter_Inst_n20116: Std_logic;
    signal XIADC_Filter_Inst_diff3_7: Std_logic;
    signal XIADC_Filter_Inst_diff3_8: Std_logic;
    signal XIADC_MDAT_N: Std_logic;
    signal XIADC_Filter_Inst_n129_adj_4528: Std_logic;
    signal XIADC_Filter_Inst_diff2_6: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_6: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_5: Std_logic;
    signal XIADC_Filter_Inst_n65: Std_logic;
    signal XIADC_Filter_Inst_n68: Std_logic;
    signal XIADC_Filter_Inst_n20115: Std_logic;
    signal XIADC_Filter_Inst_diff3_5: Std_logic;
    signal XIADC_Filter_Inst_diff3_6: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_4: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_3: Std_logic;
    signal XIADC_Filter_Inst_n71: Std_logic;
    signal XIADC_Filter_Inst_n74: Std_logic;
    signal XIADC_Filter_Inst_n20114: Std_logic;
    signal XIADC_Filter_Inst_diff3_3: Std_logic;
    signal XIADC_Filter_Inst_diff3_4: Std_logic;
    signal XIADC_Filter_Inst_diff2_2: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_2: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_1: Std_logic;
    signal XIADC_Filter_Inst_n80: Std_logic;
    signal XIADC_Filter_Inst_n20113: Std_logic;
    signal XIADC_Filter_Inst_diff3_1: Std_logic;
    signal XIADC_Filter_Inst_n77: Std_logic;
    signal XIADC_Filter_Inst_diff2_d_0: Std_logic;
    signal XIADC_Filter_Inst_n83: Std_logic;
    signal XIADC_Filter_Inst_diff3_0: Std_logic;
    signal reveal_ist_1_N: Std_logic;
    signal XIADC_Filter_Inst_n20101: Std_logic;
    signal XIADC_Filter_Inst_n36: Std_logic;
    signal reveal_ist_3_N: Std_logic;
    signal reveal_ist_5_N: Std_logic;
    signal XIADC_Filter_Inst_n20100: Std_logic;
    signal XIADC_Filter_Inst_n42: Std_logic;
    signal XIADC_Filter_Inst_n39: Std_logic;
    signal reveal_ist_7_N: Std_logic;
    signal reveal_ist_9_N: Std_logic;
    signal XIADC_Filter_Inst_n20099: Std_logic;
    signal XIADC_Filter_Inst_n48: Std_logic;
    signal XIADC_Filter_Inst_n45: Std_logic;
    signal reveal_ist_11_N: Std_logic;
    signal reveal_ist_13_N: Std_logic;
    signal XIADC_Filter_Inst_n20098: Std_logic;
    signal XIADC_Filter_Inst_n54: Std_logic;
    signal XIADC_Filter_Inst_n51: Std_logic;
    signal reveal_ist_15_N: Std_logic;
    signal reveal_ist_17_N: Std_logic;
    signal XIADC_Filter_Inst_n20097: Std_logic;
    signal XIADC_Filter_Inst_n60: Std_logic;
    signal XIADC_Filter_Inst_n57: Std_logic;
    signal reveal_ist_19_N: Std_logic;
    signal reveal_ist_21_N: Std_logic;
    signal XIADC_Filter_Inst_n20096: Std_logic;
    signal XIADC_Filter_Inst_n66: Std_logic;
    signal XIADC_Filter_Inst_n63: Std_logic;
    signal reveal_ist_23_N: Std_logic;
    signal reveal_ist_25_N: Std_logic;
    signal XIADC_Filter_Inst_n20095: Std_logic;
    signal XIADC_Filter_Inst_n72: Std_logic;
    signal XIADC_Filter_Inst_n69: Std_logic;
    signal reveal_ist_27_N: Std_logic;
    signal reveal_ist_29_N: Std_logic;
    signal XIADC_Filter_Inst_n20094: Std_logic;
    signal XIADC_Filter_Inst_n78: Std_logic;
    signal XIADC_Filter_Inst_n75: Std_logic;
    signal reveal_ist_31_N: Std_logic;
    signal XIADC_Filter_Inst_n81: Std_logic;
    signal XIADC_Filter_Inst_acc2_15: Std_logic;
    signal XIADC_Filter_Inst_acc2_14: Std_logic;
    signal XIADC_Filter_Inst_n115: Std_logic;
    signal XIADC_Filter_Inst_n116: Std_logic;
    signal n25203: Std_logic;
    signal XIADC_Filter_Inst_n20026: Std_logic;
    signal XIADC_Filter_Inst_acc2_13: Std_logic;
    signal XIADC_Filter_Inst_acc2_12: Std_logic;
    signal XIADC_Filter_Inst_n117: Std_logic;
    signal XIADC_Filter_Inst_n118: Std_logic;
    signal XIADC_Filter_Inst_n20025: Std_logic;
    signal XIADC_Filter_Inst_acc2_11: Std_logic;
    signal XIADC_Filter_Inst_acc2_10: Std_logic;
    signal XIADC_Filter_Inst_n119: Std_logic;
    signal XIADC_Filter_Inst_n120: Std_logic;
    signal XIADC_Filter_Inst_n20024: Std_logic;
    signal XIADC_Filter_Inst_acc2_9: Std_logic;
    signal XIADC_Filter_Inst_acc2_8: Std_logic;
    signal XIADC_Filter_Inst_n121: Std_logic;
    signal XIADC_Filter_Inst_n122: Std_logic;
    signal XIADC_Filter_Inst_n20023: Std_logic;
    signal XIADC_Filter_Inst_acc2_7: Std_logic;
    signal XIADC_Filter_Inst_acc2_6: Std_logic;
    signal XIADC_Filter_Inst_n123: Std_logic;
    signal XIADC_Filter_Inst_n124: Std_logic;
    signal XIADC_Filter_Inst_n20022: Std_logic;
    signal XIADC_Filter_Inst_acc2_5: Std_logic;
    signal XIADC_Filter_Inst_acc2_4: Std_logic;
    signal XIADC_Filter_Inst_n125: Std_logic;
    signal XIADC_Filter_Inst_n126: Std_logic;
    signal XIADC_Filter_Inst_n20021: Std_logic;
    signal XIADC_Filter_Inst_acc2_3: Std_logic;
    signal XIADC_Filter_Inst_acc2_2: Std_logic;
    signal XIADC_Filter_Inst_n127: Std_logic;
    signal XIADC_Filter_Inst_n128: Std_logic;
    signal XIADC_Filter_Inst_n20020: Std_logic;
    signal XIADC_Filter_Inst_n129_adj_4499: Std_logic;
    signal XIADC_Filter_Inst_n115_adj_4500: Std_logic;
    signal XIADC_Filter_Inst_n116_adj_4501: Std_logic;
    signal XIADC_Filter_Inst_n20013: Std_logic;
    signal XIADC_Filter_Inst_n117_adj_4502: Std_logic;
    signal XIADC_Filter_Inst_n118_adj_4503: Std_logic;
    signal XIADC_Filter_Inst_n20012: Std_logic;
    signal XIADC_Filter_Inst_n120_adj_4505: Std_logic;
    signal XIADC_Filter_Inst_n20011: Std_logic;
    signal XIADC_Filter_Inst_n119_adj_4504: Std_logic;
    signal XIADC_Filter_Inst_n121_adj_4506: Std_logic;
    signal XIADC_Filter_Inst_n122_adj_4507: Std_logic;
    signal XIADC_Filter_Inst_n20010: Std_logic;
    signal XIADC_Filter_Inst_n123_adj_4508: Std_logic;
    signal XIADC_Filter_Inst_n124_adj_4509: Std_logic;
    signal XIADC_Filter_Inst_n20009: Std_logic;
    signal XIADC_Filter_Inst_n125_adj_4510: Std_logic;
    signal XIADC_Filter_Inst_n126_adj_4511: Std_logic;
    signal XIADC_Filter_Inst_n20008: Std_logic;
    signal XIADC_Filter_Inst_n127_adj_4512: Std_logic;
    signal XIADC_Filter_Inst_n128_adj_4513: Std_logic;
    signal n20159: Std_logic;
    signal n20158: Std_logic;
    signal n20157: Std_logic;
    signal n20156: Std_logic;
    signal n20155: Std_logic;
    signal n20154: Std_logic;
    signal n20153: Std_logic;
    signal n20152: Std_logic;
    signal n20151: Std_logic;
    signal n20150: Std_logic;
    signal n20149: Std_logic;
    signal XY_X_POS_2: Std_logic;
    signal XY_X_POS_1: Std_logic;
    signal n83: Std_logic;
    signal n84: Std_logic;
    signal n19977: Std_logic;
    signal XY_X_POS_0: Std_logic;
    signal n85: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_15: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n70: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96: Std_logic;
    signal jtaghub16_jrstn: Std_logic;
    signal jtaghub16_jtck: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20093: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_14: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_13: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n71: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n72: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20092: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_12: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_11: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n73: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n74: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20091: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_10: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_9: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n75: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n76: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20090: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_8: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_7: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n77: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n78: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20089: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_6: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_5: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n79: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n80: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20088: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_4: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_3: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n81: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n82: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20087: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_2: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n83: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n84: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n20086: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n85: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_15: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20081: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n70: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_14: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_13: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20080: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n72: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n71: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_12: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_11: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20079: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n74: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n73: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_10: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_9: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20078: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n76: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n75: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_8: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_7: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20077: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n78: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n77: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_6: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_5: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20076: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n80: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n79: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_4: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_3: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20075: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n82: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n81: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_2: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n20074: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n84: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n83: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n85: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20106: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n26: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20105: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n32: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n29: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20104: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n38: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n35: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20103: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n44: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n41: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20102: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n50: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n47: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n21138: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n21361: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n53: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20073: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n46: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20072: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n48_adj_4413: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n47_adj_4414: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20071: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n50_adj_4416: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n49: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20070: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n52: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n51_adj_4417: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20069: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n54: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n53_adj_4420: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n55: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20148: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20147: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n30: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n27: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20146: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n36: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n33: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20145: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n42: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n39: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9: Std_logic;
    signal top_reveal_coretop_instance_core0_jtck_N_2810_enable_69: Std_logic;
    signal top_reveal_coretop_instance_core0_n32: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n46_adj_4426: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20068: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20144: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n48: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n45: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n51: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n47_adj_4427: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n48_adj_4428: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20067: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n49_adj_4429: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n50_adj_4430: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20066: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n51_adj_4431: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n52_adj_4432: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20065: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n53_adj_4433: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n54_adj_4434: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20064: Std_logic;
    signal top_reveal_coretop_instance_core0_n30: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20_adj_4423: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n55_adj_4421: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_5: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n20063: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n30: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_4: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_3: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n20062: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n32: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n31: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n20061: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n34: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n33: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n25181: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24666: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n35: Std_logic;
    signal uart_inst_tx_freq_cnt_9: Std_logic;
    signal uart_inst_tx_freq_cnt_7: Std_logic;
    signal uart_inst_tx_bit_cnt_0: Std_logic;
    signal uart_inst_n4: Std_logic;
    signal uart_inst_n41: Std_logic;
    signal uart_inst_n20140: Std_logic;
    signal uart_rx1_c: Std_logic;
    signal uart_inst_n12798: Std_logic;
    signal uart_inst_rx_reg_data_7: Std_logic;
    signal uart_inst_rx_bit_cnt_1: Std_logic;
    signal uart_inst_n20060: Std_logic;
    signal uart_inst_n38: Std_logic;
    signal uart_inst_n12878: Std_logic;
    signal uart_inst_rx_reg_data_6: Std_logic;
    signal uart_inst_rx_bit_cnt_2: Std_logic;
    signal uart_inst_rx_reg_data_5: Std_logic;
    signal uart_inst_n12731: Std_logic;
    signal uart_inst_n20059: Std_logic;
    signal uart_inst_n40: Std_logic;
    signal uart_inst_n39: Std_logic;
    signal uart_inst_rx_reg_data_4: Std_logic;
    signal uart_inst_n24642: Std_logic;
    signal uart_inst_n4_adj_4316: Std_logic;
    signal uart_inst_rx_reg_data_3: Std_logic;
    signal uart_inst_n20058: Std_logic;
    signal uart_inst_n42: Std_logic;
    signal uart_inst_n41_adj_4317: Std_logic;
    signal uart_inst_n12881: Std_logic;
    signal uart_inst_rx_reg_data_2: Std_logic;
    signal uart_inst_rx_reg_data_1: Std_logic;
    signal uart_inst_n20057: Std_logic;
    signal uart_inst_n44: Std_logic;
    signal uart_inst_n43: Std_logic;
    signal uart_inst_rx_reg_data_0: Std_logic;
    signal uart_inst_n45: Std_logic;
    signal uart_inst_rx_cmd_7: Std_logic;
    signal uart_inst_n20056: Std_logic;
    signal uart_inst_n38_adj_4318: Std_logic;
    signal uart_inst_rx_cmd_6: Std_logic;
    signal uart_inst_rx_cmd_5: Std_logic;
    signal uart_inst_n20055: Std_logic;
    signal uart_inst_n40_adj_4329: Std_logic;
    signal uart_inst_n39_adj_4327: Std_logic;
    signal uart_inst_rx_cmd_4: Std_logic;
    signal uart_inst_rx_cmd_3: Std_logic;
    signal uart_inst_n20054: Std_logic;
    signal uart_inst_n42_adj_4333: Std_logic;
    signal uart_inst_n41_adj_4331: Std_logic;
    signal uart_inst_rx_cmd_2: Std_logic;
    signal uart_inst_rx_cmd_1: Std_logic;
    signal uart_inst_n20053: Std_logic;
    signal uart_inst_n44_adj_4337: Std_logic;
    signal uart_inst_n43_adj_4335: Std_logic;
    signal uart_inst_rx_cmd_0: Std_logic;
    signal uart_inst_n45_adj_4339: Std_logic;
    signal uart_inst_rx_msg_31_N_1839_7: Std_logic;
    signal uart_inst_rx_msg_31_N_1839_6: Std_logic;
    signal uart_inst_n20051: Std_logic;
    signal uart_inst_n27: Std_logic;
    signal uart_inst_n26: Std_logic;
    signal uart_inst_rx_msg_31_N_1839_5: Std_logic;
    signal uart_inst_rx_msg_31_N_1839_4: Std_logic;
    signal uart_inst_n20050: Std_logic;
    signal uart_inst_n29: Std_logic;
    signal uart_inst_n28: Std_logic;
    signal uart_inst_rx_msg_31_N_1839_3: Std_logic;
    signal uart_inst_n30: Std_logic;
    signal uart_inst_rx_byte_cnt_1: Std_logic;
    signal uart_inst_n20049: Std_logic;
    signal uart_inst_n14_adj_4341: Std_logic;
    signal uart_inst_rx_byte_cnt_0: Std_logic;
    signal uart_inst_n15: Std_logic;
    signal uart_inst_rx_bit_cnt_7: Std_logic;
    signal uart_inst_n20048: Std_logic;
    signal uart_inst_n38_adj_4343: Std_logic;
    signal uart_inst_rx_bit_cnt_6: Std_logic;
    signal uart_inst_rx_bit_cnt_5: Std_logic;
    signal uart_inst_n20047: Std_logic;
    signal uart_inst_n40_adj_4344: Std_logic;
    signal uart_inst_n39_adj_4345: Std_logic;
    signal uart_inst_rx_bit_cnt_4: Std_logic;
    signal uart_inst_rx_bit_cnt_3: Std_logic;
    signal uart_inst_n20046: Std_logic;
    signal uart_inst_n42_adj_4346: Std_logic;
    signal uart_inst_n41_adj_4347: Std_logic;
    signal uart_inst_n20045: Std_logic;
    signal uart_inst_n44_adj_4348: Std_logic;
    signal uart_inst_n43_adj_4349: Std_logic;
    signal uart_inst_rx_freq_cnt_9: Std_logic;
    signal uart_inst_rx_freq_cnt_7: Std_logic;
    signal uart_inst_n4_adj_4350: Std_logic;
    signal uart_inst_rx_bit_cnt_0: Std_logic;
    signal uart_inst_n45_adj_4351: Std_logic;
    signal uart_inst_n20044: Std_logic;
    signal uart_inst_n46: Std_logic;
    signal uart_inst_rx_freq_cnt_8: Std_logic;
    signal uart_inst_n20043: Std_logic;
    signal uart_inst_n48_adj_4353: Std_logic;
    signal uart_inst_n47: Std_logic;
    signal uart_inst_rx_freq_cnt_6: Std_logic;
    signal uart_inst_rx_freq_cnt_5: Std_logic;
    signal uart_inst_n20042: Std_logic;
    signal uart_inst_n50_adj_4368: Std_logic;
    signal uart_inst_n49_adj_4356: Std_logic;
    signal uart_inst_rx_freq_cnt_4: Std_logic;
    signal uart_inst_rx_freq_cnt_3: Std_logic;
    signal uart_inst_n20041: Std_logic;
    signal uart_inst_n52_adj_4371: Std_logic;
    signal uart_inst_n51_adj_4370: Std_logic;
    signal uart_inst_rx_freq_cnt_2: Std_logic;
    signal uart_inst_rx_freq_cnt_1: Std_logic;
    signal uart_inst_n20040: Std_logic;
    signal uart_inst_n54_adj_4373: Std_logic;
    signal uart_inst_n53_adj_4372: Std_logic;
    signal uart_inst_n10_adj_4321: Std_logic;
    signal uart_inst_n55_adj_4355: Std_logic;
    signal uart_inst_n20039: Std_logic;
    signal uart_inst_n46_adj_4374: Std_logic;
    signal uart_inst_tx_freq_cnt_8: Std_logic;
    signal uart_inst_n20038: Std_logic;
    signal uart_inst_n48_adj_4376: Std_logic;
    signal uart_inst_n47_adj_4375: Std_logic;
    signal uart_inst_tx_freq_cnt_6: Std_logic;
    signal uart_inst_tx_freq_cnt_5: Std_logic;
    signal uart_inst_n20037: Std_logic;
    signal uart_inst_n50_adj_4379: Std_logic;
    signal uart_inst_n49_adj_4377: Std_logic;
    signal uart_inst_tx_freq_cnt_4: Std_logic;
    signal uart_inst_tx_freq_cnt_3: Std_logic;
    signal uart_inst_n20036: Std_logic;
    signal uart_inst_n52_adj_4381: Std_logic;
    signal uart_inst_n51_adj_4380: Std_logic;
    signal uart_inst_tx_freq_cnt_2: Std_logic;
    signal uart_inst_tx_freq_cnt_1: Std_logic;
    signal uart_inst_n20035: Std_logic;
    signal uart_inst_n54_adj_4383: Std_logic;
    signal uart_inst_n53_adj_4382: Std_logic;
    signal uart_inst_n10: Std_logic;
    signal uart_inst_n55_adj_4354: Std_logic;
    signal uart_inst_tx_byte_cnt_7: Std_logic;
    signal uart_inst_n20085: Std_logic;
    signal uart_inst_n20_adj_4361: Std_logic;
    signal uart_inst_tx_byte_cnt_6: Std_logic;
    signal uart_inst_tx_byte_cnt_5: Std_logic;
    signal uart_inst_n20084: Std_logic;
    signal uart_inst_n26_adj_4363: Std_logic;
    signal uart_inst_n23_adj_4362: Std_logic;
    signal uart_inst_tx_byte_cnt_4: Std_logic;
    signal uart_inst_tx_byte_cnt_3: Std_logic;
    signal uart_inst_n20083: Std_logic;
    signal uart_inst_n32_adj_4365: Std_logic;
    signal uart_inst_n29_adj_4364: Std_logic;
    signal uart_inst_tx_byte_cnt_2: Std_logic;
    signal uart_inst_tx_byte_cnt_1: Std_logic;
    signal uart_inst_n20082: Std_logic;
    signal uart_inst_n38_adj_4367: Std_logic;
    signal uart_inst_n35_adj_4366: Std_logic;
    signal uart_inst_n21424: Std_logic;
    signal uart_inst_tx_byte_cnt_0: Std_logic;
    signal uart_inst_n21343: Std_logic;
    signal uart_inst_n41_adj_4378: Std_logic;
    signal uart_inst_tx_bit_cnt_7: Std_logic;
    signal uart_inst_n20143: Std_logic;
    signal uart_inst_n20: Std_logic;
    signal uart_inst_tx_bit_cnt_6: Std_logic;
    signal uart_inst_tx_bit_cnt_5: Std_logic;
    signal uart_inst_n20142: Std_logic;
    signal uart_inst_n26_adj_4357: Std_logic;
    signal uart_inst_n23: Std_logic;
    signal uart_inst_tx_bit_cnt_4: Std_logic;
    signal uart_inst_tx_bit_cnt_3: Std_logic;
    signal uart_inst_n20141: Std_logic;
    signal uart_inst_n32: Std_logic;
    signal uart_inst_n29_adj_4358: Std_logic;
    signal uart_inst_tx_bit_cnt_2: Std_logic;
    signal uart_inst_tx_bit_cnt_1: Std_logic;
    signal uart_inst_n38_adj_4360: Std_logic;
    signal uart_inst_n35_adj_4359: Std_logic;
    signal uart_inst_u1_cnt_con: Std_logic;
    signal uart_inst_u1_bdcnt_bctr_ci: Std_logic;
    signal uart_inst_u1_fcount_1: Std_logic;
    signal uart_inst_u1_fcount_0: Std_logic;
    signal uart_inst_u1_ifcount_1: Std_logic;
    signal uart_inst_u1_ifcount_0: Std_logic;
    signal uart_inst_u1_fcnt_en: Std_logic;
    signal clk2: Std_logic;
    signal uart_inst_u1_co0: Std_logic;
    signal uart_inst_u1_fcount_3: Std_logic;
    signal uart_inst_u1_fcount_2: Std_logic;
    signal uart_inst_u1_ifcount_2: Std_logic;
    signal uart_inst_u1_ifcount_3: Std_logic;
    signal uart_inst_u1_co1: Std_logic;
    signal uart_inst_u1_fcount_5: Std_logic;
    signal uart_inst_u1_fcount_4: Std_logic;
    signal uart_inst_u1_ifcount_5: Std_logic;
    signal uart_inst_u1_ifcount_4: Std_logic;
    signal sys_rst: Std_logic;
    signal uart_inst_u1_co2: Std_logic;
    signal uart_inst_u1_fcount_7: Std_logic;
    signal uart_inst_u1_fcount_6: Std_logic;
    signal uart_inst_u1_ifcount_7: Std_logic;
    signal uart_inst_u1_ifcount_6: Std_logic;
    signal uart_inst_u1_co3: Std_logic;
    signal uart_inst_u1_fcount_9: Std_logic;
    signal uart_inst_u1_fcount_8: Std_logic;
    signal uart_inst_u1_ifcount_9: Std_logic;
    signal uart_inst_u1_ifcount_8: Std_logic;
    signal uart_inst_u1_cmp_ci: Std_logic;
    signal uart_inst_u1_rden_i: Std_logic;
    signal uart_inst_u1_co0_1: Std_logic;
    signal uart_inst_u1_co1_1: Std_logic;
    signal uart_inst_u1_co2_1: Std_logic;
    signal uart_inst_u1_co3_1: Std_logic;
    signal uart_inst_u1_cmp_le_1_c: Std_logic;
    signal uart_inst_u1_cmp_le_1: Std_logic;
    signal uart_inst_u1_cmp_ci_1: Std_logic;
    signal uart_inst_u1_wren_i: Std_logic;
    signal uart_inst_u1_co0_2: Std_logic;
    signal uart_inst_u1_co1_2: Std_logic;
    signal uart_inst_u1_co2_2: Std_logic;
    signal uart_inst_u1_co3_2: Std_logic;
    signal uart_inst_u1_cmp_ge_d1_c: Std_logic;
    signal uart_inst_u1_cmp_ge_d1: Std_logic;
    signal uart_inst_u1_w_ctr_ci: Std_logic;
    signal uart_inst_u1_wcount_1: Std_logic;
    signal uart_inst_u1_wcount_0: Std_logic;
    signal uart_inst_u1_iwcount_1: Std_logic;
    signal uart_inst_u1_iwcount_0: Std_logic;
    signal uart_inst_u1_co0_3: Std_logic;
    signal uart_inst_u1_wcount_3: Std_logic;
    signal uart_inst_u1_wcount_2: Std_logic;
    signal uart_inst_u1_iwcount_3: Std_logic;
    signal uart_inst_u1_iwcount_2: Std_logic;
    signal uart_inst_u1_co1_3: Std_logic;
    signal uart_inst_u1_wcount_5: Std_logic;
    signal uart_inst_u1_wcount_4: Std_logic;
    signal uart_inst_u1_iwcount_5: Std_logic;
    signal uart_inst_u1_iwcount_4: Std_logic;
    signal uart_inst_u1_co2_3: Std_logic;
    signal uart_inst_u1_wcount_7: Std_logic;
    signal uart_inst_u1_wcount_6: Std_logic;
    signal uart_inst_u1_iwcount_7: Std_logic;
    signal uart_inst_u1_iwcount_6: Std_logic;
    signal uart_inst_u1_co3_3: Std_logic;
    signal uart_inst_u1_wcount_9: Std_logic;
    signal uart_inst_u1_wcount_8: Std_logic;
    signal uart_inst_u1_iwcount_9: Std_logic;
    signal uart_inst_u1_iwcount_8: Std_logic;
    signal uart_inst_u1_r_ctr_ci: Std_logic;
    signal uart_inst_u1_rcount_1: Std_logic;
    signal uart_inst_u1_rcount_0: Std_logic;
    signal uart_inst_u1_ircount_1: Std_logic;
    signal uart_inst_u1_ircount_0: Std_logic;
    signal uart_inst_u1_co0_4: Std_logic;
    signal uart_inst_u1_rcount_3: Std_logic;
    signal uart_inst_u1_rcount_2: Std_logic;
    signal uart_inst_u1_ircount_3: Std_logic;
    signal uart_inst_u1_ircount_2: Std_logic;
    signal uart_inst_u1_co1_4: Std_logic;
    signal uart_inst_u1_rcount_5: Std_logic;
    signal uart_inst_u1_rcount_4: Std_logic;
    signal uart_inst_u1_ircount_5: Std_logic;
    signal uart_inst_u1_ircount_4: Std_logic;
    signal uart_inst_u1_co2_4: Std_logic;
    signal uart_inst_u1_rcount_7: Std_logic;
    signal uart_inst_u1_rcount_6: Std_logic;
    signal uart_inst_u1_ircount_7: Std_logic;
    signal uart_inst_u1_ircount_6: Std_logic;
    signal uart_inst_u1_co3_4: Std_logic;
    signal uart_inst_u1_rcount_9: Std_logic;
    signal uart_inst_u1_rcount_8: Std_logic;
    signal uart_inst_u1_ircount_9: Std_logic;
    signal uart_inst_u1_ircount_8: Std_logic;
    signal mg5ahub_rom_rd_addr_0: Std_logic;
    signal jtaghub16_jshift: Std_logic;
    signal mg5ahub_VCC: Std_logic;
    signal mg5ahub_rom_rd_addr_s_0: Std_logic;
    signal mg5ahub_rom_rd_addr_cry_0: Std_logic;
    signal mg5ahub_rom_rd_addr_7: Std_logic;
    signal mg5ahub_rom_rd_addr_s_7: Std_logic;
    signal mg5ahub_rom_rd_addr_cry_6: Std_logic;
    signal mg5ahub_rom_rd_addr_6: Std_logic;
    signal mg5ahub_rom_rd_addr_5: Std_logic;
    signal mg5ahub_rom_rd_addr_s_6: Std_logic;
    signal mg5ahub_rom_rd_addr_s_5: Std_logic;
    signal mg5ahub_rom_rd_addr_cry_4: Std_logic;
    signal mg5ahub_rom_rd_addr_4: Std_logic;
    signal mg5ahub_rom_rd_addr_3: Std_logic;
    signal mg5ahub_rom_rd_addr_s_4: Std_logic;
    signal mg5ahub_rom_rd_addr_s_3: Std_logic;
    signal mg5ahub_rom_rd_addr_cry_2: Std_logic;
    signal mg5ahub_rom_rd_addr_2: Std_logic;
    signal mg5ahub_rom_rd_addr_1: Std_logic;
    signal mg5ahub_rom_rd_addr_s_2: Std_logic;
    signal mg5ahub_rom_rd_addr_s_1: Std_logic;
    signal top_reveal_coretop_instance_core0_te_prog_din_0: Std_logic;
    signal top_reveal_coretop_instance_core0_te_prog_din_1: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tt_wr_addr_cntr_1: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_addr_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_en: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WRE_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD0_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD1_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD2_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD3_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD0_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD1_INT: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_out_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_out_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_dataout1_ffin: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_dataout0_ffin: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_1: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_1: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_en: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WRE_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD0_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD1_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD2_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD3_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD0_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD1_INT: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_dataout1_ffin: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_dataout0_ffin: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_out_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_out_1: Std_logic;
    signal XDAC_INST_TEMP_CLK_c_enable_73: Std_logic;
    signal XDAC_CS_c: Std_logic;
    signal XDAC_INST_bit_cnt_0: Std_logic;
    signal XDAC_INST_bit_cnt_1: Std_logic;
    signal XDAC_INST_n24: Std_logic;
    signal XDAC_INST_n25: Std_logic;
    signal XDAC_INST_TEMP_CLK_c_enable_72: Std_logic;
    signal XDAC_INST_bit_cnt_3_N_1354: Std_logic;
    signal XDAC_INST_bit_cnt_3: Std_logic;
    signal XDAC_INST_bit_cnt_2: Std_logic;
    signal XDAC_INST_n22: Std_logic;
    signal XDAC_INST_n23: Std_logic;
    signal XDAC_INST_csn_reg_d1: Std_logic;
    signal XDAC_INST_refclk_cnt_1: Std_logic;
    signal XDAC_INST_refclk_cnt_0: Std_logic;
    signal XDAC_INST_n24682: Std_logic;
    signal XDAC_INST_data_reg_0: Std_logic;
    signal XDAC_SDI_c_15: Std_logic;
    signal XDAC_INST_n7132: Std_logic;
    signal XDAC_INST_n7131: Std_logic;
    signal XDAC_INST_data_reg_1: Std_logic;
    signal XDAC_INST_data_reg_2: Std_logic;
    signal XDAC_INST_n7134: Std_logic;
    signal XDAC_INST_n7133: Std_logic;
    signal XDAC_INST_data_reg_3: Std_logic;
    signal XDAC_INST_data_reg_4: Std_logic;
    signal XDAC_INST_n7136: Std_logic;
    signal XDAC_INST_n7135: Std_logic;
    signal XDAC_INST_data_reg_5: Std_logic;
    signal XDAC_INST_data_reg_6: Std_logic;
    signal XDAC_INST_n7138: Std_logic;
    signal XDAC_INST_n7137: Std_logic;
    signal XDAC_INST_data_reg_7: Std_logic;
    signal XDAC_INST_data_reg_8: Std_logic;
    signal XDAC_INST_n7140: Std_logic;
    signal XDAC_INST_n7139: Std_logic;
    signal XDAC_INST_data_reg_9: Std_logic;
    signal XDAC_INST_data_reg_10: Std_logic;
    signal XDAC_INST_n7142: Std_logic;
    signal XDAC_INST_n7141: Std_logic;
    signal XDAC_INST_data_reg_11: Std_logic;
    signal XDAC_INST_data_reg_12: Std_logic;
    signal XDAC_INST_n7144: Std_logic;
    signal XDAC_INST_n7143: Std_logic;
    signal XDAC_INST_data_reg_13: Std_logic;
    signal XDAC_INST_n7145: Std_logic;
    signal XDAC_INST_data_reg_14: Std_logic;
    signal XDAC_INST_n1: Std_logic;
    signal XDAC_INST_n14: Std_logic;
    signal XDAC_INST_dac_lr_N_1419: Std_logic;
    signal XDAC_LDAC_c: Std_logic;
    signal XDAC_SCK_c: Std_logic;
    signal XDAC_INST_n7146: Std_logic;
    signal XIADC_Filter_Inst_n130: Std_logic;
    signal XIADC_Filter_Inst_n130_adj_4529: Std_logic;
    signal XIADC_Filter_Inst_n130_adj_4530: Std_logic;
    signal XIADC_Filter_Inst_n23022: Std_logic;
    signal XIADC_Filter_Inst_n23020: Std_logic;
    signal XIADC_Filter_Inst_n23026: Std_logic;
    signal XIADC_Filter_Inst_DATA_15_N_651_0: Std_logic;
    signal XI_DATA_0_N: Std_logic;
    signal XI_DATA_10_N: Std_logic;
    signal XI_DATA_11_N: Std_logic;
    signal XI_DATA_12_N: Std_logic;
    signal XI_DATA_13_N: Std_logic;
    signal XI_DATA_14_N: Std_logic;
    signal XI_DATA_15_N: Std_logic;
    signal XI_DATA_1_N: Std_logic;
    signal XI_DATA_2_N: Std_logic;
    signal XIADC_Filter_Inst_diff3_2: Std_logic;
    signal XI_DATA_3_N: Std_logic;
    signal XI_DATA_4_N: Std_logic;
    signal XI_DATA_5_N: Std_logic;
    signal XI_DATA_6_N: Std_logic;
    signal XI_DATA_7_N: Std_logic;
    signal XI_DATA_8_N: Std_logic;
    signal XI_DATA_9_N: Std_logic;
    signal XIADC_Filter_Inst_n12676: Std_logic;
    signal reveal_ist_35_N: Std_logic;
    signal XIADC_Filter_Inst_n24616: Std_logic;
    signal XI_DATA_EN_N: Std_logic;
    signal XPADC_inst_cfg_reg_31: Std_logic;
    signal XPADC_SDI_c: Std_logic;
    signal XPADC_inst_cfg_reg_0: Std_logic;
    signal XPADC_inst_n24674: Std_logic;
    signal XPADC_inst_reg_cfg_cnt_1: Std_logic;
    signal XPADC_inst_clk_ref_N_870_enable_50: Std_logic;
    signal XPADC_inst_n13592: Std_logic;
    signal XPADC_inst_n13446: Std_logic;
    signal XPADC_inst_clk_ref_N_870_enable_71: Std_logic;
    signal XPADC_inst_cfg_reg_1: Std_logic;
    signal XPADC_inst_cfg_reg_2: Std_logic;
    signal XPADC_inst_n13588: Std_logic;
    signal XPADC_inst_n13590: Std_logic;
    signal XPADC_inst_cfg_reg_3: Std_logic;
    signal XPADC_inst_cfg_reg_4: Std_logic;
    signal XPADC_inst_n13584: Std_logic;
    signal XPADC_inst_n13586: Std_logic;
    signal XPADC_inst_cfg_reg_5: Std_logic;
    signal XPADC_inst_cfg_reg_6: Std_logic;
    signal XPADC_inst_n13580: Std_logic;
    signal XPADC_inst_n13582: Std_logic;
    signal XPADC_inst_cfg_reg_7: Std_logic;
    signal XPADC_inst_cfg_reg_8: Std_logic;
    signal XPADC_inst_n13576: Std_logic;
    signal XPADC_inst_n13578: Std_logic;
    signal XPADC_inst_cfg_reg_9: Std_logic;
    signal XPADC_inst_cfg_reg_10: Std_logic;
    signal XPADC_inst_n13572: Std_logic;
    signal XPADC_inst_n13574: Std_logic;
    signal XPADC_inst_cfg_reg_11: Std_logic;
    signal XPADC_inst_cfg_reg_12: Std_logic;
    signal XPADC_inst_n13568: Std_logic;
    signal XPADC_inst_n13570: Std_logic;
    signal XPADC_inst_cfg_reg_13: Std_logic;
    signal XPADC_inst_cfg_reg_14: Std_logic;
    signal XPADC_inst_n13564: Std_logic;
    signal XPADC_inst_n13566: Std_logic;
    signal XPADC_inst_cfg_reg_15: Std_logic;
    signal XPADC_inst_cfg_reg_16: Std_logic;
    signal XPADC_inst_n13560: Std_logic;
    signal XPADC_inst_n13562: Std_logic;
    signal XPADC_inst_cfg_reg_17: Std_logic;
    signal XPADC_inst_cfg_reg_18: Std_logic;
    signal XPADC_inst_n24715: Std_logic;
    signal XPADC_inst_reg_cfg_cnt_0: Std_logic;
    signal XPADC_inst_n13556: Std_logic;
    signal XPADC_inst_n13558: Std_logic;
    signal XPADC_inst_cfg_reg_19: Std_logic;
    signal XPADC_inst_cfg_reg_20: Std_logic;
    signal XPADC_inst_n24: Std_logic;
    signal XPADC_inst_n13552: Std_logic;
    signal XPADC_inst_n13554: Std_logic;
    signal XPADC_inst_cfg_reg_21: Std_logic;
    signal XPADC_inst_cfg_reg_22: Std_logic;
    signal XPADC_inst_n13548: Std_logic;
    signal XPADC_inst_n13550: Std_logic;
    signal XPADC_inst_cfg_reg_23: Std_logic;
    signal XPADC_inst_cfg_reg_24: Std_logic;
    signal XPADC_inst_n13544: Std_logic;
    signal XPADC_inst_n13546: Std_logic;
    signal XPADC_inst_cfg_reg_25: Std_logic;
    signal XPADC_inst_cfg_reg_26: Std_logic;
    signal XPADC_inst_n13540: Std_logic;
    signal XPADC_inst_n13542: Std_logic;
    signal XPADC_inst_cfg_reg_27: Std_logic;
    signal XPADC_inst_cfg_reg_28: Std_logic;
    signal XPADC_inst_n24713: Std_logic;
    signal XPADC_inst_n13536: Std_logic;
    signal XPADC_inst_n20855: Std_logic;
    signal XPADC_inst_cfg_reg_29: Std_logic;
    signal XPADC_inst_cfg_reg_30: Std_logic;
    signal XPADC_inst_n20851: Std_logic;
    signal XPADC_inst_n20853: Std_logic;
    signal XPADC_inst_n24673: Std_logic;
    signal XPADC_inst_n12871: Std_logic;
    signal XPADC_inst_conv_cfg2_N_1084: Std_logic;
    signal XPADC_inst_conv_cfg_N_1077: Std_logic;
    signal XPADC_inst_conv_cfg: Std_logic;
    signal XPADC_inst_conv_cfg2: Std_logic;
    signal XPADC_inst_n14973: Std_logic;
    signal XPADC_inst_n24643: Std_logic;
    signal XPADC_inst_conv_reg_N_1088: Std_logic;
    signal XPADC_inst_n24737: Std_logic;
    signal XPADC_inst_conv_reg: Std_logic;
    signal XPADC_inst_conv_reg2: Std_logic;
    signal XPADC_inst_recv_reg_0: Std_logic;
    signal XPADC_SDO0_c: Std_logic;
    signal XPADC_inst_TEMP_CLK_c_enable_39: Std_logic;
    signal XPADC_inst_recv_reg_1: Std_logic;
    signal XPADC_inst_recv_reg_2: Std_logic;
    signal XPADC_inst_recv_reg_3: Std_logic;
    signal XPADC_inst_recv_reg_4: Std_logic;
    signal XPADC_inst_recv_reg_5: Std_logic;
    signal XPADC_inst_recv_reg_6: Std_logic;
    signal XPADC_inst_recv_reg_7: Std_logic;
    signal XPADC_inst_recv_reg_8: Std_logic;
    signal XPADC_inst_recv_reg_9: Std_logic;
    signal XPADC_inst_recv_reg_10: Std_logic;
    signal XPADC_inst_recv_reg_11: Std_logic;
    signal XPADC_inst_recv_reg_12: Std_logic;
    signal XPADC_inst_recv_reg_13: Std_logic;
    signal XPADC_inst_recv_reg_14: Std_logic;
    signal XPADC_inst_recv_reg_15: Std_logic;
    signal XPADC_inst_recv_reg_16: Std_logic;
    signal XPADC_inst_recv_reg_17: Std_logic;
    signal XPADC_inst_recv_reg_18: Std_logic;
    signal XPADC_inst_recv_reg_19: Std_logic;
    signal XPADC_inst_recv_reg_20: Std_logic;
    signal XPADC_inst_recv_reg_21: Std_logic;
    signal XPADC_inst_recv_reg_22: Std_logic;
    signal XPADC_inst_recv_reg_23: Std_logic;
    signal XPADC_inst_recv_reg_24: Std_logic;
    signal XPADC_inst_recv_reg_25: Std_logic;
    signal XPADC_inst_recv_reg_26: Std_logic;
    signal XPADC_inst_recv_reg_27: Std_logic;
    signal XPADC_inst_recv_reg_28: Std_logic;
    signal XPADC_inst_recv_reg_29: Std_logic;
    signal XPADC_inst_recv_reg_30: Std_logic;
    signal XPADC_inst_recv_reg_31: Std_logic;
    signal XPADC_inst_n1: Std_logic;
    signal XPADC_inst_clk_ref_N_870_enable_70: Std_logic;
    signal XPADC_inst_reg_cfg_cnt_2: Std_logic;
    signal XPADC_inst_reg_cfg_cnt_3: Std_logic;
    signal XPADC_inst_n22_adj_4545: Std_logic;
    signal XPADC_inst_n23_adj_4544: Std_logic;
    signal XPADC_inst_n24664: Std_logic;
    signal XPADC_inst_reg_cfg_done: Std_logic;
    signal XPADC_inst_n42_adj_4552: Std_logic;
    signal XPADC_inst_n43_adj_4543: Std_logic;
    signal XPADC_inst_n40_adj_4554: Std_logic;
    signal XPADC_inst_n41_adj_4553: Std_logic;
    signal XPADC_inst_n38: Std_logic;
    signal XPADC_inst_n39: Std_logic;
    signal XPADC_inst_n42: Std_logic;
    signal XPADC_inst_n43: Std_logic;
    signal XPADC_inst_n40: Std_logic;
    signal XPADC_inst_n41: Std_logic;
    signal XPADC_inst_n38_adj_4537: Std_logic;
    signal XPADC_inst_n39_adj_4538: Std_logic;
    signal YDAC_INST_TEMP_CLK_c_enable_74: Std_logic;
    signal YDAC_CS_c: Std_logic;
    signal YDAC_INST_bit_cnt_1: Std_logic;
    signal YDAC_INST_bit_cnt_0: Std_logic;
    signal YDAC_INST_n24: Std_logic;
    signal YDAC_INST_n25: Std_logic;
    signal YDAC_INST_TEMP_CLK_c_enable_57: Std_logic;
    signal YDAC_INST_bit_cnt_3_N_1428: Std_logic;
    signal YDAC_INST_bit_cnt_3: Std_logic;
    signal YDAC_INST_bit_cnt_2: Std_logic;
    signal YDAC_INST_n22: Std_logic;
    signal YDAC_INST_n23: Std_logic;
    signal YDAC_INST_csn_reg_d1: Std_logic;
    signal YDAC_INST_csn_reg_d2: Std_logic;
    signal YDAC_INST_refclk_cnt_0: Std_logic;
    signal YDAC_INST_data_reg_0: Std_logic;
    signal YDAC_INST_refclk_cnt_1: Std_logic;
    signal YDAC_INST_n24665: Std_logic;
    signal YDAC_SDI_c_15: Std_logic;
    signal YDAC_INST_n7156: Std_logic;
    signal YDAC_INST_n7155: Std_logic;
    signal YDAC_INST_data_reg_1: Std_logic;
    signal YDAC_INST_data_reg_2: Std_logic;
    signal YDAC_INST_n7158: Std_logic;
    signal YDAC_INST_n7157: Std_logic;
    signal YDAC_INST_data_reg_3: Std_logic;
    signal YDAC_INST_data_reg_4: Std_logic;
    signal YDAC_INST_n7160: Std_logic;
    signal YDAC_INST_n7159: Std_logic;
    signal YDAC_INST_data_reg_5: Std_logic;
    signal YDAC_INST_data_reg_6: Std_logic;
    signal YDAC_INST_n7162: Std_logic;
    signal YDAC_INST_n7161: Std_logic;
    signal YDAC_INST_data_reg_7: Std_logic;
    signal YDAC_INST_data_reg_8: Std_logic;
    signal YDAC_INST_n7164: Std_logic;
    signal YDAC_INST_n7163: Std_logic;
    signal YDAC_INST_data_reg_9: Std_logic;
    signal YDAC_INST_data_reg_10: Std_logic;
    signal YDAC_INST_n7166: Std_logic;
    signal YDAC_INST_n7165: Std_logic;
    signal YDAC_INST_data_reg_11: Std_logic;
    signal YDAC_INST_data_reg_12: Std_logic;
    signal YDAC_INST_n7168: Std_logic;
    signal YDAC_INST_n7167: Std_logic;
    signal YDAC_INST_data_reg_13: Std_logic;
    signal YDAC_INST_n7169: Std_logic;
    signal YDAC_INST_data_reg_14: Std_logic;
    signal YDAC_INST_n14: Std_logic;
    signal YDAC_INST_n1: Std_logic;
    signal YDAC_INST_dac_lr_N_1493: Std_logic;
    signal YDAC_LDAC_c: Std_logic;
    signal YDAC_SCK_c: Std_logic;
    signal YDAC_INST_n7170: Std_logic;
    signal YPADC_inst_cfg_reg_31: Std_logic;
    signal YPADC_SDI_c: Std_logic;
    signal YPADC_inst_cfg_reg_0: Std_logic;
    signal YPADC_inst_reg_cfg_cnt_1: Std_logic;
    signal YPADC_inst_clk_ref_N_870_enable_46: Std_logic;
    signal YPADC_inst_n24684: Std_logic;
    signal YPADC_inst_n13530: Std_logic;
    signal YPADC_inst_n13448: Std_logic;
    signal YPADC_inst_clk_ref_N_870_enable_65: Std_logic;
    signal YPADC_inst_cfg_reg_1: Std_logic;
    signal YPADC_inst_cfg_reg_2: Std_logic;
    signal YPADC_inst_n13526: Std_logic;
    signal YPADC_inst_n13528: Std_logic;
    signal YPADC_inst_cfg_reg_3: Std_logic;
    signal YPADC_inst_cfg_reg_4: Std_logic;
    signal YPADC_inst_n13522: Std_logic;
    signal YPADC_inst_n13524: Std_logic;
    signal YPADC_inst_cfg_reg_5: Std_logic;
    signal YPADC_inst_cfg_reg_6: Std_logic;
    signal YPADC_inst_n13518: Std_logic;
    signal YPADC_inst_n13520: Std_logic;
    signal YPADC_inst_cfg_reg_7: Std_logic;
    signal YPADC_inst_cfg_reg_8: Std_logic;
    signal YPADC_inst_n13514: Std_logic;
    signal YPADC_inst_n13516: Std_logic;
    signal YPADC_inst_cfg_reg_9: Std_logic;
    signal YPADC_inst_cfg_reg_10: Std_logic;
    signal YPADC_inst_n13510: Std_logic;
    signal YPADC_inst_n13512: Std_logic;
    signal YPADC_inst_cfg_reg_11: Std_logic;
    signal YPADC_inst_cfg_reg_12: Std_logic;
    signal YPADC_inst_n13506: Std_logic;
    signal YPADC_inst_n13508: Std_logic;
    signal YPADC_inst_cfg_reg_13: Std_logic;
    signal YPADC_inst_cfg_reg_14: Std_logic;
    signal YPADC_inst_n13502: Std_logic;
    signal YPADC_inst_n13504: Std_logic;
    signal YPADC_inst_cfg_reg_15: Std_logic;
    signal YPADC_inst_cfg_reg_16: Std_logic;
    signal YPADC_inst_n13498: Std_logic;
    signal YPADC_inst_n13500: Std_logic;
    signal YPADC_inst_cfg_reg_17: Std_logic;
    signal YPADC_inst_cfg_reg_18: Std_logic;
    signal YPADC_inst_reg_cfg_cnt_0: Std_logic;
    signal YPADC_inst_n24740: Std_logic;
    signal YPADC_inst_n13494: Std_logic;
    signal YPADC_inst_n13496: Std_logic;
    signal YPADC_inst_cfg_reg_19: Std_logic;
    signal YPADC_inst_cfg_reg_20: Std_logic;
    signal YPADC_inst_n24: Std_logic;
    signal YPADC_inst_n13490: Std_logic;
    signal YPADC_inst_n13492: Std_logic;
    signal YPADC_inst_cfg_reg_21: Std_logic;
    signal YPADC_inst_cfg_reg_22: Std_logic;
    signal YPADC_inst_n13486: Std_logic;
    signal YPADC_inst_n13488: Std_logic;
    signal YPADC_inst_cfg_reg_23: Std_logic;
    signal YPADC_inst_cfg_reg_24: Std_logic;
    signal YPADC_inst_n13482: Std_logic;
    signal YPADC_inst_n13484: Std_logic;
    signal YPADC_inst_cfg_reg_25: Std_logic;
    signal YPADC_inst_cfg_reg_26: Std_logic;
    signal YPADC_inst_n13478: Std_logic;
    signal YPADC_inst_n13480: Std_logic;
    signal YPADC_inst_cfg_reg_27: Std_logic;
    signal YPADC_inst_cfg_reg_28: Std_logic;
    signal YPADC_inst_n24701: Std_logic;
    signal YPADC_inst_n13474: Std_logic;
    signal YPADC_inst_n20849: Std_logic;
    signal YPADC_inst_cfg_reg_29: Std_logic;
    signal YPADC_inst_cfg_reg_30: Std_logic;
    signal YPADC_inst_n20845: Std_logic;
    signal YPADC_inst_n20847: Std_logic;
    signal YPADC_inst_n24671: Std_logic;
    signal YPADC_inst_n12873: Std_logic;
    signal YPADC_inst_conv_cfg2_N_1337: Std_logic;
    signal YPADC_inst_conv_cfg_N_1330: Std_logic;
    signal YPADC_inst_conv_cfg: Std_logic;
    signal YPADC_inst_conv_cfg2: Std_logic;
    signal YPADC_inst_n23_adj_4558: Std_logic;
    signal YPADC_inst_conv_reg2_N_1346: Std_logic;
    signal YPADC_inst_conv_reg_N_1341: Std_logic;
    signal YPADC_inst_sck_cnt_7_N_1143: Std_logic;
    signal YPADC_inst_conv_reg: Std_logic;
    signal YPADC_inst_conv_reg2: Std_logic;
    signal YPADC_inst_n1: Std_logic;
    signal YPADC_inst_clk_ref_N_870_enable_74: Std_logic;
    signal YPADC_inst_reg_cfg_cnt_2: Std_logic;
    signal YPADC_inst_reg_cfg_cnt_3: Std_logic;
    signal YPADC_inst_n22: Std_logic;
    signal YPADC_inst_n23: Std_logic;
    signal YPADC_inst_n24661: Std_logic;
    signal YPADC_inst_reg_cfg_done: Std_logic;
    signal YPADC_inst_n42: Std_logic;
    signal YPADC_inst_n43: Std_logic;
    signal YPADC_inst_n40: Std_logic;
    signal YPADC_inst_n41: Std_logic;
    signal YPADC_inst_n38: Std_logic;
    signal YPADC_inst_n39: Std_logic;
    signal YPADC_inst_n42_adj_4560: Std_logic;
    signal YPADC_inst_n43_adj_4556: Std_logic;
    signal YPADC_inst_n40_adj_4564: Std_logic;
    signal YPADC_inst_n41_adj_4562: Std_logic;
    signal YPADC_inst_n38_adj_4568: Std_logic;
    signal YPADC_inst_n39_adj_4566: Std_logic;
    signal sys_rst_N: Std_logic;
    signal clk2_enable_434: Std_logic;
    signal sys_rstn_d2: Std_logic;
    signal YPADC_inst_sys_rstn_d1: Std_logic;
    signal YPADC_inst_sys_rstn_d3: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jce2_d2: Std_logic;
    signal jtaghub16_ip_enable0: Std_logic;
    signal jce2_d3: Std_logic;
    signal mg5ahub_jshift_d1: Std_logic;
    signal mg5ahub_bit_count_0: Std_logic;
    signal mg5ahub_bit_count_1: Std_logic;
    signal mg5ahub_N_49_i: Std_logic;
    signal mg5ahub_bit_count_3_iv_0_m4_0: Std_logic;
    signal mg5ahub_bit_count_4: Std_logic;
    signal mg5ahub_un8_bit_count_p4: Std_logic;
    signal mg5ahub_bit_count_2: Std_logic;
    signal mg5ahub_N_46_i: Std_logic;
    signal mg5ahub_N_48_i: Std_logic;
    signal mg5ahub_bit_count_3: Std_logic;
    signal mg5ahub_N_47_i: Std_logic;
    signal mg5ahub_er1_shift_reg_3: Std_logic;
    signal mg5ahub_er1_shift_reg_2: Std_logic;
    signal mg5ahub_N_45_i: Std_logic;
    signal mg5ahub_er1_shift_reg_1: Std_logic;
    signal mg5ahub_er1_shift_reg_5: Std_logic;
    signal mg5ahub_er1_shift_reg_4: Std_logic;
    signal mg5ahub_er1_shift_reg_7: Std_logic;
    signal mg5ahub_er1_shift_reg_6: Std_logic;
    signal mg5ahub_er1_shift_reg_9: Std_logic;
    signal mg5ahub_er1_shift_reg_8: Std_logic;
    signal mg5ahub_er1_shift_reg_11: Std_logic;
    signal mg5ahub_er1_shift_reg_10: Std_logic;
    signal mg5ahub_er1_shift_reg_13: Std_logic;
    signal mg5ahub_er1_shift_reg_12: Std_logic;
    signal mg5ahub_er1_shift_reg_15: Std_logic;
    signal mg5ahub_er1_shift_reg_14: Std_logic;
    signal mg5ahub_er1_shift_reg_17: Std_logic;
    signal mg5ahub_er1_shift_reg_16: Std_logic;
    signal mg5ahub_er1_shift_reg_19: Std_logic;
    signal mg5ahub_er1_shift_reg_18: Std_logic;
    signal jtaghub16_jtdi: Std_logic;
    signal mg5ahub_er1_shift_reg_20: Std_logic;
    signal jtaghub16_jupdate: Std_logic;
    signal mg5ahub_ip_enable_1: Std_logic;
    signal mg5ahub_ip_enable_2: Std_logic;
    signal mg5ahub_ip_enable_3: Std_logic;
    signal mg5ahub_ip_enable_4: Std_logic;
    signal u_ack_1: Std_logic;
    signal u_req_1: Std_logic;
    signal n13394: Std_logic;
    signal n25191: Std_logic;
    signal rst_dly_cnt_31_N_173: Std_logic;
    signal n25193: Std_logic;
    signal n25194: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jshift_d2: Std_logic;
    signal top_reveal_coretop_instance_core0_even_parity: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_parity_checker: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24739: Std_logic;
    signal jshift_d1: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_parity_err_N_3229: Std_logic;
    signal parity_err: Std_logic;
    signal parity_err_lat: Std_logic;
    signal n23121: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d1: Std_logic;
    signal top_reveal_coretop_instance_core0_n10662: Std_logic;
    signal top_reveal_coretop_instance_core0_n15287: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_5: Std_logic;
    signal top_reveal_coretop_instance_core0_n24648: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n8661: Std_logic;
    signal top_reveal_coretop_instance_core0_n21844: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_5: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_3: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_95: Std_logic;
    signal top_reveal_coretop_instance_core0_reset_rvl_n: Std_logic;
    signal rd_dout_tm_3: Std_logic;
    signal rd_dout_tm_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24746: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n8658: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_7: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_6: Std_logic;
    signal rd_dout_tm_6: Std_logic;
    signal rd_dout_tm_7: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_ptr_out_9: Std_logic;
    signal top_reveal_coretop_instance_core0_n10658: Std_logic;
    signal top_reveal_coretop_instance_core0_n10659: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_8: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tm_15_N_4130_9: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_8: Std_logic;
    signal rd_dout_tm_8: Std_logic;
    signal rd_dout_tm_9: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_3: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_8: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_9: Std_logic;
    signal top_reveal_coretop_instance_core0_n24658: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_1: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n6_adj_4415: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_2: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_12: Std_logic;
    signal rd_dout_tm_12: Std_logic;
    signal reg0_3: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3711: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_128: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3710: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_3: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3696_3: Std_logic;
    signal XIADC_Filter_Inst_n22: Std_logic;
    signal XIADC_Filter_Inst_n23: Std_logic;
    signal XIADC_Filter_Inst_n24: Std_logic;
    signal XIADC_Filter_Inst_n25: Std_logic;
    signal XIADC_Filter_Inst_n26: Std_logic;
    signal XIADC_Filter_Inst_n17: Std_logic;
    signal XIADC_Filter_Inst_n27: Std_logic;
    signal XIADC_Filter_Inst_n28: Std_logic;
    signal XIADC_Filter_Inst_n29: Std_logic;
    signal XIADC_Filter_Inst_n30: Std_logic;
    signal XIADC_Filter_Inst_n31: Std_logic;
    signal XIADC_Filter_Inst_n32: Std_logic;
    signal XIADC_Filter_Inst_word_clk_N_815: Std_logic;
    signal XIADC_Filter_Inst_n9686: Std_logic;
    signal XIADC_Filter_Inst_n18: Std_logic;
    signal XIADC_Filter_Inst_n19: Std_logic;
    signal XIADC_Filter_Inst_n24_adj_4532: Std_logic;
    signal XIADC_Filter_Inst_n20: Std_logic;
    signal XIADC_Filter_Inst_n16_adj_4533: Std_logic;
    signal XIADC_Filter_Inst_n28_adj_4531: Std_logic;
    signal XIADC_Filter_Inst_n21: Std_logic;
    signal uart_inst_rx_msg_31_N_1850: Std_logic;
    signal uart_inst_rx_msg_31_N_1851: Std_logic;
    signal rx_msg_31_N_1852: Std_logic;
    signal uart_inst_n24630: Std_logic;
    signal uart_inst_n23070: Std_logic;
    signal uart_inst_rx_state_3_N_2374: Std_logic;
    signal uart_inst_n11307: Std_logic;
    signal top_reveal_coretop_instance_addr_15_d1: Std_logic;
    signal top_reveal_coretop_instance_n12758: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_10: Std_logic;
    signal addr_15: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_11: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_3: Std_logic;
    signal top_reveal_coretop_instance_jtck_N_2810_enable_347: Std_logic;
    signal tm_crc_3: Std_logic;
    signal tm_crc_11: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_14: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_15: Std_logic;
    signal tm_crc_15: Std_logic;
    signal tm_shift_en: Std_logic;
    signal n23125: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_4: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_addr_6: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_5: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_addr_10: Std_logic;
    signal top_reveal_coretop_instance_core0_capture_reclk_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_1: Std_logic;
    signal top_reveal_coretop_instance_core0_capture_reclk_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_armed: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_capture: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n19: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24679: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clear_N_4296: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_sample_en_d: Std_logic;
    signal top_reveal_coretop_instance_core0_clear: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24635: Std_logic;
    signal top_reveal_coretop_instance_core0_compare_reg_0_0: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_0: Std_logic;
    signal top_reveal_coretop_instance_core0_n23130: Std_logic;
    signal top_reveal_coretop_instance_core0_wen_tu_1: Std_logic;
    signal top_reveal_coretop_instance_core0_compare_reg_0_0_adj_4473: Std_logic;
    signal top_reveal_coretop_instance_core0_n23124: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_28: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_2: Std_logic;
    signal top_reveal_coretop_instance_core0_input_a_d1_0: Std_logic;
    signal top_reveal_coretop_instance_core0_input_a_d2_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_addr_7: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_addr_12: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_addr_11: Std_logic;
    signal top_reveal_coretop_instance_core0_addr_14: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_addr_13: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_32: Std_logic;
    signal jtaghub16_jce2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n42: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n43: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n40: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n41: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n38: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n39: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24639: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d3: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d4: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_74: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d5: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_3_N_2833: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_cmd_block_extend: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3: Std_logic;
    signal top_reveal_coretop_instance_te_block: Std_logic;
    signal top_reveal_coretop_instance_n24683: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n21965: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_cmd_block_extend_N_3337: Std_logic;
    signal top_reveal_coretop_instance_core0_n22164: Std_logic;
    signal top_reveal_coretop_instance_core0_n21805: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d3: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d4: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d5: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d6: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4399: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3_N_2827: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n21: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_parity_calc: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_parity_calc_N_3289: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_parity_checker_N_3284: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_75: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_33: Std_logic;
    signal top_reveal_coretop_instance_core0_r_w: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_35: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_35: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n15: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n257: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n255: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_3: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n256: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_1: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n253: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_5: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n254: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_4: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_4: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_3: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_3: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_4: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n251: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_7: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n252: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_6: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_6: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_5: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_5: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_6: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n249: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_9: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n250: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_8: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_8: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_7: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_7: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_8: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n247: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_11: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n248: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_10: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_10: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_9: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_9: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_10: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n245: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_13: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n246: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_12: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_12: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_11: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_11: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_12: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_15: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n243: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n244: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_14: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_14: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_13: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_13: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_14: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_17: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n241: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n242: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_16: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_16: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_15: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_15: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_16: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n239: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_19: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n240: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_18: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_18: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_17: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_17: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_18: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_21: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n237: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n238: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_20: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_20: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_19: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_19: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_20: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_23: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n235: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n236: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_22: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_22: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_21: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_21: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_22: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n233: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_25: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n234: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_24: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_24: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_23: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_23: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_24: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n231: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_27: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n232: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_26: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_26: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_25: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_25: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_26: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n229: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_29: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n230: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_28: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_28: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_27: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_27: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_28: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_31: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n227: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n228: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_30: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_30: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_29: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_29: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_30: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n225: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_33: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n226: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_32: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_32: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_31: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_31: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_32: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n223: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_35: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_34: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n224: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_34: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_33: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_33: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_34: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n221: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_37: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n222: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_36: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_36: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_35: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_35: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_36: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n219: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_39: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_38: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n220: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_38: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_37: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_37: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_38: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n217: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_41: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n218: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_40: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_40: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_39: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_39: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_40: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n215: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_43: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n216: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_42: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_42: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_41: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_41: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_42: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n213: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_45: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_44: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n214: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_44: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_43: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_43: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_44: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n211: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_47: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n212: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_46: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_46: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_45: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_45: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_46: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n209: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_49: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n210: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_48: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_48: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_47: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_47: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_48: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n207: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_51: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n208: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_50: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_50: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_49: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_49: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_50: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n205: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_53: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_52: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n206: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_52: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_51: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_51: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_52: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_55: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n203: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n204: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_54: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_54: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_53: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_53: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_54: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n201: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_57: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n202: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_56: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_56: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_55: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_55: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_56: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_59: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n199: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n200: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_58: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_58: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_57: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_57: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_58: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n197: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_61: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n198: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_60: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_60: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_59: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_59: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_60: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n195: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_63: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n196: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_62: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_62: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_61: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_61: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_62: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_65: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n193: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n194: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_64: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_64: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_63: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_63: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_64: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n191: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_67: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n192: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_66: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_66: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_65: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_65: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_66: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_69: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n189: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_68: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n190: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_68: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_67: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_67: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_68: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n187: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_71: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_70: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n188: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_70: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_69: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_69: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_70: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n185: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_73: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n186: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_72: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_72: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_71: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_71: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_72: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n183: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_75: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n184: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_74: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_74: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_73: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_73: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_74: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n181: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_77: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n182: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_76: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_76: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_75: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_75: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_76: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_79: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n179: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_78: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n180: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_78: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_77: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_77: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_78: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_81: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n177: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n178: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_80: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_80: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_79: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_79: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_80: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n175: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_83: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_82: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n176: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_82: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_81: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_81: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_82: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n173: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_85: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n174: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_84: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_84: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_83: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_83: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_84: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_87: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n171: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_86: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n172: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_86: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_85: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_85: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_86: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n169: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_89: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_88: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n170: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_88: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_87: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_87: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_88: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_91: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n167: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_90: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n168: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_90: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_89: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_89: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_90: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n165: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_93: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n166: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_92: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_92: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_91: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_91: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_92: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_95: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n163: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n164: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_94: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_94: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_93: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_93: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_94: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_97: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n161: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_96: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n162: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_96: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_95: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_95: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_96: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n159: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_99: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n160: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_98: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_98: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_97: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_97: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_98: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n157: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_101: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n158: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_100: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_100: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_99: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_99: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_100: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n155: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_103: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n156: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_102: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_102: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_101: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_101: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_102: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n153: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_105: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n154: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_104: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_104: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_103: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_103: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_104: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n151: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_107: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n152: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_106: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_106: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_105: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_105: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_106: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n149: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_109: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n150: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_108: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_108: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_107: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_107: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_108: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n147: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_111: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n148: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_110: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_110: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_109: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_109: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_110: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n145: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_113: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_112: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n146: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_112: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_111: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_111: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_112: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n143: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_115: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n144: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_114: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_114: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_113: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_113: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_114: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_117: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n5: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_116: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_116: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_115: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_115: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_116: Std_logic;
    signal top_reveal_coretop_instance_core0_trace_dout_118: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n3_adj_4393: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_118: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_117: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_117: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_crc_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_4: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_5: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_4: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_5: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_6: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_7: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_6: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_7: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_8: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_9: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_8: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_9: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_12: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_10: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_12: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_13: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_14: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_13: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n73: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n807: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24626: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_1: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_59: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n21286: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_3: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22998: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n806: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_3: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n803: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n804: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_5: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_4: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_4: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_5: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_6: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n12: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n802: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_7: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tt_crc_1: Std_logic;
    signal tt_crc_en: Std_logic;
    signal top_reveal_coretop_instance_core0_n24660: Std_logic;
    signal n21962: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_2: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_2: Std_logic;
    signal tt_crc_9: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_10: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_10: Std_logic;
    signal n19: Std_logic;
    signal n11534: Std_logic;
    signal top_reveal_coretop_instance_core0_n24627: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_clr: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22041: Std_logic;
    signal top_reveal_coretop_instance_core0_n21862: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23127: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_75: Std_logic;
    signal top_reveal_coretop_instance_core0_last_addr_written_0: Std_logic;
    signal top_reveal_coretop_instance_core0_last_addr_written_9: Std_logic;
    signal top_reveal_coretop_instance_core0_mask_reg_0_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_1_n23129: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_state_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_num_then_reg_0: Std_logic;
    signal top_reveal_coretop_instance_core0_next_then_shift_0: Std_logic;
    signal top_reveal_coretop_instance_core0_next_then_shift_1: Std_logic;
    signal top_reveal_coretop_instance_core0_n24670: Std_logic;
    signal top_reveal_coretop_instance_core0_selected_tt_out_mask: Std_logic;

      signal top_reveal_coretop_instance_core0_next_then_shift_1_N_3517_0: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_26: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_next_then_reg_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n24752: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_9: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_57: Std_logic;
    signal top_reveal_coretop_instance_core0_num_post_trig_frm_0: Std_logic;
    signal top_reveal_coretop_instance_core0_num_post_trig_frm_9: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_84: Std_logic;
    signal top_reveal_coretop_instance_core0_num_pre_trig_frm_0: Std_logic;
    signal top_reveal_coretop_instance_core0_num_pre_trig_frm_9: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_op_code_2_N_3420: Std_logic;
    signal top_reveal_coretop_instance_core0_op_code_0: Std_logic;
    signal top_reveal_coretop_instance_core0_op_code_1: Std_logic;
    signal top_reveal_coretop_instance_core0_op_code_2: Std_logic;
    signal top_reveal_coretop_instance_core0_op_code_2_N_3420: Std_logic;
    signal top_reveal_coretop_instance_core0_op_code_0_adj_4471: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n22950: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n22948: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cap_reg_15_N_3927: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_109: Std_logic;
    signal top_reveal_coretop_instance_core0_pre_trig_cap_reg_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n23114: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22616: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_ptr_out_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n20: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_1: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tm_15_N_4130_0: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tm_0: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tm_1: Std_logic;
    signal top_reveal_coretop_instance_core0_n10663: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24542: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_2: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_4: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_2: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tm_2: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tm_4: Std_logic;
    signal top_reveal_coretop_instance_core0_n24649: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_10: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tm_10: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_clk_N_keep_enable_126: Std_logic;
    signal top_reveal_coretop_instance_core0_reg1_0: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_127: Std_logic;
    signal top_reveal_coretop_instance_core0_reg2_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22106: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24617: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24735: Std_logic;
    signal top_reveal_coretop_instance_er2_tdo_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24651: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24645: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_armed_p1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_armed_N_4278: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n5: Std_logic;
    signal top_reveal_coretop_instance_core0_start: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_start_d: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24634: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_full: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_armed_p1_N_4288: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24718: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_capture_N_4301: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_105: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24734: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_force_trig: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_27: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n13458: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_108: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_enbl_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_enbl_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_full_N_4267: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_30: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_full_reg_N_4273: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_22: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_full_reg: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_last_addr_written_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_mem_full_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24729: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_mem_full_cntr_0_N_3915: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_29: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_2: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_4: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_6: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_6: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_8: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24455: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_1: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_39: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n7441: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n9241: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_3: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_2: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_5: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_4: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_7: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_6: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_9: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24620: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_1: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_0: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_3: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_2: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_5: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_4: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_7: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_6: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_9: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_8: Std_logic;
    signal n25187: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_tm_first_rd_d1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_first_rd_d2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24693: Std_logic;
    signal top_reveal_coretop_instance_core0_n9708: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n66: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n67: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n64: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n65: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n62: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n63: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n60: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n61: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n58: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n59: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_9: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_10: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_11: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_12: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_13: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_14: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_15: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_16: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_17: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_18: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_19: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_20: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_21: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_22: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_23: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_24: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_25: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_26: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_27: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_28: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_29: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_30: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_31: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_32: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_33: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_34: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_35: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_36: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_37: Std_logic;
    signal xdout_0_N: Std_logic;
    signal xdvalid_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_38: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_39: Std_logic;
    signal xdout_2_N: Std_logic;
    signal xdout_1_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_40: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_41: Std_logic;
    signal xdout_4_N: Std_logic;
    signal xdout_3_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_42: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_43: Std_logic;
    signal xdout_6_N: Std_logic;
    signal xdout_5_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_44: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_45: Std_logic;
    signal xdout_8_N: Std_logic;
    signal xdout_7_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_46: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_47: Std_logic;
    signal xdout_10_N: Std_logic;
    signal xdout_9_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_48: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_49: Std_logic;
    signal xdout_12_N: Std_logic;
    signal xdout_11_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_50: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_51: Std_logic;
    signal xdout_14_N: Std_logic;
    signal xdout_13_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_52: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_53: Std_logic;
    signal u0_msg_0: Std_logic;
    signal xdout_15_N: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_54: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_55: Std_logic;
    signal u0_msg_2: Std_logic;
    signal u0_msg_1: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_56: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_57: Std_logic;
    signal u0_msg_4: Std_logic;
    signal u0_msg_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_58: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_59: Std_logic;
    signal u0_msg_6: Std_logic;
    signal u0_msg_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_60: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_61: Std_logic;
    signal u0_msg_8: Std_logic;
    signal u0_msg_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_62: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_63: Std_logic;
    signal u0_msg_10: Std_logic;
    signal u0_msg_9: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_64: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_65: Std_logic;
    signal u0_msg_12: Std_logic;
    signal u0_msg_11: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_66: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_67: Std_logic;
    signal u0_msg_14: Std_logic;
    signal u0_msg_13: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_68: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_69: Std_logic;
    signal u0_msg_16: Std_logic;
    signal u0_msg_15: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_70: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_71: Std_logic;
    signal u0_msg_18: Std_logic;
    signal u0_msg_17: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_72: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_73: Std_logic;
    signal u0_msg_20: Std_logic;
    signal u0_msg_19: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_74: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_75: Std_logic;
    signal u0_msg_22: Std_logic;
    signal u0_msg_21: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_76: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_77: Std_logic;
    signal u0_msg_24: Std_logic;
    signal u0_msg_23: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_78: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_79: Std_logic;
    signal u0_msg_26: Std_logic;
    signal u0_msg_25: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_80: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_81: Std_logic;
    signal u0_msg_28: Std_logic;
    signal u0_msg_27: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_82: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_83: Std_logic;
    signal u0_msg_30: Std_logic;
    signal u0_msg_29: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_84: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_85: Std_logic;
    signal u0_msg_32: Std_logic;
    signal u0_msg_31: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_86: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_87: Std_logic;
    signal u0_msg_34: Std_logic;
    signal u0_msg_33: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_88: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_89: Std_logic;
    signal u0_msg_36: Std_logic;
    signal u0_msg_35: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_90: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_91: Std_logic;
    signal u0_msg_38: Std_logic;
    signal u0_msg_37: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_92: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_93: Std_logic;
    signal u0_msg_40: Std_logic;
    signal u0_msg_39: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_94: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_95: Std_logic;
    signal u0_msg_42: Std_logic;
    signal u0_msg_41: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_96: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_97: Std_logic;
    signal u0_msg_44: Std_logic;
    signal u0_msg_43: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_98: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_99: Std_logic;
    signal u0_msg_46: Std_logic;
    signal u0_msg_45: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_100: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_101: Std_logic;
    signal u0_msg_48: Std_logic;
    signal u0_msg_47: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_102: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_103: Std_logic;
    signal u0_msg_50: Std_logic;
    signal u0_msg_49: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_104: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_105: Std_logic;
    signal u0_msg_52: Std_logic;
    signal u0_msg_51: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_106: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_107: Std_logic;
    signal u0_msg_54: Std_logic;
    signal u0_msg_53: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_108: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_109: Std_logic;
    signal u0_msg_56: Std_logic;
    signal u0_msg_55: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_110: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_111: Std_logic;
    signal u0_msg_58: Std_logic;
    signal u0_msg_57: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_112: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_113: Std_logic;
    signal u0_msg_60: Std_logic;
    signal u0_msg_59: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_114: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_115: Std_logic;
    signal u0_msg_62: Std_logic;
    signal u0_msg_61: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_116: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_117: Std_logic;
    signal u0_msg_63: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_din_d_118: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_cntr_0_N_3903: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_66: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_stretch: Std_logic;
    signal top_reveal_coretop_instance_core0_trigger_reg: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trig_stretch_N_4307: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtck_N_2810_enable_145: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_2: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtck_N_2810_enable_214: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_4: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_3: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_5: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_8: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_7: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_10: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_9: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_12: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_11: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_14: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_13: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_16: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_15: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_18: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_17: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_21: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_20: Std_logic;
    signal top_reveal_coretop_instance_core0_jtck_N_2810_enable_195: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_23: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_22: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_25: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_24: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_27: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_26: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_29: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_28: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_31: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_30: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_33: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_32: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_35: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_34: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_37: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_36: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_39: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_38: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_41: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_40: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_43: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_42: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_45: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_44: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_47: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_46: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_49: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_48: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_51: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_50: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_53: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_52: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_55: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_54: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_57: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_56: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_59: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_58: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_61: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_60: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_63: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_62: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_65: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_64: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_67: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_66: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_69: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_68: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_71: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_70: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_73: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_72: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_75: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_74: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_77: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_76: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_79: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_78: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_81: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_80: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_83: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_82: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_85: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_84: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_87: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_86: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_89: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_88: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_91: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_90: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_93: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_92: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_95: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_94: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_97: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_96: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_99: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_98: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_101: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_100: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_103: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_102: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_105: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_104: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_107: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_106: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_109: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_108: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_111: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_110: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_113: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_112: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_115: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_114: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_117: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_116: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_det_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24717: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_trig_det_cntr_0_N_3921: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_10: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_mask_reg_0_0_adj_4455: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n23126: Std_logic;
    signal top_reveal_coretop_instance_core0_next_then_reg_wen: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_next_then_reg_1: Std_logic;
    signal top_reveal_coretop_instance_core0_n24680: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n23123: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_5: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n23122: Std_logic;
    signal top_reveal_coretop_instance_core0_clk_N_keep_enable_4: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_op_code_2: Std_logic;
    signal top_reveal_coretop_instance_core0_n24724: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24677: Std_logic;
    signal top_reveal_coretop_instance_core0_reg0_read_N_3726: Std_logic;
    signal top_reveal_coretop_instance_core0_reg0_read_N_3730: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_read: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_2: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_n2: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_n7382: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_det: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_n24: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_n25: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_trigger_reg_N_3722: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_n19877: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_2: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_n23: Std_logic;

      signal top_reveal_coretop_instance_core0_next_then_reg_wen_adj_4475: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_next_then_reg_1_adj_4442: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n24669: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22912: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n21836: Std_logic;

      signal top_reveal_coretop_instance_core0_cnt_contig_reg_wen_adj_4474: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_event_cnt_cntg_reg_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22057: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_te_out_reg: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n24681: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n31: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_1: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13622: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13453: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_3: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_2: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13618: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13620: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_5: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_4: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13614: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13616: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_7: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_6: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13610: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13612: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_9: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_8: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13606: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13608: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_11: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_10: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13602: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13604: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_13: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_12: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13598: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13600: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_15: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_14: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13594: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13596: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_11: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_10: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_13: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_12: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_15: Std_logic;
    signal top_reveal_coretop_instance_core0_wr_din_14: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2_N_3486_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_clk_N_keep_enable_25: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n17515: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13626: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_jshift_d2: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_prog_active: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n24731: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n4: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n24675: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13424: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n24730: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_n24622: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n7344: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13150: Std_logic;
    signal top_reveal_coretop_instance_core0_n21166: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13256: Std_logic;

      signal top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459_adj_4476: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_tt_start_d1: Std_logic;
    signal top_reveal_coretop_instance_core0_tt_prog_en_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n13426: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n24628: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_1_N_3517_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_17: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_next_then_reg_0_adj_4461: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n25185: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_selected_tt_out_mask: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22093: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_106: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n24667: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n21984: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_te_out_reg: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2_N_3486_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_107: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n17517: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n13630: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n24676: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n31: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n24720: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n24632: Std_logic;
    signal top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n7371: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n13162: Std_logic;
    signal top_reveal_coretop_instance_core0_n24646: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tt_prog_en: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n13420: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n4: Std_logic;
    signal top_reveal_coretop_instance_core0_cnt_contig_reg_wen: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_event_cnt_cntg_reg_0: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_te_event_cnt_cntg_reg_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n9693: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n9699: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_out_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_out_1: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tt_prog_active: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n24668: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n13418: Std_logic;
    signal top_reveal_coretop_instance_core0_tt_end: Std_logic;
    signal top_reveal_coretop_instance_core0_jtck_N_2810_enable_349: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n13224: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d1_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d2_0: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_0_n25: Std_logic;
    signal top_reveal_coretop_instance_core0_op_code_1_adj_4472: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_0_n24470: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tu_0_c: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n12303: Std_logic;
    signal top_reveal_coretop_instance_core0_n26: Std_logic;
    signal top_reveal_coretop_instance_core0_n25179: Std_logic;
    signal top_reveal_coretop_instance_core0_n24719: Std_logic;
    signal top_reveal_coretop_instance_core0_c: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_n9691: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtck_N_2810_enable_67: Std_logic;
    signal n3_adj_4572: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n7_adj_4390: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23162: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_10: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_trig_2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n618: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23172: Std_logic;
    signal n1: Std_logic;
    signal n25182: Std_logic;
    signal tt_crc_3: Std_logic;
    signal n24672: Std_logic;
    signal addr_15_N_3136_2: Std_logic;
    signal n23136: Std_logic;
    signal tt_crc_4: Std_logic;
    signal n24699: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_3: Std_logic;
    signal n23742: Std_logic;
    signal tt_crc_5: Std_logic;
    signal addr_15_N_3136_4: Std_logic;
    signal tt_crc_6: Std_logic;
    signal addr_15_N_3136_5: Std_logic;
    signal tt_crc_7: Std_logic;
    signal addr_15_N_3136_6: Std_logic;
    signal tt_crc_8: Std_logic;
    signal addr_15_N_3136_7: Std_logic;
    signal addr_15_N_3136_8: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_9: Std_logic;
    signal tt_crc_12: Std_logic;
    signal addr_15_N_3136_11: Std_logic;
    signal tt_crc_13: Std_logic;
    signal addr_15_N_3136_12: Std_logic;
    signal tt_crc_14: Std_logic;
    signal addr_15_N_3136_13: Std_logic;
    signal tt_crc_15: Std_logic;
    signal n1_adj_4573: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_14: Std_logic;
    signal top_reveal_coretop_instance_n21209: Std_logic;
    signal top_reveal_coretop_instance_n10507: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_4: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_3: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_6: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_5: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_8: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_7: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_11: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_9: Std_logic;
    signal tt_crc_11: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_13: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_12: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_15: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_14: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22990: Std_logic;
    signal tt_crc_en_N_3300: Std_logic;
    signal n23128: Std_logic;
    signal n7085: Std_logic;
    signal u0_msg_63_N_206_25: Std_logic;
    signal u0_msg_63_N_206_24: Std_logic;
    signal u0_msg_63_N_206_27: Std_logic;
    signal u0_msg_63_N_206_26: Std_logic;
    signal u0_msg_63_N_206_29: Std_logic;
    signal u0_msg_63_N_206_28: Std_logic;
    signal u0_msg_63_N_206_31: Std_logic;
    signal u0_msg_63_N_206_30: Std_logic;
    signal u0_msg_63_N_206_33: Std_logic;
    signal u0_msg_63_N_206_32: Std_logic;
    signal u0_msg_63_N_206_35: Std_logic;
    signal u0_msg_63_N_206_34: Std_logic;
    signal u0_msg_63_N_206_37: Std_logic;
    signal u0_msg_63_N_206_36: Std_logic;
    signal u0_msg_63_N_206_39: Std_logic;
    signal u0_msg_63_N_206_38: Std_logic;
    signal clk2_enable_470: Std_logic;
    signal u1_msg_24: Std_logic;
    signal u1_msg_25: Std_logic;
    signal u1_msg_26: Std_logic;
    signal u1_msg_27: Std_logic;
    signal u1_msg_28: Std_logic;
    signal u1_msg_29: Std_logic;
    signal u1_msg_30: Std_logic;
    signal u1_msg_31: Std_logic;
    signal u1_msg_32: Std_logic;
    signal u1_msg_33: Std_logic;
    signal u1_msg_34: Std_logic;
    signal u1_msg_35: Std_logic;
    signal u1_msg_36: Std_logic;
    signal u1_msg_37: Std_logic;
    signal u1_msg_38: Std_logic;
    signal u1_msg_39: Std_logic;
    signal u_req_0: Std_logic;
    signal uart_inst_rx_req: Std_logic;
    signal uart_inst_u_state_3_N_2154: Std_logic;
    signal uart_inst_n8205: Std_logic;
    signal uart_inst_clk2_enable_1: Std_logic;
    signal u_ack_0: Std_logic;
    signal uart_inst_n21270: Std_logic;
    signal uart_inst_clk2_enable_435: Std_logic;
    signal n13396: Std_logic;
    signal uart_inst_full: Std_logic;
    signal uart_inst_empty: Std_logic;
    signal uart_inst_wr: Std_logic;
    signal uart_inst_u1_empty_d: Std_logic;
    signal uart_inst_rd: Std_logic;
    signal uart_inst_u1_full_d: Std_logic;
    signal uart_inst_n24663: Std_logic;
    signal uart_inst_n24704: Std_logic;
    signal uart_inst_msg_2: Std_logic;
    signal uart_inst_msg_0: Std_logic;
    signal uart_inst_msg_63_N_2169_2: Std_logic;
    signal uart_inst_msg_63_N_2169_0: Std_logic;
    signal uart_inst_msg_7: Std_logic;
    signal uart_inst_msg_5: Std_logic;
    signal uart_inst_msg_63_N_2169_7: Std_logic;
    signal uart_inst_msg_63_N_2169_5: Std_logic;
    signal uart_inst_msg_11: Std_logic;
    signal uart_inst_msg_9: Std_logic;
    signal uart_inst_msg_63_N_2169_11: Std_logic;
    signal uart_inst_msg_63_N_2169_9: Std_logic;
    signal uart_inst_msg_14: Std_logic;
    signal uart_inst_msg_12: Std_logic;
    signal uart_inst_msg_63_N_2169_14: Std_logic;
    signal uart_inst_msg_63_N_2169_12: Std_logic;
    signal uart_inst_n28_adj_4352: Std_logic;
    signal uart_inst_msg_17: Std_logic;
    signal uart_inst_n22970: Std_logic;
    signal uart_inst_n24706: Std_logic;
    signal uart_inst_msg_16: Std_logic;
    signal uart_inst_msg_63_N_2169_17: Std_logic;
    signal uart_inst_msg_63_N_2169_16: Std_logic;
    signal uart_inst_msg_24: Std_logic;
    signal uart_inst_n823: Std_logic;
    signal uart_inst_msg_18: Std_logic;
    signal uart_inst_msg_63_N_2169_24: Std_logic;
    signal uart_inst_msg_63_N_2169_18: Std_logic;
    signal uart_inst_n24703: Std_logic;
    signal uart_inst_msg_19: Std_logic;
    signal uart_inst_u_state_0: Std_logic;
    signal uart_inst_u_state_1: Std_logic;
    signal uart_inst_msg_63_N_2169_19: Std_logic;
    signal uart_inst_msg_20: Std_logic;
    signal uart_inst_msg_63_N_2169_20: Std_logic;
    signal uart_inst_msg_21: Std_logic;
    signal uart_inst_msg_63_N_2169_21: Std_logic;
    signal uart_inst_msg_22: Std_logic;
    signal uart_inst_msg_63_N_2169_22: Std_logic;
    signal uart_inst_msg_23: Std_logic;
    signal uart_inst_msg_63_N_2169_23: Std_logic;
    signal uart_inst_n821: Std_logic;
    signal uart_inst_msg_26: Std_logic;
    signal uart_inst_n822: Std_logic;
    signal uart_inst_msg_25: Std_logic;
    signal uart_inst_msg_63_N_2169_26: Std_logic;
    signal uart_inst_msg_63_N_2169_25: Std_logic;
    signal uart_inst_n819: Std_logic;
    signal uart_inst_msg_28: Std_logic;
    signal uart_inst_n820: Std_logic;
    signal uart_inst_msg_27: Std_logic;
    signal uart_inst_msg_63_N_2169_28: Std_logic;
    signal uart_inst_msg_63_N_2169_27: Std_logic;
    signal uart_inst_msg_30: Std_logic;
    signal uart_inst_n817: Std_logic;
    signal uart_inst_n818: Std_logic;
    signal uart_inst_msg_29: Std_logic;
    signal uart_inst_msg_63_N_2169_30: Std_logic;
    signal uart_inst_msg_63_N_2169_29: Std_logic;
    signal uart_inst_n11255: Std_logic;
    signal uart_inst_msg_32: Std_logic;
    signal uart_inst_n816: Std_logic;
    signal uart_inst_msg_31: Std_logic;
    signal uart_inst_msg_63_N_2169_32: Std_logic;
    signal uart_inst_msg_63_N_2169_31: Std_logic;
    signal uart_inst_n11251: Std_logic;
    signal uart_inst_msg_34: Std_logic;
    signal uart_inst_n11253: Std_logic;
    signal uart_inst_msg_33: Std_logic;
    signal uart_inst_msg_63_N_2169_34: Std_logic;
    signal uart_inst_msg_63_N_2169_33: Std_logic;
    signal uart_inst_n11247: Std_logic;
    signal uart_inst_msg_36: Std_logic;
    signal uart_inst_msg_35: Std_logic;
    signal uart_inst_n11249: Std_logic;
    signal uart_inst_msg_63_N_2169_36: Std_logic;
    signal uart_inst_msg_63_N_2169_35: Std_logic;
    signal uart_inst_msg_38: Std_logic;
    signal uart_inst_n11243: Std_logic;
    signal uart_inst_n11245: Std_logic;
    signal uart_inst_msg_37: Std_logic;
    signal uart_inst_msg_63_N_2169_38: Std_logic;
    signal uart_inst_msg_63_N_2169_37: Std_logic;
    signal uart_inst_n11239: Std_logic;
    signal uart_inst_msg_40: Std_logic;
    signal uart_inst_msg_39: Std_logic;
    signal uart_inst_n11241: Std_logic;
    signal uart_inst_msg_63_N_2169_40: Std_logic;
    signal uart_inst_msg_63_N_2169_39: Std_logic;
    signal uart_inst_n11235: Std_logic;
    signal uart_inst_msg_42: Std_logic;
    signal uart_inst_n11237: Std_logic;
    signal uart_inst_msg_41: Std_logic;
    signal uart_inst_msg_63_N_2169_42: Std_logic;
    signal uart_inst_msg_63_N_2169_41: Std_logic;
    signal uart_inst_n11231: Std_logic;
    signal uart_inst_msg_44: Std_logic;
    signal uart_inst_n11233: Std_logic;
    signal uart_inst_msg_43: Std_logic;
    signal uart_inst_msg_63_N_2169_44: Std_logic;
    signal uart_inst_msg_63_N_2169_43: Std_logic;
    signal uart_inst_msg_46: Std_logic;
    signal uart_inst_n11227: Std_logic;
    signal uart_inst_n11229: Std_logic;
    signal uart_inst_msg_45: Std_logic;
    signal uart_inst_msg_63_N_2169_46: Std_logic;
    signal uart_inst_msg_63_N_2169_45: Std_logic;
    signal uart_inst_n11223: Std_logic;
    signal uart_inst_msg_48: Std_logic;
    signal uart_inst_n11225: Std_logic;
    signal uart_inst_msg_47: Std_logic;
    signal uart_inst_msg_63_N_2169_48: Std_logic;
    signal uart_inst_msg_63_N_2169_47: Std_logic;
    signal uart_inst_msg_50: Std_logic;
    signal uart_inst_n11219: Std_logic;
    signal uart_inst_n11221: Std_logic;
    signal uart_inst_msg_49: Std_logic;
    signal uart_inst_msg_63_N_2169_50: Std_logic;
    signal uart_inst_msg_63_N_2169_49: Std_logic;
    signal uart_inst_n11215: Std_logic;
    signal uart_inst_msg_52: Std_logic;
    signal uart_inst_n11217: Std_logic;
    signal uart_inst_msg_51: Std_logic;
    signal uart_inst_msg_63_N_2169_52: Std_logic;
    signal uart_inst_msg_63_N_2169_51: Std_logic;
    signal uart_inst_n11211: Std_logic;
    signal uart_inst_msg_54: Std_logic;
    signal uart_inst_msg_53: Std_logic;
    signal uart_inst_n11213: Std_logic;
    signal uart_inst_msg_63_N_2169_54: Std_logic;
    signal uart_inst_msg_63_N_2169_53: Std_logic;
    signal uart_inst_n11207: Std_logic;
    signal uart_inst_msg_56: Std_logic;
    signal uart_inst_n11209: Std_logic;
    signal uart_inst_msg_55: Std_logic;
    signal uart_inst_msg_63_N_2169_56: Std_logic;
    signal uart_inst_msg_63_N_2169_55: Std_logic;
    signal uart_inst_n11203: Std_logic;
    signal uart_inst_msg_58: Std_logic;
    signal uart_inst_msg_57: Std_logic;
    signal uart_inst_n11205: Std_logic;
    signal uart_inst_msg_63_N_2169_58: Std_logic;
    signal uart_inst_msg_63_N_2169_57: Std_logic;
    signal uart_inst_n11199: Std_logic;
    signal uart_inst_msg_60: Std_logic;
    signal uart_inst_n11201: Std_logic;
    signal uart_inst_msg_59: Std_logic;
    signal uart_inst_msg_63_N_2169_60: Std_logic;
    signal uart_inst_msg_63_N_2169_59: Std_logic;
    signal uart_inst_n11195: Std_logic;
    signal uart_inst_msg_62: Std_logic;
    signal uart_inst_n11197: Std_logic;
    signal uart_inst_msg_61: Std_logic;
    signal uart_inst_msg_63_N_2169_62: Std_logic;
    signal uart_inst_msg_63_N_2169_61: Std_logic;
    signal uart_inst_msg_63: Std_logic;
    signal uart_inst_n11193: Std_logic;
    signal uart_inst_msg_63_N_2169_63: Std_logic;
    signal uart_inst_tx_state_0: Std_logic;
    signal uart_inst_n21364: Std_logic;
    signal uart_inst_n21703: Std_logic;
    signal uart_inst_clk2_enable_277: Std_logic;
    signal uart_inst_n22664: Std_logic;
    signal uart_inst_n24653: Std_logic;
    signal uart_inst_n21749: Std_logic;
    signal uart_inst_n21445: Std_logic;
    signal uart_inst_n21751: Std_logic;
    signal uart_inst_clk2_enable_281: Std_logic;
    signal uart_inst_tx_state_1: Std_logic;
    signal uart_inst_tx_state_2_N_2273: Std_logic;
    signal uart_inst_rd_N_2755: Std_logic;
    signal uart_inst_clk2_enable_290: Std_logic;
    signal uart_inst_regs_0: Std_logic;
    signal uart_inst_regs_1: Std_logic;
    signal uart_inst_regs_2: Std_logic;
    signal uart_inst_regs_3: Std_logic;
    signal uart_inst_regs_4: Std_logic;
    signal uart_inst_regs_5: Std_logic;
    signal uart_inst_regs_6: Std_logic;
    signal uart_inst_regs_7: Std_logic;
    signal uart_inst_clk2_enable_282: Std_logic;
    signal uart_inst_regs_8: Std_logic;
    signal uart_inst_regs_9: Std_logic;
    signal uart_inst_regs_10: Std_logic;
    signal uart_inst_regs_11: Std_logic;
    signal uart_inst_regs_12: Std_logic;
    signal uart_inst_regs_13: Std_logic;
    signal uart_inst_regs_14: Std_logic;
    signal uart_inst_regs_15: Std_logic;
    signal uart_inst_clk2_enable_272: Std_logic;
    signal uart_inst_regs_16: Std_logic;
    signal uart_inst_regs_17: Std_logic;
    signal uart_inst_regs_18: Std_logic;
    signal uart_inst_regs_19: Std_logic;
    signal uart_inst_regs_20: Std_logic;
    signal uart_inst_regs_21: Std_logic;
    signal uart_inst_regs_22: Std_logic;
    signal uart_inst_regs_23: Std_logic;
    signal uart_inst_clk2_enable_264: Std_logic;
    signal uart_inst_regs_24: Std_logic;
    signal uart_inst_regs_25: Std_logic;
    signal uart_inst_regs_26: Std_logic;
    signal uart_inst_regs_27: Std_logic;
    signal uart_inst_regs_28: Std_logic;
    signal uart_inst_regs_29: Std_logic;
    signal uart_inst_regs_30: Std_logic;
    signal uart_inst_regs_31: Std_logic;
    signal uart_inst_clk2_enable_256: Std_logic;
    signal uart_inst_regs_32: Std_logic;
    signal uart_inst_regs_33: Std_logic;
    signal uart_inst_regs_34: Std_logic;
    signal uart_inst_regs_35: Std_logic;
    signal uart_inst_regs_36: Std_logic;
    signal uart_inst_regs_37: Std_logic;
    signal uart_inst_regs_38: Std_logic;
    signal uart_inst_regs_39: Std_logic;
    signal uart_inst_clk2_enable_248: Std_logic;
    signal uart_inst_regs_40: Std_logic;
    signal uart_inst_regs_41: Std_logic;
    signal uart_inst_regs_42: Std_logic;
    signal uart_inst_regs_43: Std_logic;
    signal uart_inst_regs_44: Std_logic;
    signal uart_inst_regs_45: Std_logic;
    signal uart_inst_regs_46: Std_logic;
    signal uart_inst_regs_47: Std_logic;
    signal uart_inst_clk2_enable_240: Std_logic;
    signal uart_inst_regs_48: Std_logic;
    signal uart_inst_regs_49: Std_logic;
    signal uart_inst_regs_50: Std_logic;
    signal uart_inst_regs_51: Std_logic;
    signal uart_inst_regs_52: Std_logic;
    signal uart_inst_regs_53: Std_logic;
    signal uart_inst_regs_54: Std_logic;
    signal uart_inst_regs_55: Std_logic;
    signal uart_inst_clk2_enable_232: Std_logic;
    signal uart_inst_regs_56: Std_logic;
    signal uart_inst_regs_57: Std_logic;
    signal uart_inst_regs_58: Std_logic;
    signal uart_inst_regs_59: Std_logic;
    signal uart_inst_regs_60: Std_logic;
    signal uart_inst_regs_61: Std_logic;
    signal uart_inst_regs_62: Std_logic;
    signal uart_inst_regs_63: Std_logic;
    signal uart_inst_clk2_enable_224: Std_logic;
    signal uart_inst_regs_64: Std_logic;
    signal uart_inst_regs_65: Std_logic;
    signal uart_inst_regs_66: Std_logic;
    signal uart_inst_regs_67: Std_logic;
    signal uart_inst_regs_68: Std_logic;
    signal uart_inst_regs_69: Std_logic;
    signal uart_inst_regs_70: Std_logic;
    signal uart_inst_regs_71: Std_logic;
    signal uart_inst_clk2_enable_216: Std_logic;
    signal uart_inst_regs_72: Std_logic;
    signal uart_inst_regs_73: Std_logic;
    signal uart_inst_regs_74: Std_logic;
    signal uart_inst_regs_75: Std_logic;
    signal uart_inst_regs_76: Std_logic;
    signal uart_inst_regs_77: Std_logic;
    signal uart_inst_regs_78: Std_logic;
    signal uart_inst_regs_79: Std_logic;
    signal uart_inst_clk2_enable_208: Std_logic;
    signal uart_inst_regs_80: Std_logic;
    signal uart_inst_regs_81: Std_logic;
    signal uart_inst_regs_82: Std_logic;
    signal uart_inst_regs_83: Std_logic;
    signal uart_inst_regs_84: Std_logic;
    signal uart_inst_regs_85: Std_logic;
    signal uart_inst_regs_86: Std_logic;
    signal uart_inst_regs_87: Std_logic;
    signal uart_inst_clk2_enable_200: Std_logic;
    signal uart_inst_regs_88: Std_logic;
    signal uart_inst_regs_89: Std_logic;
    signal uart_inst_regs_90: Std_logic;
    signal uart_inst_regs_91: Std_logic;
    signal uart_inst_regs_92: Std_logic;
    signal uart_inst_regs_93: Std_logic;
    signal uart_inst_regs_94: Std_logic;
    signal uart_inst_regs_95: Std_logic;
    signal uart_inst_clk2_enable_192: Std_logic;
    signal uart_inst_regs_96: Std_logic;
    signal uart_inst_regs_97: Std_logic;
    signal uart_inst_regs_98: Std_logic;
    signal uart_inst_regs_99: Std_logic;
    signal uart_inst_regs_100: Std_logic;
    signal uart_inst_regs_101: Std_logic;
    signal uart_inst_regs_102: Std_logic;
    signal uart_inst_regs_103: Std_logic;
    signal uart_inst_clk2_enable_184: Std_logic;
    signal uart_inst_regs_104: Std_logic;
    signal uart_inst_regs_105: Std_logic;
    signal uart_inst_regs_106: Std_logic;
    signal uart_inst_regs_107: Std_logic;
    signal uart_inst_regs_108: Std_logic;
    signal uart_inst_regs_109: Std_logic;
    signal uart_inst_regs_110: Std_logic;
    signal uart_inst_regs_111: Std_logic;
    signal uart_inst_clk2_enable_176: Std_logic;
    signal uart_inst_regs_112: Std_logic;
    signal uart_inst_regs_113: Std_logic;
    signal uart_inst_regs_114: Std_logic;
    signal uart_inst_regs_115: Std_logic;
    signal uart_inst_regs_116: Std_logic;
    signal uart_inst_regs_117: Std_logic;
    signal uart_inst_regs_118: Std_logic;
    signal uart_inst_regs_119: Std_logic;
    signal uart_inst_clk2_enable_168: Std_logic;
    signal uart_inst_regs_120: Std_logic;
    signal uart_inst_regs_121: Std_logic;
    signal uart_inst_regs_122: Std_logic;
    signal uart_inst_regs_123: Std_logic;
    signal uart_inst_regs_124: Std_logic;
    signal uart_inst_regs_125: Std_logic;
    signal uart_inst_regs_126: Std_logic;
    signal uart_inst_regs_127: Std_logic;
    signal uart_inst_clk2_enable_160: Std_logic;
    signal uart_inst_regs_128: Std_logic;
    signal uart_inst_regs_129: Std_logic;
    signal uart_inst_regs_130: Std_logic;
    signal uart_inst_regs_131: Std_logic;
    signal uart_inst_regs_132: Std_logic;
    signal uart_inst_regs_133: Std_logic;
    signal uart_inst_regs_134: Std_logic;
    signal uart_inst_regs_135: Std_logic;
    signal uart_inst_clk2_enable_152: Std_logic;
    signal uart_inst_regs_136: Std_logic;
    signal uart_inst_regs_137: Std_logic;
    signal uart_inst_regs_138: Std_logic;
    signal uart_inst_regs_139: Std_logic;
    signal uart_inst_regs_140: Std_logic;
    signal uart_inst_regs_141: Std_logic;
    signal uart_inst_regs_142: Std_logic;
    signal uart_inst_regs_143: Std_logic;
    signal uart_inst_clk2_enable_144: Std_logic;
    signal uart_inst_regs_144: Std_logic;
    signal uart_inst_regs_145: Std_logic;
    signal uart_inst_regs_146: Std_logic;
    signal uart_inst_regs_147: Std_logic;
    signal uart_inst_regs_148: Std_logic;
    signal uart_inst_regs_149: Std_logic;
    signal uart_inst_regs_150: Std_logic;
    signal uart_inst_regs_151: Std_logic;
    signal uart_inst_clk2_enable_136: Std_logic;
    signal uart_inst_regs_152: Std_logic;
    signal uart_inst_regs_153: Std_logic;
    signal uart_inst_regs_154: Std_logic;
    signal uart_inst_regs_155: Std_logic;
    signal uart_inst_regs_156: Std_logic;
    signal uart_inst_regs_157: Std_logic;
    signal uart_inst_regs_158: Std_logic;
    signal uart_inst_regs_159: Std_logic;
    signal uart_inst_clk2_enable_128: Std_logic;
    signal uart_inst_regs_160: Std_logic;
    signal uart_inst_regs_161: Std_logic;
    signal uart_inst_regs_162: Std_logic;
    signal uart_inst_regs_163: Std_logic;
    signal uart_inst_regs_164: Std_logic;
    signal uart_inst_regs_165: Std_logic;
    signal uart_inst_regs_166: Std_logic;
    signal uart_inst_regs_167: Std_logic;
    signal uart_inst_clk2_enable_120: Std_logic;
    signal uart_inst_regs_168: Std_logic;
    signal uart_inst_regs_169: Std_logic;
    signal uart_inst_regs_170: Std_logic;
    signal uart_inst_regs_171: Std_logic;
    signal uart_inst_regs_172: Std_logic;
    signal uart_inst_regs_173: Std_logic;
    signal uart_inst_regs_174: Std_logic;
    signal uart_inst_regs_175: Std_logic;
    signal uart_inst_clk2_enable_112: Std_logic;
    signal uart_inst_regs_176: Std_logic;
    signal uart_inst_regs_177: Std_logic;
    signal uart_inst_regs_178: Std_logic;
    signal uart_inst_regs_179: Std_logic;
    signal uart_inst_regs_180: Std_logic;
    signal uart_inst_regs_181: Std_logic;
    signal uart_inst_regs_182: Std_logic;
    signal uart_inst_regs_183: Std_logic;
    signal uart_inst_clk2_enable_104: Std_logic;
    signal uart_inst_regs_184: Std_logic;
    signal uart_inst_regs_185: Std_logic;
    signal uart_inst_regs_186: Std_logic;
    signal uart_inst_regs_187: Std_logic;
    signal uart_inst_regs_188: Std_logic;
    signal uart_inst_regs_189: Std_logic;
    signal uart_inst_regs_190: Std_logic;
    signal uart_inst_regs_191: Std_logic;
    signal uart_inst_clk2_enable_96: Std_logic;
    signal uart_inst_regs_192: Std_logic;
    signal uart_inst_regs_193: Std_logic;
    signal uart_inst_regs_194: Std_logic;
    signal uart_inst_regs_195: Std_logic;
    signal uart_inst_regs_196: Std_logic;
    signal uart_inst_regs_197: Std_logic;
    signal uart_inst_regs_198: Std_logic;
    signal uart_inst_regs_199: Std_logic;
    signal uart_inst_clk2_enable_88: Std_logic;
    signal uart_inst_regs_200: Std_logic;
    signal uart_inst_regs_201: Std_logic;
    signal uart_inst_regs_202: Std_logic;
    signal uart_inst_regs_203: Std_logic;
    signal uart_inst_regs_204: Std_logic;
    signal uart_inst_regs_205: Std_logic;
    signal uart_inst_regs_206: Std_logic;
    signal uart_inst_regs_207: Std_logic;
    signal uart_inst_clk2_enable_80: Std_logic;
    signal uart_inst_regs_208: Std_logic;
    signal uart_inst_regs_209: Std_logic;
    signal uart_inst_regs_210: Std_logic;
    signal uart_inst_regs_211: Std_logic;
    signal uart_inst_regs_212: Std_logic;
    signal uart_inst_regs_213: Std_logic;
    signal uart_inst_regs_214: Std_logic;
    signal uart_inst_regs_215: Std_logic;
    signal uart_inst_clk2_enable_72: Std_logic;
    signal uart_inst_regs_216: Std_logic;
    signal uart_inst_regs_217: Std_logic;
    signal uart_inst_regs_218: Std_logic;
    signal uart_inst_regs_219: Std_logic;
    signal uart_inst_regs_220: Std_logic;
    signal uart_inst_regs_221: Std_logic;
    signal uart_inst_regs_222: Std_logic;
    signal uart_inst_regs_223: Std_logic;
    signal uart_inst_clk2_enable_64: Std_logic;
    signal uart_inst_regs_224: Std_logic;
    signal uart_inst_regs_225: Std_logic;
    signal uart_inst_regs_226: Std_logic;
    signal uart_inst_regs_227: Std_logic;
    signal uart_inst_regs_228: Std_logic;
    signal uart_inst_regs_229: Std_logic;
    signal uart_inst_regs_230: Std_logic;
    signal uart_inst_regs_231: Std_logic;
    signal uart_inst_clk2_enable_56: Std_logic;
    signal uart_inst_regs_232: Std_logic;
    signal uart_inst_regs_233: Std_logic;
    signal uart_inst_regs_234: Std_logic;
    signal uart_inst_regs_235: Std_logic;
    signal uart_inst_regs_236: Std_logic;
    signal uart_inst_regs_237: Std_logic;
    signal uart_inst_regs_238: Std_logic;
    signal uart_inst_regs_239: Std_logic;
    signal uart_inst_clk2_enable_48: Std_logic;
    signal uart_inst_regs_240: Std_logic;
    signal uart_inst_regs_241: Std_logic;
    signal uart_inst_regs_242: Std_logic;
    signal uart_inst_regs_243: Std_logic;
    signal uart_inst_regs_244: Std_logic;
    signal uart_inst_regs_245: Std_logic;
    signal uart_inst_regs_246: Std_logic;
    signal uart_inst_regs_247: Std_logic;
    signal uart_inst_clk2_enable_40: Std_logic;
    signal uart_inst_regs_248: Std_logic;
    signal uart_inst_regs_249: Std_logic;
    signal uart_inst_regs_250: Std_logic;
    signal uart_inst_regs_251: Std_logic;
    signal uart_inst_regs_252: Std_logic;
    signal uart_inst_regs_253: Std_logic;
    signal uart_inst_regs_254: Std_logic;
    signal uart_inst_regs_255: Std_logic;
    signal uart_inst_rx_ack: Std_logic;
    signal uart_inst_rx_ack_N_2769: Std_logic;
    signal uart_inst_rx_state_3_N_2373: Std_logic;
    signal uart_inst_rx_dly_1: Std_logic;
    signal uart_inst_rx_dly_0: Std_logic;
    signal uart_inst_n55: Std_logic;
    signal uart_inst_clk2_enable_286: Std_logic;
    signal uart_inst_n53: Std_logic;
    signal uart_inst_n54: Std_logic;
    signal uart_inst_n52: Std_logic;
    signal uart_inst_n50: Std_logic;
    signal uart_inst_n51: Std_logic;
    signal uart_inst_n48: Std_logic;
    signal uart_inst_n49: Std_logic;
    signal uart_inst_n19: Std_logic;
    signal uart_inst_clk2_enable_291: Std_logic;
    signal uart_inst_n18: Std_logic;
    signal uart_inst_n55_adj_4340: Std_logic;
    signal uart_inst_clk2_enable_451: Std_logic;
    signal uart_inst_n53_adj_4336: Std_logic;
    signal uart_inst_n54_adj_4338: Std_logic;
    signal uart_inst_n51_adj_4332: Std_logic;
    signal uart_inst_n52_adj_4334: Std_logic;
    signal uart_inst_n49_adj_4328: Std_logic;
    signal uart_inst_n50_adj_4330: Std_logic;
    signal uart_inst_n48_adj_4326: Std_logic;
    signal uart_inst_n24687: Std_logic;
    signal uart_inst_rx_dly_1_N_2102_0: Std_logic;
    signal uart_inst_rx_dly_1_N_2102_1: Std_logic;
    signal uart_inst_n21759: Std_logic;
    signal uart_inst_n21757: Std_logic;
    signal uart_inst_n21765: Std_logic;
    signal uart_inst_n21755: Std_logic;
    signal uart_inst_n21767: Std_logic;
    signal uart_inst_n21748: Std_logic;
    signal uart_inst_n21763: Std_logic;
    signal uart_inst_n21753: Std_logic;
    signal uart_inst_n20167: Std_logic;
    signal uart_inst_n21130: Std_logic;
    signal uart_inst_n21761: Std_logic;
    signal uart_inst_n23475: Std_logic;
    signal uart_inst_n23476: Std_logic;
    signal uart_inst_n23382: Std_logic;
    signal uart_inst_n23383: Std_logic;
    signal uart_inst_rx_msg_25_N_1940: Std_logic;
    signal uart_inst_rx_msg_24_N_1956: Std_logic;
    signal uart_inst_clk2_enable_437: Std_logic;
    signal uart_inst_rx_msg_24: Std_logic;
    signal uart_inst_rx_msg_25: Std_logic;
    signal uart_inst_n23320: Std_logic;
    signal uart_inst_n23321: Std_logic;
    signal uart_inst_n23351: Std_logic;
    signal uart_inst_n23352: Std_logic;
    signal uart_inst_rx_msg_27_N_1908: Std_logic;
    signal uart_inst_rx_msg_26_N_1924: Std_logic;
    signal uart_inst_rx_msg_26: Std_logic;
    signal uart_inst_rx_msg_27: Std_logic;
    signal uart_inst_n23258: Std_logic;
    signal uart_inst_n23259: Std_logic;
    signal uart_inst_n23289: Std_logic;
    signal uart_inst_n23290: Std_logic;
    signal uart_inst_rx_msg_29_N_1876: Std_logic;
    signal uart_inst_rx_msg_28_N_1892: Std_logic;
    signal uart_inst_rx_msg_28: Std_logic;
    signal uart_inst_rx_msg_29: Std_logic;
    signal uart_inst_n23413: Std_logic;
    signal uart_inst_n23414: Std_logic;
    signal uart_inst_n23444: Std_logic;
    signal uart_inst_n23445: Std_logic;
    signal uart_inst_rx_msg_31_N_1838: Std_logic;
    signal uart_inst_rx_msg_30_N_1860: Std_logic;
    signal uart_inst_rx_msg_30: Std_logic;
    signal uart_inst_rx_msg_31: Std_logic;
    signal uart_inst_n37: Std_logic;
    signal uart_inst_clk2_enable_455: Std_logic;
    signal uart_inst_n35: Std_logic;
    signal uart_inst_n36: Std_logic;
    signal uart_inst_n34: Std_logic;
    signal uart_inst_n33: Std_logic;
    signal uart_inst_n55_adj_4342: Std_logic;
    signal uart_inst_clk2_enable_444: Std_logic;
    signal uart_inst_n53_adj_4325: Std_logic;
    signal uart_inst_n54_adj_4386: Std_logic;
    signal uart_inst_n51_adj_4323: Std_logic;
    signal uart_inst_n52_adj_4324: Std_logic;
    signal uart_inst_n50_adj_4322: Std_logic;
    signal uart_inst_n49_adj_4385: Std_logic;
    signal uart_inst_n48_adj_4315: Std_logic;
    signal uart_inst_n22744: Std_logic;
    signal uart_inst_n21298: Std_logic;
    signal uart_inst_n13047: Std_logic;
    signal uart_inst_n21781: Std_logic;
    signal uart_inst_n21249: Std_logic;
    signal uart_inst_rx_req_N_2760: Std_logic;
    signal uart_inst_rx_state_3_N_2375: Std_logic;
    signal uart_inst_n4_adj_4369: Std_logic;
    signal uart_inst_n11303: Std_logic;
    signal uart_inst_n24638: Std_logic;
    signal uart_inst_n11305: Std_logic;
    signal uart_inst_n11309: Std_logic;
    signal uart_inst_n1516: Std_logic;
    signal uart_inst_n1517: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_1: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_0: Std_logic;
    signal uart_inst_n1514: Std_logic;
    signal uart_inst_n1515: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_3: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_2: Std_logic;
    signal uart_inst_n1512: Std_logic;
    signal uart_inst_n1513: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_5: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_4: Std_logic;
    signal uart_inst_n1510: Std_logic;
    signal uart_inst_n1511: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_7: Std_logic;
    signal uart_inst_tx_bit_cnt_7_N_2365_6: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_1: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_0: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_3: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_2: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_5: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_4: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_7: Std_logic;
    signal uart_inst_tx_byte_cnt_7_N_2357_6: Std_logic;
    signal uart_inst_data_1: Std_logic;
    signal uart_inst_data_0: Std_logic;
    signal uart_inst_clk2_enable_377: Std_logic;
    signal uart_inst_tx_data_0: Std_logic;
    signal uart_inst_tx_data_1: Std_logic;
    signal uart_inst_data_3: Std_logic;
    signal uart_inst_data_2: Std_logic;
    signal uart_inst_tx_data_2: Std_logic;
    signal uart_inst_tx_data_3: Std_logic;
    signal uart_inst_data_5: Std_logic;
    signal uart_inst_data_4: Std_logic;
    signal uart_inst_tx_data_4: Std_logic;
    signal uart_inst_tx_data_5: Std_logic;
    signal uart_inst_data_7: Std_logic;
    signal uart_inst_data_6: Std_logic;
    signal uart_inst_tx_data_6: Std_logic;
    signal uart_inst_tx_data_7: Std_logic;
    signal uart_inst_data_9: Std_logic;
    signal uart_inst_data_8: Std_logic;
    signal uart_inst_tx_data_8: Std_logic;
    signal uart_inst_tx_data_9: Std_logic;
    signal uart_inst_data_11: Std_logic;
    signal uart_inst_data_10: Std_logic;
    signal uart_inst_tx_data_10: Std_logic;
    signal uart_inst_tx_data_11: Std_logic;
    signal uart_inst_data_13: Std_logic;
    signal uart_inst_data_12: Std_logic;
    signal uart_inst_tx_data_12: Std_logic;
    signal uart_inst_tx_data_13: Std_logic;
    signal uart_inst_data_15: Std_logic;
    signal uart_inst_data_14: Std_logic;
    signal uart_inst_tx_data_14: Std_logic;
    signal uart_inst_tx_data_15: Std_logic;
    signal uart_inst_data_17: Std_logic;
    signal uart_inst_data_16: Std_logic;
    signal uart_inst_tx_data_16: Std_logic;
    signal uart_inst_tx_data_17: Std_logic;
    signal uart_inst_data_19: Std_logic;
    signal uart_inst_data_18: Std_logic;
    signal uart_inst_tx_data_18: Std_logic;
    signal uart_inst_tx_data_19: Std_logic;
    signal uart_inst_data_21: Std_logic;
    signal uart_inst_data_20: Std_logic;
    signal uart_inst_tx_data_20: Std_logic;
    signal uart_inst_tx_data_21: Std_logic;
    signal uart_inst_data_23: Std_logic;
    signal uart_inst_data_22: Std_logic;
    signal uart_inst_tx_data_22: Std_logic;
    signal uart_inst_tx_data_23: Std_logic;
    signal uart_inst_data_25: Std_logic;
    signal uart_inst_data_24: Std_logic;
    signal uart_inst_tx_data_24: Std_logic;
    signal uart_inst_tx_data_25: Std_logic;
    signal uart_inst_data_27: Std_logic;
    signal uart_inst_data_26: Std_logic;
    signal uart_inst_tx_data_26: Std_logic;
    signal uart_inst_tx_data_27: Std_logic;
    signal uart_inst_data_29: Std_logic;
    signal uart_inst_data_28: Std_logic;
    signal uart_inst_tx_data_28: Std_logic;
    signal uart_inst_tx_data_29: Std_logic;
    signal uart_inst_data_31: Std_logic;
    signal uart_inst_data_30: Std_logic;
    signal uart_inst_tx_data_30: Std_logic;
    signal uart_inst_tx_data_31: Std_logic;
    signal uart_inst_data_33: Std_logic;
    signal uart_inst_data_32: Std_logic;
    signal uart_inst_tx_data_32: Std_logic;
    signal uart_inst_tx_data_33: Std_logic;
    signal uart_inst_data_35: Std_logic;
    signal uart_inst_data_34: Std_logic;
    signal uart_inst_tx_data_34: Std_logic;
    signal uart_inst_tx_data_35: Std_logic;
    signal uart_inst_data_37: Std_logic;
    signal uart_inst_data_36: Std_logic;
    signal uart_inst_tx_data_36: Std_logic;
    signal uart_inst_tx_data_37: Std_logic;
    signal uart_inst_data_39: Std_logic;
    signal uart_inst_data_38: Std_logic;
    signal uart_inst_tx_data_38: Std_logic;
    signal uart_inst_tx_data_39: Std_logic;
    signal uart_inst_data_41: Std_logic;
    signal uart_inst_data_40: Std_logic;
    signal uart_inst_tx_data_40: Std_logic;
    signal uart_inst_tx_data_41: Std_logic;
    signal uart_inst_data_43: Std_logic;
    signal uart_inst_data_42: Std_logic;
    signal uart_inst_tx_data_42: Std_logic;
    signal uart_inst_tx_data_43: Std_logic;
    signal uart_inst_data_45: Std_logic;
    signal uart_inst_data_44: Std_logic;
    signal uart_inst_tx_data_44: Std_logic;
    signal uart_inst_tx_data_45: Std_logic;
    signal uart_inst_data_47: Std_logic;
    signal uart_inst_data_46: Std_logic;
    signal uart_inst_tx_data_46: Std_logic;
    signal uart_inst_tx_data_47: Std_logic;
    signal uart_inst_data_49: Std_logic;
    signal uart_inst_data_48: Std_logic;
    signal uart_inst_tx_data_48: Std_logic;
    signal uart_inst_tx_data_49: Std_logic;
    signal uart_inst_data_51: Std_logic;
    signal uart_inst_data_50: Std_logic;
    signal uart_inst_tx_data_50: Std_logic;
    signal uart_inst_tx_data_51: Std_logic;
    signal uart_inst_data_53: Std_logic;
    signal uart_inst_data_52: Std_logic;
    signal uart_inst_tx_data_52: Std_logic;
    signal uart_inst_tx_data_53: Std_logic;
    signal uart_inst_data_55: Std_logic;
    signal uart_inst_data_54: Std_logic;
    signal uart_inst_tx_data_54: Std_logic;
    signal uart_inst_tx_data_55: Std_logic;
    signal uart_inst_data_57: Std_logic;
    signal uart_inst_data_56: Std_logic;
    signal uart_inst_tx_data_56: Std_logic;
    signal uart_inst_tx_data_57: Std_logic;
    signal uart_inst_data_59: Std_logic;
    signal uart_inst_data_58: Std_logic;
    signal uart_inst_tx_data_58: Std_logic;
    signal uart_inst_tx_data_59: Std_logic;
    signal uart_inst_data_61: Std_logic;
    signal uart_inst_data_60: Std_logic;
    signal uart_inst_tx_data_60: Std_logic;
    signal uart_inst_tx_data_61: Std_logic;
    signal uart_inst_data_63: Std_logic;
    signal uart_inst_data_62: Std_logic;
    signal uart_inst_tx_data_62: Std_logic;
    signal uart_inst_tx_data_63: Std_logic;
    signal uart_inst_n21708: Std_logic;
    signal uart_inst_n21706: Std_logic;
    signal uart_inst_n21702: Std_logic;
    signal uart_inst_n21709: Std_logic;
    signal uart_inst_n21707: Std_logic;
    signal uart_inst_n21710: Std_logic;
    signal uart_inst_n21701: Std_logic;
    signal uart_inst_n21704: Std_logic;
    signal uart_inst_n22668: Std_logic;
    signal uart_inst_n14: Std_logic;
    signal uart_inst_n21705: Std_logic;
    signal uart_inst_n24702: Std_logic;
    signal uart_inst_n21127: Std_logic;
    signal uart_inst_n11299: Std_logic;
    signal uart_inst_n24662: Std_logic;
    signal uart_inst_n11297: Std_logic;
    signal uart_inst_n4445: Std_logic;
    signal uart_inst_n10726: Std_logic;
    signal uart_inst_wr_N_2751: Std_logic;
    signal uart_inst_tx_N_2743: Std_logic;
    signal uart_inst_n8368: Std_logic;
    signal uart_inst_n8379: Std_logic;
    signal uart_inst_tx_N_2729: Std_logic;
    signal uart_inst_clk2_enable_335: Std_logic;
    signal uart_tx1_c: Std_logic;
    signal XPADC_inst_n32: Std_logic;
    signal XPADC_inst_n22: Std_logic;
    signal XPADC_inst_n21: Std_logic;
    signal XPADC_inst_n20: Std_logic;
    signal XPADC_inst_n19: Std_logic;
    signal XPADC_inst_n18: Std_logic;
    signal XPADC_inst_n17: Std_logic;
    signal XPADC_inst_n31_adj_4541: Std_logic;
    signal XPADC_inst_n30_adj_4540: Std_logic;
    signal XPADC_inst_n29: Std_logic;
    signal XPADC_inst_n28: Std_logic;
    signal XPADC_inst_n27: Std_logic;
    signal XPADC_inst_n26: Std_logic;
    signal XPADC_inst_n25: Std_logic;
    signal XPADC_inst_n24_adj_4539: Std_logic;
    signal XPADC_inst_n23: Std_logic;
    signal XPADC_inst_n24736: Std_logic;
    signal XPADC_inst_n6: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_rd_dout_tcnt_15_N_3674_2: Std_logic;
    signal top_reveal_coretop_instance_core0_n24691: Std_logic;
    signal top_reveal_coretop_instance_core0_n3: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n24738: Std_logic;
    signal top_reveal_coretop_instance_core0_n24761: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg2_1: Std_logic;
    signal top_reveal_coretop_instance_core0_reg0_0: Std_logic;
    signal top_reveal_coretop_instance_core0_n24743: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n1: Std_logic;
    signal top_reveal_coretop_instance_core0_n24755: Std_logic;
    signal top_reveal_coretop_instance_core0_n24749: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23186: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n19258: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_rd_dout_trig_15_N_3361_0: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3260: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24484: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24486: Std_logic;
    signal top_reveal_coretop_instance_core0_n24487: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_trig_15_N_3377_0: Std_logic;
    signal top_reveal_coretop_instance_core0_n21898: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_n8: Std_logic;
    signal top_reveal_coretop_instance_core0_n24678: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23209: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23207: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3257: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3258: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23119: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_tcnt_1: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_jtdo_N_3220: Std_logic;

      signal top_reveal_coretop_instance_core0_trig_u_rd_dout_te_15_N_3489_0: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24631: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n19257: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23203: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23188: Std_logic;
    signal top_reveal_coretop_instance_core0_n24758: Std_logic;
    signal uart_inst_n23280: Std_logic;
    signal uart_inst_n23282: Std_logic;
    signal uart_inst_n23281: Std_logic;
    signal uart_inst_n23287: Std_logic;
    signal uart_inst_n23464: Std_logic;
    signal uart_inst_n23463: Std_logic;
    signal uart_inst_n23471: Std_logic;
    signal uart_inst_n23472: Std_logic;
    signal uart_inst_n23466: Std_logic;
    signal uart_inst_n23465: Std_logic;
    signal uart_inst_tx_N_2744_2: Std_logic;
    signal uart_inst_tx_N_2744_1: Std_logic;
    signal uart_inst_n23530: Std_logic;
    signal uart_inst_n23529: Std_logic;
    signal uart_inst_n23535: Std_logic;
    signal uart_inst_tx_N_2744_3: Std_logic;
    signal uart_inst_n23536: Std_logic;
    signal uart_inst_n23538: Std_logic;
    signal uart_inst_n23532: Std_logic;
    signal uart_inst_n23531: Std_logic;
    signal uart_inst_n23279: Std_logic;
    signal uart_inst_n23286: Std_logic;
    signal uart_inst_n23309: Std_logic;
    signal uart_inst_n23308: Std_logic;
    signal uart_inst_n23316: Std_logic;
    signal uart_inst_n23317: Std_logic;
    signal uart_inst_n23311: Std_logic;
    signal uart_inst_n23310: Std_logic;
    signal uart_inst_n23313: Std_logic;
    signal uart_inst_n23312: Std_logic;
    signal uart_inst_n23318: Std_logic;
    signal uart_inst_n23319: Std_logic;
    signal uart_inst_n23288: Std_logic;
    signal uart_inst_n23315: Std_logic;
    signal uart_inst_n23314: Std_logic;
    signal uart_inst_n23340: Std_logic;
    signal uart_inst_n23339: Std_logic;
    signal uart_inst_n23347: Std_logic;
    signal uart_inst_n23348: Std_logic;
    signal uart_inst_n23342: Std_logic;
    signal uart_inst_n23341: Std_logic;
    signal uart_inst_n23284: Std_logic;
    signal uart_inst_n23283: Std_logic;
    signal uart_inst_n23468: Std_logic;
    signal uart_inst_n23467: Std_logic;
    signal uart_inst_n23473: Std_logic;
    signal uart_inst_n23474: Std_logic;
    signal uart_inst_n23537: Std_logic;
    signal uart_inst_n24650: Std_logic;
    signal uart_inst_n9331: Std_logic;
    signal uart_inst_n23506: Std_logic;
    signal uart_inst_n23507: Std_logic;
    signal uart_inst_n21964: Std_logic;
    signal uart_inst_n23470: Std_logic;
    signal uart_inst_n23469: Std_logic;
    signal uart_inst_n23495: Std_logic;
    signal uart_inst_n23494: Std_logic;
    signal uart_inst_n23502: Std_logic;
    signal uart_inst_n23503: Std_logic;
    signal uart_inst_n23497: Std_logic;
    signal uart_inst_n23496: Std_logic;
    signal uart_inst_n23155: Std_logic;
    signal uart_inst_n23344: Std_logic;
    signal uart_inst_n23343: Std_logic;
    signal uart_inst_n23349: Std_logic;
    signal uart_inst_n23499: Std_logic;
    signal uart_inst_n23498: Std_logic;
    signal uart_inst_n23504: Std_logic;
    signal uart_inst_n23350: Std_logic;
    signal uart_inst_n23346: Std_logic;
    signal uart_inst_n23345: Std_logic;
    signal uart_inst_n23505: Std_logic;
    signal uart_inst_n23501: Std_logic;
    signal uart_inst_n23500: Std_logic;
    signal uart_inst_n23371: Std_logic;
    signal uart_inst_n23370: Std_logic;
    signal uart_inst_n23378: Std_logic;
    signal uart_inst_n23402: Std_logic;
    signal uart_inst_n23401: Std_logic;
    signal uart_inst_n23409: Std_logic;
    signal uart_inst_n23410: Std_logic;
    signal uart_inst_n23404: Std_logic;
    signal uart_inst_n23403: Std_logic;
    signal uart_inst_n23526: Std_logic;
    signal uart_inst_n23525: Std_logic;
    signal uart_inst_n23533: Std_logic;
    signal uart_inst_n23406: Std_logic;
    signal uart_inst_n23405: Std_logic;
    signal uart_inst_n23411: Std_logic;
    signal uart_inst_n23412: Std_logic;
    signal uart_inst_n23408: Std_logic;
    signal uart_inst_n23407: Std_logic;
    signal uart_inst_n23433: Std_logic;
    signal uart_inst_n23432: Std_logic;
    signal uart_inst_n23440: Std_logic;
    signal uart_inst_n23441: Std_logic;
    signal uart_inst_n23435: Std_logic;
    signal uart_inst_n23434: Std_logic;
    signal uart_inst_n23437: Std_logic;
    signal uart_inst_n23436: Std_logic;
    signal uart_inst_n23442: Std_logic;
    signal uart_inst_n23443: Std_logic;
    signal uart_inst_n23439: Std_logic;
    signal uart_inst_n23438: Std_logic;
    signal uart_inst_n23278: Std_logic;
    signal uart_inst_n23277: Std_logic;
    signal uart_inst_n23285: Std_logic;
    signal uart_inst_n23534: Std_logic;
    signal uart_inst_n23379: Std_logic;
    signal uart_inst_n23247: Std_logic;
    signal uart_inst_n23246: Std_logic;
    signal uart_inst_n23254: Std_logic;
    signal uart_inst_n23255: Std_logic;
    signal uart_inst_n23249: Std_logic;
    signal uart_inst_n23248: Std_logic;
    signal uart_inst_n23251: Std_logic;
    signal uart_inst_n23250: Std_logic;
    signal uart_inst_n23256: Std_logic;
    signal uart_inst_n23257: Std_logic;
    signal uart_inst_n23253: Std_logic;
    signal uart_inst_n23252: Std_logic;
    signal uart_inst_n23528: Std_logic;
    signal uart_inst_n23527: Std_logic;
    signal uart_inst_n23373: Std_logic;
    signal uart_inst_n23372: Std_logic;
    signal uart_inst_n23375: Std_logic;
    signal uart_inst_n23374: Std_logic;
    signal uart_inst_n23380: Std_logic;
    signal uart_inst_n23381: Std_logic;
    signal uart_inst_n23377: Std_logic;
    signal uart_inst_n23376: Std_logic;
    signal mg5ahub_jtaghub_rom_0_0_1_f5b: Std_logic;
    signal mg5ahub_jtaghub_rom_0_0_0_f5a: Std_logic;
    signal mg5ahub_jtaghub_rom_0_0_f5a: Std_logic;
    signal mg5ahub_jtaghub_rom_0_1_f5b: Std_logic;
    signal mg5ahub_jtaghub_rom_0_f5a: Std_logic;
    signal mg5ahub_jtaghub_rom_0_1_0_f5a: Std_logic;
    signal mg5ahub_jtaghub_rom_1_0_0_f5a: Std_logic;
    signal mg5ahub_jtaghub_rom_1_0_f5a: Std_logic;
    signal mg5ahub_jtaghub_rom_1_f5b: Std_logic;
    signal mg5ahub_rom_dout: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n503: Std_logic;
    signal mg5ahub_id_enable: Std_logic;
    signal mg5ahub_genblk0_genblk5_jtage_u_RNO_6: Std_logic;
    signal mg5ahub_genblk0_genblk5_jtage_u_RNO_2: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24694: Std_logic;
    signal top_reveal_coretop_instance_core0_n24655: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22156: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n21442: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24692: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22598: Std_logic;
    signal top_reveal_coretop_instance_core0_n24690: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23190: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24698: Std_logic;
    signal uart_inst_n6: Std_logic;
    signal uart_inst_n17430: Std_logic;
    signal n21292: Std_logic;
    signal YPADC_SCK_c: Std_logic;
    signal YPADC_inst_n6: Std_logic;
    signal n22772: Std_logic;
    signal n18_adj_4594: Std_logic;
    signal XY_STATUS_N_400: Std_logic;
    signal n14_adj_4595: Std_logic;
    signal n13_adj_4596: Std_logic;
    signal XY_STATUS_c: Std_logic;
    signal n18: Std_logic;
    signal n14_adj_4590: Std_logic;
    signal n11_adj_4598: Std_logic;
    signal n12_adj_4597: Std_logic;
    signal n11_adj_4592: Std_logic;
    signal n12_adj_4591: Std_logic;
    signal n4: Std_logic;
    signal n21889: Std_logic;
    signal n4_adj_4593: Std_logic;
    signal n21914: Std_logic;
    signal XIADC_Filter_Inst_n25_adj_4534: Std_logic;
    signal XIADC_Filter_Inst_n23072: Std_logic;
    signal XIADC_Filter_Inst_n23024: Std_logic;
    signal top_reveal_coretop_instance_core0_rd_dout_trig_1: Std_logic;
    signal top_reveal_coretop_instance_core0_n13: Std_logic;
    signal top_reveal_coretop_instance_core0_n24721: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24633: Std_logic;
    signal top_reveal_coretop_instance_core0_n24696: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n7: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22858: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22852: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22870: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22868: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22866: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22860: Std_logic;
    signal top_reveal_coretop_instance_core0_n24656: Std_logic;
    signal top_reveal_coretop_instance_core0_n21697: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n24689: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n23052: Std_logic;
    signal top_reveal_coretop_instance_core0_n21283: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22986: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n24711: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_1_n22756: Std_logic;
    signal top_reveal_coretop_instance_core0_n17: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n24728: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22880: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22898: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22896: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22886: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22894: Std_logic;
    signal top_reveal_coretop_instance_core0_trig_u_te_0_n22888: Std_logic;
    signal top_reveal_coretop_instance_core0_n24629: Std_logic;
    signal top_reveal_coretop_instance_core0_n24695: Std_logic;
    signal top_reveal_coretop_instance_core0_n24625: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n21254: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n22712: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n22722: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n22718: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n22716: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n20: Std_logic;
    signal top_reveal_coretop_instance_core0_n24657: Std_logic;
    signal top_reveal_coretop_instance_core0_n24636: Std_logic;
    signal top_reveal_coretop_instance_core0_n6: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n6_adj_4425: Std_logic;
    signal top_reveal_coretop_instance_core0_n21152: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_n24723: Std_logic;
    signal top_reveal_coretop_instance_core0_n24727: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23060: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24647: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n12257: Std_logic;
    signal top_reveal_coretop_instance_core0_n21905: Std_logic;
    signal top_reveal_coretop_instance_core0_n9: Std_logic;
    signal top_reveal_coretop_instance_core0_n22602: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4389: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22054: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22706: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22700: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n14: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n10_adj_4398: Std_logic;

      signal top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_64: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4396: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22806: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22788: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23156: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n14440: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22176: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n23195: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n22800: Std_logic;
    signal top_reveal_coretop_instance_core0_jtag_int_u_n24644: Std_logic;
    signal uart_inst_n22452: Std_logic;
    signal uart_inst_n8: Std_logic;
    signal uart_inst_n4_adj_4319: Std_logic;
    signal uart_inst_n8_adj_4312: Std_logic;
    signal uart_inst_n8_adj_4313: Std_logic;
    signal uart_inst_n8_adj_4314: Std_logic;
    signal uart_inst_n11246: Std_logic;
    signal uart_inst_n24637: Std_logic;
    signal uart_inst_n8_adj_4320: Std_logic;
    signal uart_inst_n22464: Std_logic;
    signal uart_inst_n22826: Std_logic;
    signal uart_inst_n22828: Std_logic;
    signal uart_inst_n20436: Std_logic;
    signal uart_inst_n22512: Std_logic;
    signal uart_inst_n10199: Std_logic;
    signal uart_inst_n22404: Std_logic;
    signal uart_inst_n24688: Std_logic;
    signal uart_inst_n24697: Std_logic;
    signal uart_inst_n22548: Std_logic;
    signal uart_inst_n22474: Std_logic;
    signal uart_inst_n17487: Std_logic;
    signal uart_inst_n24686: Std_logic;
    signal uart_inst_n22260: Std_logic;
    signal uart_inst_n24685: Std_logic;
    signal uart_inst_n22500: Std_logic;
    signal uart_inst_n22296: Std_logic;
    signal uart_inst_n22584: Std_logic;
    signal uart_inst_n22582: Std_logic;
    signal uart_inst_n22536: Std_logic;
    signal uart_inst_n6_adj_4387: Std_logic;
    signal uart_inst_n22284: Std_logic;
    signal uart_inst_n22212: Std_logic;
    signal uart_inst_n22914: Std_logic;
    signal uart_inst_n22428: Std_logic;
    signal uart_inst_n24705: Std_logic;
    signal uart_inst_n22190: Std_logic;
    signal uart_inst_n10887: Std_logic;
    signal uart_inst_n11248: Std_logic;
    signal uart_inst_n9332: Std_logic;
    signal uart_inst_n22586: Std_logic;
    signal uart_inst_n4_adj_4384: Std_logic;
    signal uart_inst_n11250: Std_logic;
    signal uart_inst_n11252: Std_logic;
    signal uart_inst_n11244: Std_logic;
    signal uart_inst_n11254: Std_logic;
    signal uart_inst_n11242: Std_logic;
    signal uart_inst_n11240: Std_logic;
    signal mg5ahub_jtdo1_i_o4: Std_logic;
    signal mg5ahub_jce1: Std_logic;
    signal mg5ahub_N_50_i_1: Std_logic;
    signal mg5ahub_N_50_i: Std_logic;
    signal mg5ahub_jtdo2_i_0: Std_logic;
    signal mg5ahub_jtdo2_i_m4_0_a2_3: Std_logic;
    signal mg5ahub_id_enable_0_sqmuxa: Std_logic;
    signal mg5ahub_genblk0_genblk5_jtage_u_RNO_3: Std_logic;
    signal top_reveal_coretop_instance_core0_te_event_cnt_cntg_reg_0: Std_logic;
    signal XPADC_SCK_c: Std_logic;
    signal YPADC_CS_c: Std_logic;
    signal XPADC_CS_c: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962: Std_logic;

      signal top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi: Std_logic;
    signal top_reveal_coretop_instance_core0_tm_u_trace_dout_int_19: Std_logic;
    signal XDAC_INST_csn_reg_d2: Std_logic;
    signal GND_net: Std_logic;
    signal mg5ahub_jce1_d1: Std_logic;
    signal mg5ahub_N_51_i: Std_logic;
    signal TEMP_CS_c_c: Std_logic;
    signal clk_in_c: Std_logic;
    signal uart_inst_u1_wren_i_INV: Std_logic;
    component PUR
      port (PUR: in Std_logic);
    end component;
    component uart_rx1B
      port (PADDI: out Std_logic; uartrx1: in Std_logic);
    end component;
    component TEMP_DATAB
      port (PADDI: out Std_logic; TEMPDATA: in Std_logic);
    end component;
    component XPADC_SDO0B
      port (PADDI: out Std_logic; XPADCSDO0: in Std_logic);
    end component;
    component XIADC_MDATB
      port (PADDI: out Std_logic; XIADCMDAT: in Std_logic);
    end component;
    component XY_YB
      port (PADDI: out Std_logic; XYY: in Std_logic);
    end component;
    component XY_XB
      port (PADDI: out Std_logic; XYX: in Std_logic);
    end component;
    component XY_CLKB
      port (PADDI: out Std_logic; XYCLK: in Std_logic);
    end component;
    component XY_SYNCB
      port (PADDI: out Std_logic; XYSYNC: in Std_logic);
    end component;
    component clk_inB
      port (PADDI: out Std_logic; clkin: in Std_logic);
    end component;
    component uart_tx2B
      port (PADDO: in Std_logic; uarttx2: out Std_logic);
    end component;
    component uart_tx1B
      port (PADDO: in Std_logic; uarttx1: out Std_logic);
    end component;
    component TEMP_CLKB
      port (PADDO: in Std_logic; TEMPCLK: out Std_logic);
    end component;
    component TEMP_CSB
      port (PADDO: in Std_logic; TEMPCS: out Std_logic);
    end component;
    component YDAC_SDIB
      port (PADDO: in Std_logic; YDACSDI: out Std_logic);
    end component;
    component YDAC_SCKB
      port (PADDO: in Std_logic; YDACSCK: out Std_logic);
    end component;
    component YDAC_RSTSELB
      port (YDACRSTSEL: out Std_logic);
    end component;
    component YDAC_LDACB
      port (PADDO: in Std_logic; YDACLDAC: out Std_logic);
    end component;
    component YDAC_CSB
      port (PADDO: in Std_logic; YDACCS: out Std_logic);
    end component;
    component YDAC_RSTB
      port (PADDO: in Std_logic; YDACRST: out Std_logic);
    end component;
    component XDAC_SDIB
      port (PADDO: in Std_logic; XDACSDI: out Std_logic);
    end component;
    component XDAC_SCKB
      port (PADDO: in Std_logic; XDACSCK: out Std_logic);
    end component;
    component XDAC_RSTSELB
      port (XDACRSTSEL: out Std_logic);
    end component;
    component XDAC_LDACB
      port (PADDO: in Std_logic; XDACLDAC: out Std_logic);
    end component;
    component XDAC_CSB
      port (PADDO: in Std_logic; XDACCS: out Std_logic);
    end component;
    component XDAC_RSTB
      port (PADDO: in Std_logic; XDACRST: out Std_logic);
    end component;
    component YPADC_SDIB
      port (PADDO: in Std_logic; YPADCSDI: out Std_logic);
    end component;
    component YPADC_SCKB
      port (PADDO: in Std_logic; YPADCSCK: out Std_logic);
    end component;
    component YPADC_RSTB
      port (YPADCRST: out Std_logic);
    end component;
    component YPADC_CSB
      port (PADDO: in Std_logic; YPADCCS: out Std_logic);
    end component;
    component XPADC_SDIB
      port (PADDO: in Std_logic; XPADCSDI: out Std_logic);
    end component;
    component XPADC_SCKB
      port (PADDO: in Std_logic; XPADCSCK: out Std_logic);
    end component;
    component XPADC_RSTB
      port (XPADCRST: out Std_logic);
    end component;
    component XPADC_CSB
      port (PADDO: in Std_logic; XPADCCS: out Std_logic);
    end component;
    component YIADC_CLKINB
      port (PADDO: in Std_logic; YIADCCLKIN: out Std_logic);
    end component;
    component XIADC_CLKINB
      port (PADDO: in Std_logic; XIADCCLKIN: out Std_logic);
    end component;
    component XY_STATUSB
      port (PADDO: in Std_logic; XYSTATUS: out Std_logic);
    end component;
    component cfg_doneB
      port (PADDO: in Std_logic; cfgdone: out Std_logic);
    end component;
    component pll_inst_PLLInst_0
      port (CLKI: in Std_logic; CLKFB: in Std_logic; LOCK: out Std_logic; 
            CLKOS: out Std_logic; CLKOP: out Std_logic);
    end component;

      component lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0
      port (DIA10: in Std_logic; DIA9: in Std_logic; DIA8: in Std_logic; 
            DIA7: in Std_logic; DIA6: in Std_logic; DIA5: in Std_logic; 
            DIA4: in Std_logic; DIA3: in Std_logic; DIA2: in Std_logic; 
            DIA1: in Std_logic; DIA0: in Std_logic; ADA13: in Std_logic; 
            ADA12: in Std_logic; ADA11: in Std_logic; ADA10: in Std_logic; 
            ADA9: in Std_logic; ADA8: in Std_logic; ADA7: in Std_logic; 
            ADA6: in Std_logic; ADA5: in Std_logic; ADA4: in Std_logic; 
            ADA1: in Std_logic; ADA0: in Std_logic; WEA: in Std_logic; 
            RSTA: in Std_logic; CLKA: in Std_logic; MORCLKA: in Std_logic; 
            MORCLKB: in Std_logic; CLKB: in Std_logic; RSTB: in Std_logic; 
            DOB0: out Std_logic; DOB1: out Std_logic; DOB2: out Std_logic; 
            DOB3: out Std_logic; DOB4: out Std_logic; DOB5: out Std_logic; 
            DOB6: out Std_logic; DOB7: out Std_logic; DOB8: out Std_logic; 
            DOB9: out Std_logic; DOB10: out Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic);
    end component;

      component lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
            DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
            DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
            DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
            DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
            DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
            ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
            ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
            ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
            ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
            WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
            MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
            RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
            DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
            DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
            DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
            DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
            DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
            DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic);
    end component;

      component lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
            DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
            DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
            DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
            DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
            DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
            ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
            ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
            ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
            ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
            WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
            MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
            RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
            DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
            DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
            DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
            DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
            DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
            DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic);
    end component;

      component lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
            DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
            DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
            DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
            DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
            DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
            ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
            ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
            ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
            ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
            WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
            MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
            RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
            DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
            DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
            DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
            DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
            DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
            DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic);
    end component;

      component lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
            DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
            DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
            DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
            DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
            DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
            ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
            ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
            ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
            ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
            WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
            MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
            RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
            DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
            DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
            DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
            DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
            DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
            DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic);
    end component;

      component lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
            DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
            DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
            DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
            DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
            DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
            ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
            ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
            ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
            ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
            WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
            MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
            RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
            DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
            DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
            DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
            DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
            DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
            DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic);
    end component;

      component lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
            DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
            DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
            DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
            DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
            DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
            ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
            ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
            ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
            ADA4: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
            WEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
            MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
            RSTB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
            DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
            DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
            DOB8: out Std_logic; DOB9: out Std_logic; DOB10: out Std_logic; 
            DOB11: out Std_logic; DOB12: out Std_logic; DOB13: out Std_logic; 
            DOB14: out Std_logic; DOB15: out Std_logic; DOB16: out Std_logic; 
            DOB17: out Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic);
    end component;
    component uart_inst_u1_pdp_ram_0_0_1
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA14: in Std_logic; 
            DIA12: in Std_logic; DIA11: in Std_logic; DIA9: in Std_logic; 
            DIA7: in Std_logic; DIA5: in Std_logic; DIA2: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA1: in Std_logic; ADA0: in Std_logic; 
            DOA17: out Std_logic; DOA16: out Std_logic; DOA15: out Std_logic; 
            DOA14: out Std_logic; DOA13: out Std_logic; DOA12: out Std_logic; 
            DOA11: out Std_logic; DOA10: out Std_logic; DOA9: out Std_logic; 
            DOA8: out Std_logic; DOA7: out Std_logic; DOA6: out Std_logic; 
            DOA5: out Std_logic; DOA4: out Std_logic; DOA3: out Std_logic; 
            DOA2: out Std_logic; DOA1: out Std_logic; DOA0: out Std_logic; 
            CEA: in Std_logic; RSTA: in Std_logic; CLKA: in Std_logic; 
            MORCLKA: in Std_logic; MORCLKB: in Std_logic; CLKB: in Std_logic; 
            RSTB: in Std_logic; CEB: in Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DIB0: in Std_logic; 
            DIB1: in Std_logic; DIB2: in Std_logic; DIB3: in Std_logic; 
            DIB4: in Std_logic; DIB5: in Std_logic; DIB6: in Std_logic; 
            DIB7: in Std_logic; DIB8: in Std_logic; DIB9: in Std_logic; 
            DIB10: in Std_logic; DIB11: in Std_logic; DIB12: in Std_logic; 
            DIB13: in Std_logic; DIB14: in Std_logic; DIB15: in Std_logic; 
            DIB16: in Std_logic; DIB17: in Std_logic; ADB3W: in Std_logic);
    end component;
    component uart_inst_u1_pdp_ram_0_1_0
      port (DIA17: in Std_logic; DIA16: in Std_logic; DIA15: in Std_logic; 
            DIA14: in Std_logic; DIA13: in Std_logic; DIA12: in Std_logic; 
            DIA11: in Std_logic; DIA10: in Std_logic; DIA9: in Std_logic; 
            DIA8: in Std_logic; DIA7: in Std_logic; DIA6: in Std_logic; 
            DIA5: in Std_logic; DIA4: in Std_logic; DIA3: in Std_logic; 
            DIA2: in Std_logic; DIA1: in Std_logic; DIA0: in Std_logic; 
            ADA13: in Std_logic; ADA12: in Std_logic; ADA11: in Std_logic; 
            ADA10: in Std_logic; ADA9: in Std_logic; ADA8: in Std_logic; 
            ADA7: in Std_logic; ADA6: in Std_logic; ADA5: in Std_logic; 
            ADA1: in Std_logic; ADA0: in Std_logic; DOA17: out Std_logic; 
            DOA16: out Std_logic; DOA15: out Std_logic; DOA14: out Std_logic; 
            DOA13: out Std_logic; DOA12: out Std_logic; DOA11: out Std_logic; 
            DOA10: out Std_logic; DOA9: out Std_logic; DOA8: out Std_logic; 
            DOA7: out Std_logic; DOA6: out Std_logic; DOA5: out Std_logic; 
            DOA4: out Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; CEA: in Std_logic; 
            RSTA: in Std_logic; CLKA: in Std_logic; MORCLKA: in Std_logic; 
            MORCLKB: in Std_logic; CLKB: in Std_logic; RSTB: in Std_logic; 
            CEB: in Std_logic; DOB0: out Std_logic; DOB1: out Std_logic; 
            DOB2: out Std_logic; DOB3: out Std_logic; DOB4: out Std_logic; 
            DOB5: out Std_logic; DOB6: out Std_logic; DOB7: out Std_logic; 
            DOB8: out Std_logic; DOB9: out Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DIB0: in Std_logic; 
            DIB1: in Std_logic; DIB2: in Std_logic; DIB3: in Std_logic; 
            DIB4: in Std_logic; DIB5: in Std_logic; DIB6: in Std_logic; 
            DIB7: in Std_logic; DIB8: in Std_logic; DIB9: in Std_logic; 
            ADB3W: in Std_logic);
    end component;
    component mg5ahub_genblk0_genblk5_jtage_u
      port (JTDO1: in Std_logic; JTDO2: in Std_logic; JTDI: out Std_logic; 
            JTCK: out Std_logic; JSHIFT: out Std_logic; JUPDATE: out Std_logic; 
            JRSTN: out Std_logic; JCE2: out Std_logic; JCE1: out Std_logic);
    end component;
    component GSR_INSTB
      port (GSRNET: in Std_logic);
    end component;
  begin
    YPADC_inst_SLICE_0I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>YPADC_inst_sck_cnt_5, C0=>'X', 
                D0=>VCC_net, FCI=>YPADC_inst_n20112, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>YPADC_inst_n30, Q0=>open);
    YPADC_inst_SLICE_1I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>YPADC_inst_sck_cnt_4, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>YPADC_inst_sck_cnt_3, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>YPADC_inst_n20111, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>YPADC_inst_n20112, 
                F1=>YPADC_inst_n31, Q1=>open, F0=>YPADC_inst_n32, Q0=>open);
    YPADC_inst_SLICE_2I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', A1=>YPADC_inst_sck_cnt_2, B1=>'X', C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>YPADC_inst_sck_cnt_1, C0=>'X', D0=>VCC_net, 
                FCI=>YPADC_inst_n20110, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>YPADC_inst_n20111, F1=>YPADC_inst_n33, Q1=>open, 
                F0=>YPADC_inst_n34, Q0=>open);
    YPADC_inst_SLICE_3I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', B1=>YPADC_inst_sck_cnt_0, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>YPADC_inst_n20110, F1=>YPADC_inst_n35, Q1=>open, F0=>open, 
                Q0=>open);
    YPADC_inst_SLICE_4I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>YPADC_inst_sckcfg_cnt_5, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>YPADC_inst_n20109, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>YPADC_inst_n30_adj_4567, Q0=>open);
    YPADC_inst_SLICE_5I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', A1=>YPADC_inst_sckcfg_cnt_4, B1=>'X', C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>YPADC_inst_sckcfg_cnt_3, C0=>'X', D0=>VCC_net, 
                FCI=>YPADC_inst_n20108, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>YPADC_inst_n20109, F1=>YPADC_inst_n31_adj_4565, Q1=>open, 
                F0=>YPADC_inst_n32_adj_4563, Q0=>open);
    YPADC_inst_SLICE_6I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>YPADC_inst_sckcfg_cnt_2, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>YPADC_inst_sckcfg_cnt_1, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>YPADC_inst_n20107, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>YPADC_inst_n20108, 
                F1=>YPADC_inst_n33_adj_4561, Q1=>open, 
                F0=>YPADC_inst_n34_adj_4559, Q0=>open);
    YPADC_inst_SLICE_7I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', A1=>YPADC_inst_sckcfg_cnt_0, B1=>'X', C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>YPADC_inst_n20107, F1=>YPADC_inst_n35_adj_4557, Q1=>open, 
                F0=>open, Q0=>open);
    SLICE_8I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_28, C1=>'X', D1=>VCC_net, 
                DI1=>n137, DI0=>n138, A0=>'X', B0=>rst_dly_cnt_27, C0=>'X', 
                D0=>VCC_net, FCI=>n19974, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19975, F1=>n137, Q1=>rst_dly_cnt_28, 
                F0=>n138, Q0=>rst_dly_cnt_27);
    SLICE_9I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>n134, A0=>'X', B0=>rst_dly_cnt_31, C0=>'X', D0=>VCC_net, 
                FCI=>n19976, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>open, F1=>open, Q1=>open, F0=>n134, 
                Q0=>rst_dly_cnt_31);
    SLICE_10I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_30, C1=>'X', D1=>VCC_net, 
                DI1=>n135, DI0=>n136, A0=>'X', B0=>rst_dly_cnt_29, C0=>'X', 
                D0=>VCC_net, FCI=>n19975, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19976, F1=>n135, Q1=>rst_dly_cnt_30, 
                F0=>n136, Q0=>rst_dly_cnt_29);
    SLICE_11I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_26, C1=>'X', D1=>VCC_net, 
                DI1=>n139, DI0=>n140, A0=>'X', B0=>rst_dly_cnt_25, C0=>'X', 
                D0=>VCC_net, FCI=>n19973, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19974, F1=>n139, Q1=>rst_dly_cnt_26, 
                F0=>n140, Q0=>rst_dly_cnt_25);
    SLICE_12I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>n28, C1=>'X', D1=>VCC_net, DI1=>n161, 
                DI0=>n162, A0=>n29, B0=>'X', C0=>'X', D0=>VCC_net, FCI=>n19962, 
                M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, LSR=>pll_locked, 
                FCO=>n19963, F1=>n161, Q1=>n28, F0=>n162, Q0=>n29);
    SLICE_13I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_4, C1=>'X', D1=>VCC_net, 
                DI1=>n81, DI0=>n82, A0=>XY_X_POS_3, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n19978, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19979, F1=>n81, Q1=>XY_X_POS_4, F0=>n82, 
                Q0=>XY_X_POS_3);
    SLICE_14I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_24, C1=>'X', D1=>VCC_net, 
                DI1=>n141, DI0=>n142, A0=>'X', B0=>rst_dly_cnt_23, C0=>'X', 
                D0=>VCC_net, FCI=>n19972, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19973, F1=>n141, Q1=>rst_dly_cnt_24, 
                F0=>n142, Q0=>rst_dly_cnt_23);
    SLICE_15I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>n70_adj_4589, A0=>XY_Y_POS_15, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n19992, M0=>'X', CE=>XY_Y_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>open, F1=>open, Q1=>open, 
                F0=>n70_adj_4589, Q0=>XY_Y_POS_15);
    SLICE_16I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_22, C1=>'X', D1=>VCC_net, 
                DI1=>n143, DI0=>n144, A0=>rst_dly_cnt_21, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n19971, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19972, F1=>n143, Q1=>rst_dly_cnt_22, 
                F0=>n144, Q0=>rst_dly_cnt_21);
    SLICE_17I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_20, C1=>'X', D1=>VCC_net, 
                DI1=>n145, DI0=>n146, A0=>'X', B0=>rst_dly_cnt_19, C0=>'X', 
                D0=>VCC_net, FCI=>n19970, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19971, F1=>n145, Q1=>rst_dly_cnt_20, 
                F0=>n146, Q0=>rst_dly_cnt_19);
    SLICE_18I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_18, C1=>'X', D1=>VCC_net, 
                DI1=>n147, DI0=>n148, A0=>'X', B0=>rst_dly_cnt_17, C0=>'X', 
                D0=>VCC_net, FCI=>n19969, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19970, F1=>n147, Q1=>rst_dly_cnt_18, 
                F0=>n148, Q0=>rst_dly_cnt_17);
    SLICE_19I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_16, C1=>'X', D1=>VCC_net, 
                DI1=>n149, DI0=>n150, A0=>rst_dly_cnt_15, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n19968, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19969, F1=>n149, Q1=>rst_dly_cnt_16, 
                F0=>n150, Q0=>rst_dly_cnt_15);
    SLICE_20I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_14, C1=>'X', D1=>VCC_net, 
                DI1=>n151, DI0=>n152, A0=>'X', B0=>rst_dly_cnt_13, C0=>'X', 
                D0=>VCC_net, FCI=>n19967, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19968, F1=>n151, Q1=>rst_dly_cnt_14, 
                F0=>n152, Q0=>rst_dly_cnt_13);
    SLICE_21I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_14, C1=>'X', D1=>VCC_net, 
                DI1=>n71_adj_4588, DI0=>n72_adj_4587, A0=>'X', B0=>XY_Y_POS_13, 
                C0=>'X', D0=>VCC_net, FCI=>n19991, M0=>'X', CE=>XY_Y_c, 
                CLK=>XY_CLK_c, LSR=>XY_SYNC_c, FCO=>n19992, F1=>n71_adj_4588, 
                Q1=>XY_Y_POS_14, F0=>n72_adj_4587, Q0=>XY_Y_POS_13);
    SLICE_22I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_12, C1=>'X', D1=>VCC_net, 
                DI1=>n73_adj_4586, DI0=>n74_adj_4585, A0=>'X', B0=>XY_Y_POS_11, 
                C0=>'X', D0=>VCC_net, FCI=>n19990, M0=>'X', CE=>XY_Y_c, 
                CLK=>XY_CLK_c, LSR=>XY_SYNC_c, FCO=>n19991, F1=>n73_adj_4586, 
                Q1=>XY_Y_POS_12, F0=>n74_adj_4585, Q0=>XY_Y_POS_11);
    SLICE_23I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_10, C1=>'X', D1=>VCC_net, 
                DI1=>n75_adj_4584, DI0=>n76_adj_4583, A0=>'X', B0=>XY_Y_POS_9, 
                C0=>'X', D0=>VCC_net, FCI=>n19989, M0=>'X', CE=>XY_Y_c, 
                CLK=>XY_CLK_c, LSR=>XY_SYNC_c, FCO=>n19990, F1=>n75_adj_4584, 
                Q1=>XY_Y_POS_10, F0=>n76_adj_4583, Q0=>XY_Y_POS_9);
    SLICE_24I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_8, C1=>'X', D1=>VCC_net, 
                DI1=>n77_adj_4582, DI0=>n78_adj_4581, A0=>'X', B0=>XY_Y_POS_7, 
                C0=>'X', D0=>VCC_net, FCI=>n19988, M0=>'X', CE=>XY_Y_c, 
                CLK=>XY_CLK_c, LSR=>XY_SYNC_c, FCO=>n19989, F1=>n77_adj_4582, 
                Q1=>XY_Y_POS_8, F0=>n78_adj_4581, Q0=>XY_Y_POS_7);
    SLICE_25I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_6, C1=>'X', D1=>VCC_net, 
                DI1=>n79_adj_4580, DI0=>n80_adj_4579, A0=>'X', B0=>XY_Y_POS_5, 
                C0=>'X', D0=>VCC_net, FCI=>n19987, M0=>'X', CE=>XY_Y_c, 
                CLK=>XY_CLK_c, LSR=>XY_SYNC_c, FCO=>n19988, F1=>n79_adj_4580, 
                Q1=>XY_Y_POS_6, F0=>n80_adj_4579, Q0=>XY_Y_POS_5);
    SLICE_26I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_12, C1=>'X', D1=>VCC_net, 
                DI1=>n153, DI0=>n154, A0=>'X', B0=>rst_dly_cnt_11, C0=>'X', 
                D0=>VCC_net, FCI=>n19966, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19967, F1=>n153, Q1=>rst_dly_cnt_12, 
                F0=>n154, Q0=>rst_dly_cnt_11);
    SLICE_27I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_4, C1=>'X', D1=>VCC_net, 
                DI1=>n81_adj_4578, DI0=>n82_adj_4577, A0=>XY_Y_POS_3, B0=>'X', 
                C0=>'X', D0=>VCC_net, FCI=>n19986, M0=>'X', CE=>XY_Y_c, 
                CLK=>XY_CLK_c, LSR=>XY_SYNC_c, FCO=>n19987, F1=>n81_adj_4578, 
                Q1=>XY_Y_POS_4, F0=>n82_adj_4577, Q0=>XY_Y_POS_3);
    SLICE_28I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_2, C1=>'X', D1=>VCC_net, 
                DI1=>n83_adj_4576, DI0=>n84_adj_4575, A0=>'X', B0=>XY_Y_POS_1, 
                C0=>'X', D0=>VCC_net, FCI=>n19985, M0=>'X', CE=>XY_Y_c, 
                CLK=>XY_CLK_c, LSR=>XY_SYNC_c, FCO=>n19986, F1=>n83_adj_4576, 
                Q1=>XY_Y_POS_2, F0=>n84_adj_4575, Q0=>XY_Y_POS_1);
    XPADC_inst_SLICE_29I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>XPADC_inst_sck_cnt_5, C0=>'X', 
                D0=>VCC_net, FCI=>XPADC_inst_n20123, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>XPADC_inst_n30, Q0=>open);
    XPADC_inst_SLICE_30I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', A1=>XPADC_inst_sck_cnt_4, B1=>'X', C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>XPADC_inst_sck_cnt_3, C0=>'X', D0=>VCC_net, 
                FCI=>XPADC_inst_n20122, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>XPADC_inst_n20123, F1=>XPADC_inst_n31, Q1=>open, 
                F0=>XPADC_inst_n32_adj_4542, Q0=>open);
    XPADC_inst_SLICE_31I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>XPADC_inst_sck_cnt_2, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>XPADC_inst_sck_cnt_1, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>XPADC_inst_n20121, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>XPADC_inst_n20122, 
                F1=>XPADC_inst_n33, Q1=>open, F0=>XPADC_inst_n34, Q0=>open);
    XPADC_inst_SLICE_32I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', B1=>XPADC_inst_sck_cnt_0, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>XPADC_inst_n20121, F1=>XPADC_inst_n35, Q1=>open, F0=>open, 
                Q0=>open);
    XPADC_inst_SLICE_33I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>XPADC_inst_sckcfg_cnt_5, C0=>'X', 
                D0=>VCC_net, FCI=>XPADC_inst_n20034, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>XPADC_inst_n30_adj_4546, Q0=>open);
    XPADC_inst_SLICE_34I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', A1=>XPADC_inst_sckcfg_cnt_4, B1=>'X', C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>XPADC_inst_sckcfg_cnt_3, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>XPADC_inst_n20033, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>XPADC_inst_n20034, 
                F1=>XPADC_inst_n31_adj_4547, Q1=>open, 
                F0=>XPADC_inst_n32_adj_4548, Q0=>open);
    XPADC_inst_SLICE_35I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>XPADC_inst_sckcfg_cnt_2, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>XPADC_inst_sckcfg_cnt_1, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>XPADC_inst_n20032, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>XPADC_inst_n20033, 
                F1=>XPADC_inst_n33_adj_4549, Q1=>open, 
                F0=>XPADC_inst_n34_adj_4550, Q0=>open);
    XPADC_inst_SLICE_36I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', A1=>XPADC_inst_sckcfg_cnt_0, B1=>'X', C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>XPADC_inst_n20032, F1=>XPADC_inst_n35_adj_4551, Q1=>open, 
                F0=>open, Q0=>open);
    SLICE_37I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_10, C1=>'X', D1=>VCC_net, 
                DI1=>n155, DI0=>n156, A0=>rst_dly_cnt_9, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n19965, M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, FCO=>n19966, F1=>n155, Q1=>rst_dly_cnt_10, 
                F0=>n156, Q0=>rst_dly_cnt_9);
    SLICE_38I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>n30, C1=>'X', D1=>VCC_net, DI1=>n163, 
                DI0=>n164, A0=>'X', B0=>n31, C0=>'X', D0=>VCC_net, FCI=>n19961, 
                M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, LSR=>pll_locked, 
                FCO=>n19962, F1=>n163, Q1=>n30, F0=>n164, Q0=>n31);
    SLICE_39I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0000", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_Y_POS_0, C1=>'X', D1=>VCC_net, 
                DI1=>n85_adj_4574, DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>XY_Y_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19985, F1=>n85_adj_4574, Q1=>XY_Y_POS_0, 
                F0=>open, Q0=>open);
    SLICE_40I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_6, C1=>'X', D1=>VCC_net, 
                DI1=>n79, DI0=>n80, A0=>'X', B0=>XY_X_POS_5, C0=>'X', 
                D0=>VCC_net, FCI=>n19979, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19980, F1=>n79, Q1=>XY_X_POS_6, F0=>n80, 
                Q0=>XY_X_POS_5);
    SLICE_41I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>n70, A0=>XY_X_POS_15, B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>n19984, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>open, F1=>open, Q1=>open, F0=>n70, 
                Q0=>XY_X_POS_15);
    SLICE_42I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0000", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>n32, C1=>'X', D1=>VCC_net, DI1=>n165, 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', 
                M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, LSR=>pll_locked, 
                FCO=>n19961, F1=>n165, Q1=>n32, F0=>open, Q0=>open);
    SLICE_43I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_14, C1=>'X', D1=>VCC_net, 
                DI1=>n71, DI0=>n72, A0=>'X', B0=>XY_X_POS_13, C0=>'X', 
                D0=>VCC_net, FCI=>n19983, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19984, F1=>n71, Q1=>XY_X_POS_14, F0=>n72, 
                Q0=>XY_X_POS_13);
    SLICE_44I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>n24, C1=>'X', D1=>VCC_net, DI1=>n157, 
                DI0=>n158, A0=>'X', B0=>n25, C0=>'X', D0=>VCC_net, FCI=>n19964, 
                M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, LSR=>pll_locked, 
                FCO=>n19965, F1=>n157, Q1=>n24, F0=>n158, Q0=>n25);
    SLICE_45I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_12, C1=>'X', D1=>VCC_net, 
                DI1=>n73, DI0=>n74, A0=>'X', B0=>XY_X_POS_11, C0=>'X', 
                D0=>VCC_net, FCI=>n19982, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19983, F1=>n73, Q1=>XY_X_POS_12, F0=>n74, 
                Q0=>XY_X_POS_11);
    SLICE_46I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_10, C1=>'X', D1=>VCC_net, 
                DI1=>n75, DI0=>n76, A0=>XY_X_POS_9, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n19981, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19982, F1=>n75, Q1=>XY_X_POS_10, F0=>n76, 
                Q0=>XY_X_POS_9);
    SLICE_47I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>n26, C1=>'X', D1=>VCC_net, DI1=>n159, 
                DI0=>n160, A0=>'X', B0=>n27, C0=>'X', D0=>VCC_net, FCI=>n19963, 
                M0=>'X', CE=>cout, CLK=>TEMP_CLK_c, LSR=>pll_locked, 
                FCO=>n19964, F1=>n159, Q1=>n26, F0=>n160, Q0=>n27);
    SLICE_48I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_8, C1=>'X', D1=>VCC_net, 
                DI1=>n77, DI0=>n78, A0=>'X', B0=>XY_X_POS_7, C0=>'X', 
                D0=>VCC_net, FCI=>n19980, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19981, F1=>n77, Q1=>XY_X_POS_8, F0=>n78, 
                Q0=>XY_X_POS_7);
    XIADC_Filter_Inst_SLICE_49I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99aa", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n10694, A0=>XIADC_Filter_Inst_acc3_15, 
                B0=>XIADC_Filter_Inst_acc3_d2_15, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20139, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25204, FCO=>open, F1=>open, 
                Q1=>open, F0=>XIADC_Filter_Inst_n10694, 
                Q0=>XIADC_Filter_Inst_diff1_15);
    XIADC_Filter_Inst_SLICE_50I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_d2_14, 
                B1=>XIADC_Filter_Inst_acc3_14, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10695, DI0=>XIADC_Filter_Inst_n10696, 
                A0=>XIADC_Filter_Inst_acc3_d2_13, 
                B0=>XIADC_Filter_Inst_acc3_13, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20138, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25204, 
                FCO=>XIADC_Filter_Inst_n20139, F1=>XIADC_Filter_Inst_n10695, 
                Q1=>XIADC_Filter_Inst_diff1_14, F0=>XIADC_Filter_Inst_n10696, 
                Q0=>XIADC_Filter_Inst_diff1_13);
    XIADC_Filter_Inst_SLICE_51I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_d2_12, 
                B1=>XIADC_Filter_Inst_acc3_12, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10697, DI0=>XIADC_Filter_Inst_n10698, 
                A0=>XIADC_Filter_Inst_acc3_11, 
                B0=>XIADC_Filter_Inst_acc3_d2_11, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20137, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25204, 
                FCO=>XIADC_Filter_Inst_n20138, F1=>XIADC_Filter_Inst_n10697, 
                Q1=>XIADC_Filter_Inst_diff1_12, F0=>XIADC_Filter_Inst_n10698, 
                Q0=>XIADC_Filter_Inst_diff1_11);
    XIADC_Filter_Inst_SLICE_52I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_d2_10, 
                B1=>XIADC_Filter_Inst_acc3_10, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10699, DI0=>XIADC_Filter_Inst_n10700, 
                A0=>XIADC_Filter_Inst_acc3_9, B0=>XIADC_Filter_Inst_acc3_d2_9, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20136, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25204, 
                FCO=>XIADC_Filter_Inst_n20137, F1=>XIADC_Filter_Inst_n10699, 
                Q1=>XIADC_Filter_Inst_diff1_10, F0=>XIADC_Filter_Inst_n10700, 
                Q0=>XIADC_Filter_Inst_diff1_9);
    XIADC_Filter_Inst_SLICE_53I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_d2_8, 
                B1=>XIADC_Filter_Inst_acc3_8, C1=>'X', D1=>VCC_net, DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n10702, A0=>XIADC_Filter_Inst_acc3_d2_7, 
                B0=>XIADC_Filter_Inst_acc3_7, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20135, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25204, 
                FCO=>XIADC_Filter_Inst_n20136, F1=>XIADC_Filter_Inst_n10701, 
                Q1=>open, F0=>XIADC_Filter_Inst_n10702, 
                Q0=>XIADC_Filter_Inst_diff1_7);
    XIADC_Filter_Inst_SLICE_54I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_d2_6, 
                B1=>XIADC_Filter_Inst_acc3_6, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10703, DI0=>XIADC_Filter_Inst_n10704, 
                A0=>XIADC_Filter_Inst_acc3_5, B0=>XIADC_Filter_Inst_acc3_d2_5, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20134, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, 
                FCO=>XIADC_Filter_Inst_n20135, F1=>XIADC_Filter_Inst_n10703, 
                Q1=>XIADC_Filter_Inst_diff1_6, F0=>XIADC_Filter_Inst_n10704, 
                Q0=>XIADC_Filter_Inst_diff1_5);
    XIADC_Filter_Inst_SLICE_55I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_d2_4, 
                B1=>XIADC_Filter_Inst_acc3_4, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10705, DI0=>XIADC_Filter_Inst_n10706, 
                A0=>XIADC_Filter_Inst_acc3_3, B0=>XIADC_Filter_Inst_acc3_d2_3, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20133, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, 
                FCO=>XIADC_Filter_Inst_n20134, F1=>XIADC_Filter_Inst_n10705, 
                Q1=>XIADC_Filter_Inst_diff1_4, F0=>XIADC_Filter_Inst_n10706, 
                Q0=>XIADC_Filter_Inst_diff1_3);
    XIADC_Filter_Inst_SLICE_56I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_d2_2, 
                B1=>XIADC_Filter_Inst_acc3_2, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10707, DI0=>XIADC_Filter_Inst_n10708, 
                A0=>XIADC_Filter_Inst_acc3_d2_1, B0=>XIADC_Filter_Inst_acc3_1, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20132, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, 
                FCO=>XIADC_Filter_Inst_n20133, F1=>XIADC_Filter_Inst_n10707, 
                Q1=>XIADC_Filter_Inst_diff1_2, F0=>XIADC_Filter_Inst_n10708, 
                Q0=>XIADC_Filter_Inst_diff1_1);
    XIADC_Filter_Inst_SLICE_57I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0088", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_1, 
                B1=>XIADC_Filter_Inst_acc1_1, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n129, DI0=>'X', 
                A0=>XIADC_Filter_Inst_acc1_0, B0=>XIADC_Filter_Inst_acc2_0, 
                C0=>'X', D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, FCO=>XIADC_Filter_Inst_n20007, 
                F1=>XIADC_Filter_Inst_n129, Q1=>XIADC_Filter_Inst_acc2_1, 
                F0=>open, Q0=>open);
    XIADC_Filter_Inst_SLICE_58I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x00FF", 
                   INIT1_INITVAL=>"0x99aa", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_0, 
                B1=>XIADC_Filter_Inst_acc3_d2_0, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10709, DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20132, F1=>XIADC_Filter_Inst_n10709, 
                Q1=>XIADC_Filter_Inst_diff1_0, F0=>open, Q0=>open);
    XIADC_Filter_Inst_SLICE_59I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99aa", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n10604, A0=>XIADC_Filter_Inst_diff1_15, 
                B0=>XIADC_Filter_Inst_diff1_d_15, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20131, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, FCO=>open, F1=>open, 
                Q1=>open, F0=>XIADC_Filter_Inst_n10604, 
                Q0=>XIADC_Filter_Inst_diff2_15);
    XIADC_Filter_Inst_SLICE_60I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_14, 
                B1=>XIADC_Filter_Inst_diff1_d_14, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10605, DI0=>XIADC_Filter_Inst_n10606, 
                A0=>XIADC_Filter_Inst_diff1_d_13, 
                B0=>XIADC_Filter_Inst_diff1_13, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20130, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, 
                FCO=>XIADC_Filter_Inst_n20131, F1=>XIADC_Filter_Inst_n10605, 
                Q1=>XIADC_Filter_Inst_diff2_14, F0=>XIADC_Filter_Inst_n10606, 
                Q0=>XIADC_Filter_Inst_diff2_13);
    XIADC_Filter_Inst_SLICE_61I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_d_12, 
                B1=>XIADC_Filter_Inst_diff1_12, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10607, DI0=>XIADC_Filter_Inst_n10608, 
                A0=>XIADC_Filter_Inst_diff1_d_11, 
                B0=>XIADC_Filter_Inst_diff1_11, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20129, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, 
                FCO=>XIADC_Filter_Inst_n20130, F1=>XIADC_Filter_Inst_n10607, 
                Q1=>XIADC_Filter_Inst_diff2_12, F0=>XIADC_Filter_Inst_n10608, 
                Q0=>XIADC_Filter_Inst_diff2_11);
    XIADC_Filter_Inst_SLICE_62I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_d_10, 
                B1=>XIADC_Filter_Inst_diff1_10, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10609, DI0=>XIADC_Filter_Inst_n10610, 
                A0=>XIADC_Filter_Inst_diff1_d_9, B0=>XIADC_Filter_Inst_diff1_9, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20128, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, 
                FCO=>XIADC_Filter_Inst_n20129, F1=>XIADC_Filter_Inst_n10609, 
                Q1=>XIADC_Filter_Inst_diff2_10, F0=>XIADC_Filter_Inst_n10610, 
                Q0=>XIADC_Filter_Inst_diff2_9);
    XIADC_Filter_Inst_SLICE_63I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_15, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n115_adj_4514, 
                DI0=>XIADC_Filter_Inst_n116_adj_4515, A0=>'X', 
                B0=>XIADC_Filter_Inst_acc1_14, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20000, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25204, FCO=>open, 
                F1=>XIADC_Filter_Inst_n115_adj_4514, 
                Q1=>XIADC_Filter_Inst_acc1_15, 
                F0=>XIADC_Filter_Inst_n116_adj_4515, 
                Q0=>XIADC_Filter_Inst_acc1_14);
    XIADC_Filter_Inst_SLICE_64I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_d_8, 
                B1=>XIADC_Filter_Inst_diff1_8, C1=>'X', D1=>VCC_net, DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n10612, A0=>XIADC_Filter_Inst_diff1_d_7, 
                B0=>XIADC_Filter_Inst_diff1_7, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20127, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20128, F1=>XIADC_Filter_Inst_n10611, 
                Q1=>open, F0=>XIADC_Filter_Inst_n10612, 
                Q0=>XIADC_Filter_Inst_diff2_7);
    XIADC_Filter_Inst_SLICE_65I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99AA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_6, 
                B1=>XIADC_Filter_Inst_diff1_d_6, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>XIADC_Filter_Inst_n10614, 
                A0=>XIADC_Filter_Inst_diff1_d_5, B0=>XIADC_Filter_Inst_diff1_5, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20126, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20127, F1=>XIADC_Filter_Inst_n10613, 
                Q1=>open, F0=>XIADC_Filter_Inst_n10614, 
                Q0=>XIADC_Filter_Inst_diff2_5);
    XIADC_Filter_Inst_SLICE_66I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_4, 
                B1=>XIADC_Filter_Inst_diff1_d_4, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10615, DI0=>XIADC_Filter_Inst_n10616, 
                A0=>XIADC_Filter_Inst_diff1_d_3, B0=>XIADC_Filter_Inst_diff1_3, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20125, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20126, F1=>XIADC_Filter_Inst_n10615, 
                Q1=>XIADC_Filter_Inst_diff2_4, F0=>XIADC_Filter_Inst_n10616, 
                Q0=>XIADC_Filter_Inst_diff2_3);
    XIADC_Filter_Inst_SLICE_67I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99AA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_2, 
                B1=>XIADC_Filter_Inst_diff1_d_2, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>XIADC_Filter_Inst_n10618, 
                A0=>XIADC_Filter_Inst_diff1_d_1, B0=>XIADC_Filter_Inst_diff1_1, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20124, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20125, F1=>XIADC_Filter_Inst_n10617, 
                Q1=>open, F0=>XIADC_Filter_Inst_n10618, 
                Q0=>XIADC_Filter_Inst_diff2_1);
    XIADC_Filter_Inst_SLICE_68I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x00FF", 
                   INIT1_INITVAL=>"0x99aa", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff1_0, 
                B1=>XIADC_Filter_Inst_diff1_d_0, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n10619, DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20124, F1=>XIADC_Filter_Inst_n10619, 
                Q1=>XIADC_Filter_Inst_diff2_0, F0=>open, Q0=>open);
    XIADC_Filter_Inst_SLICE_69I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_13, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n117_adj_4516, 
                DI0=>XIADC_Filter_Inst_n118_adj_4517, A0=>'X', 
                B0=>XIADC_Filter_Inst_acc1_12, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n19999, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, FCO=>XIADC_Filter_Inst_n20000, 
                F1=>XIADC_Filter_Inst_n117_adj_4516, 
                Q1=>XIADC_Filter_Inst_acc1_13, 
                F0=>XIADC_Filter_Inst_n118_adj_4517, 
                Q0=>XIADC_Filter_Inst_acc1_12);
    XIADC_Filter_Inst_SLICE_70I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_11, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n119_adj_4518, 
                DI0=>XIADC_Filter_Inst_n120_adj_4519, 
                A0=>XIADC_Filter_Inst_acc1_10, B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n19998, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, FCO=>XIADC_Filter_Inst_n19999, 
                F1=>XIADC_Filter_Inst_n119_adj_4518, 
                Q1=>XIADC_Filter_Inst_acc1_11, 
                F0=>XIADC_Filter_Inst_n120_adj_4519, 
                Q0=>XIADC_Filter_Inst_acc1_10);
    XIADC_Filter_Inst_SLICE_71I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99aa", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n38, A0=>XIADC_Filter_Inst_diff2_15, 
                B0=>XIADC_Filter_Inst_diff2_d_15, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20120, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25205, FCO=>open, F1=>open, 
                Q1=>open, F0=>XIADC_Filter_Inst_n38, 
                Q0=>XIADC_Filter_Inst_diff3_15);
    XIADC_Filter_Inst_SLICE_72I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_d_14, 
                B1=>XIADC_Filter_Inst_diff2_14, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n41, DI0=>XIADC_Filter_Inst_n44, 
                A0=>XIADC_Filter_Inst_diff2_d_13, 
                B0=>XIADC_Filter_Inst_diff2_13, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20119, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20120, F1=>XIADC_Filter_Inst_n41, 
                Q1=>XIADC_Filter_Inst_diff3_14, F0=>XIADC_Filter_Inst_n44, 
                Q0=>XIADC_Filter_Inst_diff3_13);
    XIADC_Filter_Inst_SLICE_73I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_9, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n121_adj_4520, 
                DI0=>XIADC_Filter_Inst_n122_adj_4521, A0=>'X', 
                B0=>XIADC_Filter_Inst_acc1_8, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n19997, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, FCO=>XIADC_Filter_Inst_n19998, 
                F1=>XIADC_Filter_Inst_n121_adj_4520, 
                Q1=>XIADC_Filter_Inst_acc1_9, 
                F0=>XIADC_Filter_Inst_n122_adj_4521, 
                Q0=>XIADC_Filter_Inst_acc1_8);
    XIADC_Filter_Inst_SLICE_74I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_7, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n123_adj_4522, 
                DI0=>XIADC_Filter_Inst_n124_adj_4523, A0=>'X', 
                B0=>XIADC_Filter_Inst_acc1_6, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n19996, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, FCO=>XIADC_Filter_Inst_n19997, 
                F1=>XIADC_Filter_Inst_n123_adj_4522, 
                Q1=>XIADC_Filter_Inst_acc1_7, 
                F0=>XIADC_Filter_Inst_n124_adj_4523, 
                Q0=>XIADC_Filter_Inst_acc1_6);
    XIADC_Filter_Inst_SLICE_75I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_d_12, 
                B1=>XIADC_Filter_Inst_diff2_12, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n47, DI0=>XIADC_Filter_Inst_n50, 
                A0=>XIADC_Filter_Inst_diff2_11, 
                B0=>XIADC_Filter_Inst_diff2_d_11, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20118, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20119, F1=>XIADC_Filter_Inst_n47, 
                Q1=>XIADC_Filter_Inst_diff3_12, F0=>XIADC_Filter_Inst_n50, 
                Q0=>XIADC_Filter_Inst_diff3_11);
    XIADC_Filter_Inst_SLICE_76I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xAA00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_5, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n125_adj_4524, 
                DI0=>XIADC_Filter_Inst_n126_adj_4525, 
                A0=>XIADC_Filter_Inst_acc1_4, B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n19995, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, FCO=>XIADC_Filter_Inst_n19996, 
                F1=>XIADC_Filter_Inst_n125_adj_4524, 
                Q1=>XIADC_Filter_Inst_acc1_5, 
                F0=>XIADC_Filter_Inst_n126_adj_4525, 
                Q0=>XIADC_Filter_Inst_acc1_4);
    XIADC_Filter_Inst_SLICE_77I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_3, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n127_adj_4526, 
                DI0=>XIADC_Filter_Inst_n128_adj_4527, A0=>'X', 
                B0=>XIADC_Filter_Inst_acc1_2, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n19994, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, FCO=>XIADC_Filter_Inst_n19995, 
                F1=>XIADC_Filter_Inst_n127_adj_4526, 
                Q1=>XIADC_Filter_Inst_acc1_3, 
                F0=>XIADC_Filter_Inst_n128_adj_4527, 
                Q0=>XIADC_Filter_Inst_acc1_2);
    XIADC_Filter_Inst_SLICE_78I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_d_10, 
                B1=>XIADC_Filter_Inst_diff2_10, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n53, DI0=>XIADC_Filter_Inst_n56, 
                A0=>XIADC_Filter_Inst_diff2_9, B0=>XIADC_Filter_Inst_diff2_d_9, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20117, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20118, F1=>XIADC_Filter_Inst_n53, 
                Q1=>XIADC_Filter_Inst_diff3_10, F0=>XIADC_Filter_Inst_n56, 
                Q0=>XIADC_Filter_Inst_diff3_9);
    XIADC_Filter_Inst_SLICE_79I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_d_8, 
                B1=>XIADC_Filter_Inst_diff2_8, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n59, DI0=>XIADC_Filter_Inst_n62, 
                A0=>XIADC_Filter_Inst_diff2_7, B0=>XIADC_Filter_Inst_diff2_d_7, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20116, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20117, F1=>XIADC_Filter_Inst_n59, 
                Q1=>XIADC_Filter_Inst_diff3_8, F0=>XIADC_Filter_Inst_n62, 
                Q0=>XIADC_Filter_Inst_diff3_7);
    XIADC_Filter_Inst_SLICE_80I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0088", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XIADC_Filter_Inst_acc1_1, C1=>'X', 
                D1=>VCC_net, DI1=>XIADC_Filter_Inst_n129_adj_4528, DI0=>'X', 
                A0=>XIADC_Filter_Inst_acc1_0, B0=>XIADC_MDAT_N, C0=>'X', 
                D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25205, FCO=>XIADC_Filter_Inst_n19994, 
                F1=>XIADC_Filter_Inst_n129_adj_4528, 
                Q1=>XIADC_Filter_Inst_acc1_1, F0=>open, Q0=>open);
    XIADC_Filter_Inst_SLICE_81I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_d_6, 
                B1=>XIADC_Filter_Inst_diff2_6, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n65, DI0=>XIADC_Filter_Inst_n68, 
                A0=>XIADC_Filter_Inst_diff2_5, B0=>XIADC_Filter_Inst_diff2_d_5, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20115, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20116, F1=>XIADC_Filter_Inst_n65, 
                Q1=>XIADC_Filter_Inst_diff3_6, F0=>XIADC_Filter_Inst_n68, 
                Q0=>XIADC_Filter_Inst_diff3_5);
    XIADC_Filter_Inst_SLICE_82I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99CC", 
                   INIT1_INITVAL=>"0x99AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_4, 
                B1=>XIADC_Filter_Inst_diff2_d_4, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n71, DI0=>XIADC_Filter_Inst_n74, 
                A0=>XIADC_Filter_Inst_diff2_d_3, B0=>XIADC_Filter_Inst_diff2_3, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20114, M0=>'X', 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20115, F1=>XIADC_Filter_Inst_n71, 
                Q1=>XIADC_Filter_Inst_diff3_4, F0=>XIADC_Filter_Inst_n74, 
                Q0=>XIADC_Filter_Inst_diff3_3);
    XIADC_Filter_Inst_SLICE_83I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x99AA", 
                   INIT1_INITVAL=>"0x99CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_d_2, 
                B1=>XIADC_Filter_Inst_diff2_2, C1=>'X', D1=>VCC_net, DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n80, A0=>XIADC_Filter_Inst_diff2_1, 
                B0=>XIADC_Filter_Inst_diff2_d_1, C0=>'X', D0=>VCC_net, 
                FCI=>XIADC_Filter_Inst_n20113, M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, 
                FCO=>XIADC_Filter_Inst_n20114, F1=>XIADC_Filter_Inst_n77, 
                Q1=>open, F0=>XIADC_Filter_Inst_n80, 
                Q0=>XIADC_Filter_Inst_diff3_1);
    XIADC_Filter_Inst_SLICE_84I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x00FF", 
                   INIT1_INITVAL=>"0x99CC", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_diff2_d_0, 
                B1=>XIADC_Filter_Inst_diff2_0, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n83, DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25204, 
                FCO=>XIADC_Filter_Inst_n20113, F1=>XIADC_Filter_Inst_n83, 
                Q1=>XIADC_Filter_Inst_diff3_0, F0=>open, Q0=>open);
    XIADC_Filter_Inst_SLICE_85I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>reveal_ist_1_N, C0=>'X', D0=>'X', 
                FCI=>XIADC_Filter_Inst_n20101, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>XIADC_Filter_Inst_n36, Q0=>open);
    XIADC_Filter_Inst_SLICE_86I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAAAA", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>reveal_ist_3_N, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>reveal_ist_5_N, B0=>'X', C0=>'X', 
                D0=>'X', FCI=>XIADC_Filter_Inst_n20100, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>XIADC_Filter_Inst_n20101, 
                F1=>XIADC_Filter_Inst_n39, Q1=>open, F0=>XIADC_Filter_Inst_n42, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_87I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAAAA", INIT1_INITVAL=>"0xAAAA")
      port map (M1=>'X', A1=>reveal_ist_7_N, B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>reveal_ist_9_N, B0=>'X', C0=>'X', 
                D0=>'X', FCI=>XIADC_Filter_Inst_n20099, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>XIADC_Filter_Inst_n20100, 
                F1=>XIADC_Filter_Inst_n45, Q1=>open, F0=>XIADC_Filter_Inst_n48, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_88I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xAAAA")
      port map (M1=>'X', A1=>reveal_ist_11_N, B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>reveal_ist_13_N, C0=>'X', 
                D0=>'X', FCI=>XIADC_Filter_Inst_n20098, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>XIADC_Filter_Inst_n20099, 
                F1=>XIADC_Filter_Inst_n51, Q1=>open, F0=>XIADC_Filter_Inst_n54, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_89I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>reveal_ist_15_N, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>reveal_ist_17_N, C0=>'X', 
                D0=>'X', FCI=>XIADC_Filter_Inst_n20097, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>XIADC_Filter_Inst_n20098, 
                F1=>XIADC_Filter_Inst_n57, Q1=>open, F0=>XIADC_Filter_Inst_n60, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_90I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>reveal_ist_19_N, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>reveal_ist_21_N, C0=>'X', 
                D0=>'X', FCI=>XIADC_Filter_Inst_n20096, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>XIADC_Filter_Inst_n20097, 
                F1=>XIADC_Filter_Inst_n63, Q1=>open, F0=>XIADC_Filter_Inst_n66, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_91I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xAAAA")
      port map (M1=>'X', A1=>reveal_ist_23_N, B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>reveal_ist_25_N, C0=>'X', 
                D0=>'X', FCI=>XIADC_Filter_Inst_n20095, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>XIADC_Filter_Inst_n20096, 
                F1=>XIADC_Filter_Inst_n69, Q1=>open, F0=>XIADC_Filter_Inst_n72, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_92I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>reveal_ist_27_N, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>reveal_ist_29_N, C0=>'X', 
                D0=>'X', FCI=>XIADC_Filter_Inst_n20094, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>XIADC_Filter_Inst_n20095, 
                F1=>XIADC_Filter_Inst_n75, Q1=>open, F0=>XIADC_Filter_Inst_n78, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_93I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', B1=>reveal_ist_31_N, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>XIADC_Filter_Inst_n20094, F1=>XIADC_Filter_Inst_n81, 
                Q1=>open, F0=>open, Q0=>open);
    XIADC_Filter_Inst_SLICE_94I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_15, 
                B1=>XIADC_Filter_Inst_acc2_15, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n115, DI0=>XIADC_Filter_Inst_n116, 
                A0=>XIADC_Filter_Inst_acc3_14, B0=>XIADC_Filter_Inst_acc2_14, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20026, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25203, FCO=>open, 
                F1=>XIADC_Filter_Inst_n115, Q1=>XIADC_Filter_Inst_acc3_15, 
                F0=>XIADC_Filter_Inst_n116, Q0=>XIADC_Filter_Inst_acc3_14);
    XIADC_Filter_Inst_SLICE_95I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_13, 
                B1=>XIADC_Filter_Inst_acc2_13, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n117, DI0=>XIADC_Filter_Inst_n118, 
                A0=>XIADC_Filter_Inst_acc3_12, B0=>XIADC_Filter_Inst_acc2_12, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20025, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25203, 
                FCO=>XIADC_Filter_Inst_n20026, F1=>XIADC_Filter_Inst_n117, 
                Q1=>XIADC_Filter_Inst_acc3_13, F0=>XIADC_Filter_Inst_n118, 
                Q0=>XIADC_Filter_Inst_acc3_12);
    XIADC_Filter_Inst_SLICE_96I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_11, 
                B1=>XIADC_Filter_Inst_acc2_11, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n119, DI0=>XIADC_Filter_Inst_n120, 
                A0=>XIADC_Filter_Inst_acc3_10, B0=>XIADC_Filter_Inst_acc2_10, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20024, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25203, 
                FCO=>XIADC_Filter_Inst_n20025, F1=>XIADC_Filter_Inst_n119, 
                Q1=>XIADC_Filter_Inst_acc3_11, F0=>XIADC_Filter_Inst_n120, 
                Q0=>XIADC_Filter_Inst_acc3_10);
    XIADC_Filter_Inst_SLICE_97I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_9, 
                B1=>XIADC_Filter_Inst_acc2_9, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n121, DI0=>XIADC_Filter_Inst_n122, 
                A0=>XIADC_Filter_Inst_acc3_8, B0=>XIADC_Filter_Inst_acc2_8, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20023, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25203, 
                FCO=>XIADC_Filter_Inst_n20024, F1=>XIADC_Filter_Inst_n121, 
                Q1=>XIADC_Filter_Inst_acc3_9, F0=>XIADC_Filter_Inst_n122, 
                Q0=>XIADC_Filter_Inst_acc3_8);
    XIADC_Filter_Inst_SLICE_98I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_7, 
                B1=>XIADC_Filter_Inst_acc3_7, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n123, DI0=>XIADC_Filter_Inst_n124, 
                A0=>XIADC_Filter_Inst_acc3_6, B0=>XIADC_Filter_Inst_acc2_6, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20022, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25203, 
                FCO=>XIADC_Filter_Inst_n20023, F1=>XIADC_Filter_Inst_n123, 
                Q1=>XIADC_Filter_Inst_acc3_7, F0=>XIADC_Filter_Inst_n124, 
                Q0=>XIADC_Filter_Inst_acc3_6);
    XIADC_Filter_Inst_SLICE_99I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_5, 
                B1=>XIADC_Filter_Inst_acc2_5, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n125, DI0=>XIADC_Filter_Inst_n126, 
                A0=>XIADC_Filter_Inst_acc3_4, B0=>XIADC_Filter_Inst_acc2_4, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20021, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25203, 
                FCO=>XIADC_Filter_Inst_n20022, F1=>XIADC_Filter_Inst_n125, 
                Q1=>XIADC_Filter_Inst_acc3_5, F0=>XIADC_Filter_Inst_n126, 
                Q0=>XIADC_Filter_Inst_acc3_4);
    XIADC_Filter_Inst_SLICE_100I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_3, 
                B1=>XIADC_Filter_Inst_acc3_3, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n127, DI0=>XIADC_Filter_Inst_n128, 
                A0=>XIADC_Filter_Inst_acc3_2, B0=>XIADC_Filter_Inst_acc2_2, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20020, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25203, 
                FCO=>XIADC_Filter_Inst_n20021, F1=>XIADC_Filter_Inst_n127, 
                Q1=>XIADC_Filter_Inst_acc3_3, F0=>XIADC_Filter_Inst_n128, 
                Q0=>XIADC_Filter_Inst_acc3_2);
    XIADC_Filter_Inst_SLICE_101I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0088", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc3_1, 
                B1=>XIADC_Filter_Inst_acc2_1, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n129_adj_4499, DI0=>'X', 
                A0=>XIADC_Filter_Inst_acc3_0, B0=>XIADC_Filter_Inst_acc2_0, 
                C0=>'X', D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25203, FCO=>XIADC_Filter_Inst_n20020, 
                F1=>XIADC_Filter_Inst_n129_adj_4499, 
                Q1=>XIADC_Filter_Inst_acc3_1, F0=>open, Q0=>open);
    XIADC_Filter_Inst_SLICE_102I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc1_15, 
                B1=>XIADC_Filter_Inst_acc2_15, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n115_adj_4500, 
                DI0=>XIADC_Filter_Inst_n116_adj_4501, 
                A0=>XIADC_Filter_Inst_acc2_14, B0=>XIADC_Filter_Inst_acc1_14, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20013, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25205, FCO=>open, 
                F1=>XIADC_Filter_Inst_n115_adj_4500, 
                Q1=>XIADC_Filter_Inst_acc2_15, 
                F0=>XIADC_Filter_Inst_n116_adj_4501, 
                Q0=>XIADC_Filter_Inst_acc2_14);
    XIADC_Filter_Inst_SLICE_103I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_13, 
                B1=>XIADC_Filter_Inst_acc1_13, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n117_adj_4502, 
                DI0=>XIADC_Filter_Inst_n118_adj_4503, 
                A0=>XIADC_Filter_Inst_acc2_12, B0=>XIADC_Filter_Inst_acc1_12, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20012, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25205, 
                FCO=>XIADC_Filter_Inst_n20013, 
                F1=>XIADC_Filter_Inst_n117_adj_4502, 
                Q1=>XIADC_Filter_Inst_acc2_13, 
                F0=>XIADC_Filter_Inst_n118_adj_4503, 
                Q0=>XIADC_Filter_Inst_acc2_12);
    XIADC_Filter_Inst_SLICE_104I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66AA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc1_11, 
                B1=>XIADC_Filter_Inst_acc2_11, C1=>'X', D1=>VCC_net, DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n120_adj_4505, 
                A0=>XIADC_Filter_Inst_acc2_10, B0=>XIADC_Filter_Inst_acc1_10, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20011, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20012, 
                F1=>XIADC_Filter_Inst_n119_adj_4504, Q1=>open, 
                F0=>XIADC_Filter_Inst_n120_adj_4505, 
                Q0=>XIADC_Filter_Inst_acc2_10);
    XIADC_Filter_Inst_SLICE_105I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_9, 
                B1=>XIADC_Filter_Inst_acc1_9, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n121_adj_4506, 
                DI0=>XIADC_Filter_Inst_n122_adj_4507, 
                A0=>XIADC_Filter_Inst_acc2_8, B0=>XIADC_Filter_Inst_acc1_8, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20010, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20011, 
                F1=>XIADC_Filter_Inst_n121_adj_4506, 
                Q1=>XIADC_Filter_Inst_acc2_9, 
                F0=>XIADC_Filter_Inst_n122_adj_4507, 
                Q0=>XIADC_Filter_Inst_acc2_8);
    XIADC_Filter_Inst_SLICE_106I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_7, 
                B1=>XIADC_Filter_Inst_acc1_7, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n123_adj_4508, 
                DI0=>XIADC_Filter_Inst_n124_adj_4509, 
                A0=>XIADC_Filter_Inst_acc2_6, B0=>XIADC_Filter_Inst_acc1_6, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20009, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20010, 
                F1=>XIADC_Filter_Inst_n123_adj_4508, 
                Q1=>XIADC_Filter_Inst_acc2_7, 
                F0=>XIADC_Filter_Inst_n124_adj_4509, 
                Q0=>XIADC_Filter_Inst_acc2_6);
    XIADC_Filter_Inst_SLICE_107I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_5, 
                B1=>XIADC_Filter_Inst_acc1_5, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n125_adj_4510, 
                DI0=>XIADC_Filter_Inst_n126_adj_4511, 
                A0=>XIADC_Filter_Inst_acc2_4, B0=>XIADC_Filter_Inst_acc1_4, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20008, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20009, 
                F1=>XIADC_Filter_Inst_n125_adj_4510, 
                Q1=>XIADC_Filter_Inst_acc2_5, 
                F0=>XIADC_Filter_Inst_n126_adj_4511, 
                Q0=>XIADC_Filter_Inst_acc2_4);
    XIADC_Filter_Inst_SLICE_108I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x66CC", 
                   INIT1_INITVAL=>"0x66CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>XIADC_Filter_Inst_acc2_3, 
                B1=>XIADC_Filter_Inst_acc1_3, C1=>'X', D1=>VCC_net, 
                DI1=>XIADC_Filter_Inst_n127_adj_4512, 
                DI0=>XIADC_Filter_Inst_n128_adj_4513, 
                A0=>XIADC_Filter_Inst_acc2_2, B0=>XIADC_Filter_Inst_acc1_2, 
                C0=>'X', D0=>VCC_net, FCI=>XIADC_Filter_Inst_n20007, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25206, 
                FCO=>XIADC_Filter_Inst_n20008, 
                F1=>XIADC_Filter_Inst_n127_adj_4512, 
                Q1=>XIADC_Filter_Inst_acc2_3, 
                F0=>XIADC_Filter_Inst_n128_adj_4513, 
                Q0=>XIADC_Filter_Inst_acc2_2);
    SLICE_109I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>n20159, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, 
                Q1=>open, F0=>cout, Q0=>open);
    SLICE_110I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33CC", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_31, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>rst_dly_cnt_30, C0=>'X', 
                D0=>VCC_net, FCI=>n20158, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20159, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_111I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_29, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>'X', A0=>rst_dly_cnt_28, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n20157, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20158, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_112I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0xAAAA")
      port map (M1=>'X', A1=>rst_dly_cnt_27, B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>rst_dly_cnt_26, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n20156, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20157, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_113I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_25, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>rst_dly_cnt_24, C0=>'X', 
                D0=>'X', FCI=>n20155, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20156, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_114I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAAAA", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_23, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>rst_dly_cnt_22, B0=>'X', C0=>'X', 
                D0=>'X', FCI=>n20154, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20155, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_115I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0xAAAA")
      port map (M1=>'X', A1=>rst_dly_cnt_21, B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>rst_dly_cnt_20, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>n20153, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20154, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_116I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33CC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_19, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>rst_dly_cnt_18, C0=>'X', 
                D0=>VCC_net, FCI=>n20152, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20153, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_117I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAAAA", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_17, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>rst_dly_cnt_16, B0=>'X', C0=>'X', 
                D0=>'X', FCI=>n20151, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20152, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_118I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAAAA", INIT1_INITVAL=>"0xAAAA")
      port map (M1=>'X', A1=>rst_dly_cnt_15, B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>rst_dly_cnt_14, B0=>'X', C0=>'X', 
                D0=>'X', FCI=>n20150, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20151, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_119I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33CC", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_13, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>rst_dly_cnt_12, C0=>'X', 
                D0=>VCC_net, FCI=>n20149, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>n20150, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_120I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x00EE", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', B1=>rst_dly_cnt_11, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>'X', A0=>rst_dly_cnt_9, B0=>rst_dly_cnt_10, 
                C0=>'X', D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>n20149, F1=>open, Q1=>open, F0=>open, Q0=>open);
    SLICE_121I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xCC00", 
                   INIT1_INITVAL=>"0xCC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_2, C1=>'X', D1=>VCC_net, 
                DI1=>n83, DI0=>n84, A0=>'X', B0=>XY_X_POS_1, C0=>'X', 
                D0=>VCC_net, FCI=>n19977, M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, 
                LSR=>XY_SYNC_c, FCO=>n19978, F1=>n83, Q1=>XY_X_POS_2, F0=>n84, 
                Q0=>XY_X_POS_1);
    SLICE_122I: SCCU2B
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0000", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>XY_X_POS_0, C1=>'X', D1=>VCC_net, 
                DI1=>n85, DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                FCI=>'X', M0=>'X', CE=>XY_X_c, CLK=>XY_CLK_c, LSR=>XY_SYNC_c, 
                FCO=>n19977, F1=>n85, Q1=>XY_X_POS_0, F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_123I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x55FF", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n70, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_15, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20093, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, FCO=>open, 
                F1=>open, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n70, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_15);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_124I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x33FF", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_14, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n71, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n72, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_13, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20092, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20093, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n71, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_14, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n72, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_13);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_125I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x33FF", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_12, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n73, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n74, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_11, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20091, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20092, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n73, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_12, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n74, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_11);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_126I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x55FF", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_10, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n75, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n76, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_9, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20090, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20091, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n75, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_10, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n76, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_9);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_127I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x33FF", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_8, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n77, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n78, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_7, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20089, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20090, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n77, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_8, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n78, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_7);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_128I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x33FF", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_6, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n79, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n80, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_5, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20088, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20089, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n79, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_6, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n80, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_5);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_129I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x55FF", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_4, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n81, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n82, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_3, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20087, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20088, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n81, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_4, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n82, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_3);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_130I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x33FF", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_2, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n83, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n84, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_1, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_1_n20086, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20087, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n83, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_2, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n84, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_1);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_131I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0000", 
                   INIT1_INITVAL=>"0x33FF", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_0, 
                C1=>'X', D1=>VCC_net, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n85, 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_1_n20086, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n85, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_0, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_132I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55FF", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_15, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20081, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n70, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_133I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33FF", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_14, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_13, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20080, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20081, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n71, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n72, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_134I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55FF", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_12, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_11, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20079, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20080, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n73, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n74, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_135I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33FF", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_10, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_9, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20078, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20079, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n75, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n76, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_136I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33FF", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_8, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_7, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20077, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20078, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n77, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n78, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_137I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33FF", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_6, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_5, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20076, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20077, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n79, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n80, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_138I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33FF", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_4, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_3, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20075, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20076, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n81, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n82, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_139I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55FF", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_2, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_1, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_trig_u_te_0_n20074, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20075, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n83, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n84, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_140I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_0, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_trig_u_te_0_n20074, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n85, 
                Q1=>open, F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_141I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20106, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n26, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_142I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_8, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_7, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20105, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20106, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n29, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n32, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_143I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33CC", INIT1_INITVAL=>"0x55AA")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_6, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_5, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20104, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20105, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n35, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n38, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_144I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_4, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_3, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20103, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20104, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n41, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n44, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_145I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x55AA")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_2, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_1, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20102, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20103, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n47, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n50, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_146I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x00FF", INIT1_INITVAL=>"0xE1E1")
      port map (M1=>'X', A1=>top_reveal_coretop_instance_core0_tm_u_n21361, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n21138, 
                C1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_0, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20102, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n53, Q1=>open, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_147I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20073, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n46, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_148I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20072, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20073, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n47_adj_4414, 
                Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n48_adj_4413, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_149I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20071, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20072, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n49, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n50_adj_4416, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_150I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20070, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20071, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n51_adj_4417, 
                Q1=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n52, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_151I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20069, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20070, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n53_adj_4420, 
                Q1=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n54, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_152I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>top_reveal_coretop_instance_core0_tm_u_n20069, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n55, Q1=>open, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_153I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20148, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n24, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_154I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x55AA")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_8, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_7, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20147, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20148, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n27, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n30, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_155I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33CC", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_6, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_5, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20146, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20147, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n33, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n36, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_156I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33CC", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_4, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_3, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20145, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20146, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n39, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n42, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_157I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xf400", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n46_adj_4426, 
                A0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B0=>top_reveal_coretop_instance_core0_n32, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20068, M0=>'X', 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, FCO=>open, 
                F1=>open, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n46_adj_4426, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);
    top_reveal_coretop_instance_core0_tm_u_SLICE_158I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55AA", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_2, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_1, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20144, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20145, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n45, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n48, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_159I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33CC")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_0, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>top_reveal_coretop_instance_core0_tm_u_n20144, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n51, Q1=>open, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_160I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xf400", 
                   INIT1_INITVAL=>"0xf400", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B1=>top_reveal_coretop_instance_core0_n32, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n47_adj_4427, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n48_adj_4428, 
                A0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B0=>top_reveal_coretop_instance_core0_n32, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20067, M0=>'X', 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20068, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n47_adj_4427, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n48_adj_4428, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7);
    top_reveal_coretop_instance_core0_tm_u_SLICE_161I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xf400", 
                   INIT1_INITVAL=>"0xf400", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B1=>top_reveal_coretop_instance_core0_n32, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n49_adj_4429, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n50_adj_4430, 
                A0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B0=>top_reveal_coretop_instance_core0_n32, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20066, M0=>'X', 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20067, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n49_adj_4429, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n50_adj_4430, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5);
    top_reveal_coretop_instance_core0_tm_u_SLICE_162I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xF200", 
                   INIT1_INITVAL=>"0xF200", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>top_reveal_coretop_instance_core0_n32, 
                B1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n51_adj_4431, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n52_adj_4432, 
                A0=>top_reveal_coretop_instance_core0_n32, 
                B0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20065, M0=>'X', 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20066, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n51_adj_4431, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n52_adj_4432, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3);
    top_reveal_coretop_instance_core0_tm_u_SLICE_163I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xf400", 
                   INIT1_INITVAL=>"0xf400", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B1=>top_reveal_coretop_instance_core0_n32, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n53_adj_4433, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n54_adj_4434, 
                A0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B0=>top_reveal_coretop_instance_core0_n32, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                FCI=>top_reveal_coretop_instance_core0_tm_u_n20064, M0=>'X', 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20065, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n53_adj_4433, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n54_adj_4434, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_164I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x0000", 
                   INIT1_INITVAL=>"0x339C", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , B1=>top_reveal_coretop_instance_core0_tm_u_n20_adj_4423, 
                C1=>top_reveal_coretop_instance_core0_n30, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n55_adj_4421, 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>top_reveal_coretop_instance_core0_tm_u_n20064, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n55_adj_4421, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_165I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33FF", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_5, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_jtag_int_u_n20063, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, 
                Q1=>open, F0=>top_reveal_coretop_instance_core0_jtag_int_u_n30, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_166I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x55FF", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_4, 
                C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_3, 
                B0=>'X', C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_jtag_int_u_n20062, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_jtag_int_u_n20063, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n31, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n32, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_167I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x33FF", INIT1_INITVAL=>"0x55FF")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_2, 
                B1=>'X', C1=>'X', D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_1, 
                C0=>'X', D0=>VCC_net, 
                FCI=>top_reveal_coretop_instance_core0_jtag_int_u_n20061, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_jtag_int_u_n20062, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n33, Q1=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n34, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_168I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x00FF", INIT1_INITVAL=>"0xE1E1")
      port map (M1=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_0, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>top_reveal_coretop_instance_core0_jtag_int_u_n20061, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n35, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_SLICE_169I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x336C")
      port map (M1=>'X', A1=>uart_inst_n4, B1=>uart_inst_tx_bit_cnt_0, 
                C1=>uart_inst_tx_freq_cnt_7, D1=>uart_inst_tx_freq_cnt_9, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20140, F1=>uart_inst_n41, Q1=>open, F0=>open, 
                Q0=>open);
    uart_inst_SLICE_170I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x6CCC", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uart_inst_rx_bit_cnt_1, 
                B0=>uart_inst_rx_reg_data_7, C0=>uart_inst_n12798, 
                D0=>uart_rx1_c, FCI=>uart_inst_n20060, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uart_inst_n38, Q0=>open);
    uart_inst_SLICE_171I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x6CCC", INIT1_INITVAL=>"0xA6AA")
      port map (M1=>'X', A1=>uart_inst_rx_reg_data_6, 
                B1=>uart_inst_rx_bit_cnt_1, C1=>uart_inst_n12878, 
                D1=>uart_rx1_c, DI1=>'X', DI0=>'X', A0=>uart_inst_n12731, 
                B0=>uart_inst_rx_reg_data_5, C0=>uart_inst_rx_bit_cnt_2, 
                D0=>uart_rx1_c, FCI=>uart_inst_n20059, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_n20060, F1=>uart_inst_n39, 
                Q1=>open, F0=>uart_inst_n40, Q0=>open);
    uart_inst_SLICE_172I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x6aaa", INIT1_INITVAL=>"0xa9aa")
      port map (M1=>'X', A1=>uart_inst_rx_reg_data_4, B1=>uart_inst_n12878, 
                C1=>uart_inst_rx_bit_cnt_1, D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_reg_data_3, B0=>uart_inst_n4_adj_4316, 
                C0=>uart_inst_n24642, D0=>uart_rx1_c, FCI=>uart_inst_n20058, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20059, 
                F1=>uart_inst_n41_adj_4317, Q1=>open, F0=>uart_inst_n42, 
                Q0=>open);
    uart_inst_SLICE_173I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x9aaa", INIT1_INITVAL=>"0xa6aa")
      port map (M1=>'X', A1=>uart_inst_rx_reg_data_2, 
                B1=>uart_inst_rx_bit_cnt_1, C1=>uart_inst_n12881, 
                D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_reg_data_1, B0=>uart_inst_rx_bit_cnt_2, 
                C0=>uart_inst_n12731, D0=>uart_rx1_c, FCI=>uart_inst_n20057, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20058, 
                F1=>uart_inst_n43, Q1=>open, F0=>uart_inst_n44, Q0=>open);
    uart_inst_SLICE_174I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0xa9aa")
      port map (M1=>'X', A1=>uart_inst_rx_reg_data_0, B1=>uart_inst_n12881, 
                C1=>uart_inst_rx_bit_cnt_1, D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_n20057, F1=>uart_inst_n45, 
                Q1=>open, F0=>open, Q0=>open);
    uart_inst_SLICE_175I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x6CCC", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uart_inst_rx_bit_cnt_1, B0=>uart_inst_rx_cmd_7, 
                C0=>uart_inst_n12798, D0=>uart_rx1_c, FCI=>uart_inst_n20056, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, 
                Q1=>open, F0=>uart_inst_n38_adj_4318, Q0=>open);
    uart_inst_SLICE_176I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x6AAA", INIT1_INITVAL=>"0xC6CC")
      port map (M1=>'X', A1=>uart_inst_rx_bit_cnt_1, B1=>uart_inst_rx_cmd_6, 
                C1=>uart_inst_n12878, D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_cmd_5, B0=>uart_inst_n12731, 
                C0=>uart_inst_rx_bit_cnt_2, D0=>uart_rx1_c, 
                FCI=>uart_inst_n20055, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20056, F1=>uart_inst_n39_adj_4327, Q1=>open, 
                F0=>uart_inst_n40_adj_4329, Q0=>open);
    uart_inst_SLICE_177I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x6CCC", INIT1_INITVAL=>"0xA9AA")
      port map (M1=>'X', A1=>uart_inst_rx_cmd_4, B1=>uart_inst_n12878, 
                C1=>uart_inst_rx_bit_cnt_1, D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4316, B0=>uart_inst_rx_cmd_3, 
                C0=>uart_inst_n24642, D0=>uart_rx1_c, FCI=>uart_inst_n20054, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20055, 
                F1=>uart_inst_n41_adj_4331, Q1=>open, 
                F0=>uart_inst_n42_adj_4333, Q0=>open);
    uart_inst_SLICE_178I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x9AAA", INIT1_INITVAL=>"0xC6CC")
      port map (M1=>'X', A1=>uart_inst_rx_bit_cnt_1, B1=>uart_inst_rx_cmd_2, 
                C1=>uart_inst_n12881, D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_cmd_1, B0=>uart_inst_rx_bit_cnt_2, 
                C0=>uart_inst_n12731, D0=>uart_rx1_c, FCI=>uart_inst_n20053, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20054, 
                F1=>uart_inst_n43_adj_4335, Q1=>open, 
                F0=>uart_inst_n44_adj_4337, Q0=>open);
    uart_inst_SLICE_179I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0xC9CC")
      port map (M1=>'X', A1=>uart_inst_n12881, B1=>uart_inst_rx_cmd_0, 
                C1=>uart_inst_rx_bit_cnt_1, D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_n20053, 
                F1=>uart_inst_n45_adj_4339, Q1=>open, F0=>open, Q0=>open);
    uart_inst_SLICE_180I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x6AAA", INIT1_INITVAL=>"0xC9CC")
      port map (M1=>'X', A1=>uart_inst_n12878, 
                B1=>uart_inst_rx_msg_31_N_1839_7, C1=>uart_inst_rx_bit_cnt_1, 
                D1=>uart_rx1_c, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_6, B0=>uart_inst_n4_adj_4316, 
                C0=>uart_inst_n24642, D0=>uart_rx1_c, FCI=>uart_inst_n20051, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, 
                F1=>uart_inst_n26, Q1=>open, F0=>uart_inst_n27, Q0=>open);
    uart_inst_SLICE_181I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x9CCC", INIT1_INITVAL=>"0xC6CC")
      port map (M1=>'X', A1=>uart_inst_rx_bit_cnt_1, 
                B1=>uart_inst_rx_msg_31_N_1839_5, C1=>uart_inst_n12881, 
                D1=>uart_rx1_c, DI1=>'X', DI0=>'X', A0=>uart_inst_rx_bit_cnt_2, 
                B0=>uart_inst_rx_msg_31_N_1839_4, C0=>uart_inst_n12731, 
                D0=>uart_rx1_c, FCI=>uart_inst_n20050, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_n20051, F1=>uart_inst_n28, 
                Q1=>open, F0=>uart_inst_n29, Q0=>open);
    uart_inst_SLICE_182I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0xC9CC")
      port map (M1=>'X', A1=>uart_inst_n12881, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_rx_bit_cnt_1, 
                D1=>uart_rx1_c, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20050, F1=>uart_inst_n30, Q1=>open, F0=>open, 
                Q0=>open);
    uart_inst_SLICE_183I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uart_inst_rx_byte_cnt_1, B0=>'X', C0=>'X', 
                D0=>VCC_net, FCI=>uart_inst_n20049, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uart_inst_n14_adj_4341, Q0=>open);
    uart_inst_SLICE_184I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_byte_cnt_0, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20049, F1=>uart_inst_n15, Q1=>open, F0=>open, 
                Q0=>open);
    uart_inst_SLICE_185I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_rx_bit_cnt_7, C0=>'X', 
                D0=>VCC_net, FCI=>uart_inst_n20048, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uart_inst_n38_adj_4343, Q0=>open);
    uart_inst_SLICE_186I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_bit_cnt_6, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_bit_cnt_5, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20047, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20048, F1=>uart_inst_n39_adj_4345, Q1=>open, 
                F0=>uart_inst_n40_adj_4344, Q0=>open);
    uart_inst_SLICE_187I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_bit_cnt_4, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_bit_cnt_3, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20046, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20047, F1=>uart_inst_n41_adj_4347, Q1=>open, 
                F0=>uart_inst_n42_adj_4346, Q0=>open);
    uart_inst_SLICE_188I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_bit_cnt_2, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_bit_cnt_1, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20045, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20046, F1=>uart_inst_n43_adj_4349, Q1=>open, 
                F0=>uart_inst_n44_adj_4348, Q0=>open);
    uart_inst_SLICE_189I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x556a")
      port map (M1=>'X', A1=>uart_inst_rx_bit_cnt_0, B1=>uart_inst_n4_adj_4350, 
                C1=>uart_inst_rx_freq_cnt_7, D1=>uart_inst_rx_freq_cnt_9, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20045, F1=>uart_inst_n45_adj_4351, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_SLICE_190I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_rx_freq_cnt_9, C0=>'X', 
                D0=>VCC_net, FCI=>uart_inst_n20044, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, F0=>uart_inst_n46, 
                Q0=>open);
    uart_inst_SLICE_191I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_freq_cnt_8, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>uart_inst_rx_freq_cnt_7, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>uart_inst_n20043, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20044, 
                F1=>uart_inst_n47, Q1=>open, F0=>uart_inst_n48_adj_4353, 
                Q0=>open);
    uart_inst_SLICE_192I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_freq_cnt_6, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>uart_inst_rx_freq_cnt_5, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>uart_inst_n20042, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20043, 
                F1=>uart_inst_n49_adj_4356, Q1=>open, 
                F0=>uart_inst_n50_adj_4368, Q0=>open);
    uart_inst_SLICE_193I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_freq_cnt_4, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_freq_cnt_3, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20041, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20042, F1=>uart_inst_n51_adj_4370, Q1=>open, 
                F0=>uart_inst_n52_adj_4371, Q0=>open);
    uart_inst_SLICE_194I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_rx_freq_cnt_2, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_freq_cnt_1, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20040, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20041, F1=>uart_inst_n53_adj_4372, Q1=>open, 
                F0=>uart_inst_n54_adj_4373, Q0=>open);
    uart_inst_SLICE_195I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_n10_adj_4321, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20040, F1=>uart_inst_n55_adj_4355, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_SLICE_196I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_tx_freq_cnt_9, C0=>'X', 
                D0=>VCC_net, FCI=>uart_inst_n20039, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uart_inst_n46_adj_4374, Q0=>open);
    uart_inst_SLICE_197I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAA00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_freq_cnt_8, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>uart_inst_tx_freq_cnt_7, 
                B0=>'X', C0=>'X', D0=>VCC_net, FCI=>uart_inst_n20038, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20039, 
                F1=>uart_inst_n47_adj_4375, Q1=>open, 
                F0=>uart_inst_n48_adj_4376, Q0=>open);
    uart_inst_SLICE_198I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xAA00")
      port map (M1=>'X', A1=>uart_inst_tx_freq_cnt_6, B1=>'X', C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_tx_freq_cnt_5, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20037, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20038, F1=>uart_inst_n49_adj_4377, Q1=>open, 
                F0=>uart_inst_n50_adj_4379, Q0=>open);
    uart_inst_SLICE_199I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_freq_cnt_4, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_tx_freq_cnt_3, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20036, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20037, F1=>uart_inst_n51_adj_4380, Q1=>open, 
                F0=>uart_inst_n52_adj_4381, Q0=>open);
    uart_inst_SLICE_200I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCC00", INIT1_INITVAL=>"0xCC00")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_freq_cnt_2, C1=>'X', 
                D1=>VCC_net, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_tx_freq_cnt_1, C0=>'X', D0=>VCC_net, 
                FCI=>uart_inst_n20035, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20036, F1=>uart_inst_n53_adj_4382, Q1=>open, 
                F0=>uart_inst_n54_adj_4383, Q0=>open);
    uart_inst_SLICE_201I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0x33FF")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_n10, C1=>'X', D1=>VCC_net, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20035, F1=>uart_inst_n55_adj_4354, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_SLICE_202I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_tx_byte_cnt_7, C0=>'X', 
                D0=>'X', FCI=>uart_inst_n20085, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uart_inst_n20_adj_4361, Q0=>open);
    uart_inst_SLICE_203I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAAAA", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_byte_cnt_6, C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_tx_byte_cnt_5, 
                B0=>'X', C0=>'X', D0=>'X', FCI=>uart_inst_n20084, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20085, 
                F1=>uart_inst_n23_adj_4362, Q1=>open, 
                F0=>uart_inst_n26_adj_4363, Q0=>open);
    uart_inst_SLICE_204I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xAAAA")
      port map (M1=>'X', A1=>uart_inst_tx_byte_cnt_4, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_tx_byte_cnt_3, C0=>'X', D0=>'X', 
                FCI=>uart_inst_n20083, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20084, F1=>uart_inst_n29_adj_4364, Q1=>open, 
                F0=>uart_inst_n32_adj_4365, Q0=>open);
    uart_inst_SLICE_205I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_byte_cnt_2, C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_tx_byte_cnt_1, C0=>'X', D0=>'X', 
                FCI=>uart_inst_n20082, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_n20083, F1=>uart_inst_n35_adj_4366, Q1=>open, 
                F0=>uart_inst_n38_adj_4367, Q0=>open);
    uart_inst_SLICE_206I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0x0000", INIT1_INITVAL=>"0xC9CC")
      port map (M1=>'X', A1=>uart_inst_n21343, B1=>uart_inst_tx_byte_cnt_0, 
                C1=>uart_inst_tx_byte_cnt_3, D1=>uart_inst_n21424, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_n20082, 
                F1=>uart_inst_n41_adj_4378, Q1=>open, F0=>open, Q0=>open);
    uart_inst_SLICE_207I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0x0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_tx_bit_cnt_7, C0=>'X', 
                D0=>'X', FCI=>uart_inst_n20143, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, F0=>uart_inst_n20, 
                Q0=>open);
    uart_inst_SLICE_208I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xAAAA", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_bit_cnt_6, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_bit_cnt_5, B0=>'X', 
                C0=>'X', D0=>'X', FCI=>uart_inst_n20142, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_n20143, F1=>uart_inst_n23, 
                Q1=>open, F0=>uart_inst_n26_adj_4357, Q0=>open);
    uart_inst_SLICE_209I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_bit_cnt_4, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_tx_bit_cnt_3, 
                C0=>'X', D0=>'X', FCI=>uart_inst_n20141, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_n20142, 
                F1=>uart_inst_n29_adj_4358, Q1=>open, F0=>uart_inst_n32, 
                Q0=>open);
    uart_inst_SLICE_210I: SCCU2B
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>"0xCCCC", INIT1_INITVAL=>"0xCCCC")
      port map (M1=>'X', A1=>'X', B1=>uart_inst_tx_bit_cnt_2, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_tx_bit_cnt_1, 
                C0=>'X', D0=>'X', FCI=>uart_inst_n20140, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_n20141, 
                F1=>uart_inst_n35_adj_4359, Q1=>open, 
                F0=>uart_inst_n38_adj_4360, Q0=>open);
    uart_inst_u1_SLICE_211I: SRIPPLEB
      port map (M1=>'X', A1=>uart_inst_u1_cnt_con, B1=>uart_inst_u1_cnt_con, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', A0=>'0', B0=>'0', 
                C0=>'1', D0=>'1', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uart_inst_u1_bdcnt_bctr_ci, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_u1_SLICE_212I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUPDN", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_fcount_1, B1=>'1', C1=>'1', 
                D1=>uart_inst_u1_cnt_con, DI1=>uart_inst_u1_ifcount_1, 
                DI0=>uart_inst_u1_ifcount_0, A0=>uart_inst_u1_fcount_0, 
                B0=>'1', C0=>'1', D0=>uart_inst_u1_cnt_con, 
                FCI=>uart_inst_u1_bdcnt_bctr_ci, M0=>'X', 
                CE=>uart_inst_u1_fcnt_en, CLK=>clk2, LSR=>n25206, 
                FCO=>uart_inst_u1_co0, F1=>uart_inst_u1_ifcount_1, 
                Q1=>uart_inst_u1_fcount_1, F0=>uart_inst_u1_ifcount_0, 
                Q0=>uart_inst_u1_fcount_0);
    uart_inst_u1_SLICE_213I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUPDN", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_fcount_3, B1=>'1', C1=>'1', 
                D1=>uart_inst_u1_cnt_con, DI1=>'X', 
                DI0=>uart_inst_u1_ifcount_2, A0=>uart_inst_u1_fcount_2, 
                B0=>'1', C0=>'1', D0=>uart_inst_u1_cnt_con, 
                FCI=>uart_inst_u1_co0, M0=>'X', CE=>uart_inst_u1_fcnt_en, 
                CLK=>clk2, LSR=>n25206, FCO=>uart_inst_u1_co1, 
                F1=>uart_inst_u1_ifcount_3, Q1=>open, 
                F0=>uart_inst_u1_ifcount_2, Q0=>uart_inst_u1_fcount_2);
    uart_inst_u1_SLICE_214I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUPDN", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_fcount_5, B1=>'1', C1=>'1', 
                D1=>uart_inst_u1_cnt_con, DI1=>uart_inst_u1_ifcount_5, 
                DI0=>uart_inst_u1_ifcount_4, A0=>uart_inst_u1_fcount_4, 
                B0=>'1', C0=>'1', D0=>uart_inst_u1_cnt_con, 
                FCI=>uart_inst_u1_co1, M0=>'X', CE=>uart_inst_u1_fcnt_en, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co2, 
                F1=>uart_inst_u1_ifcount_5, Q1=>uart_inst_u1_fcount_5, 
                F0=>uart_inst_u1_ifcount_4, Q0=>uart_inst_u1_fcount_4);
    uart_inst_u1_SLICE_215I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUPDN", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_fcount_7, B1=>'1', C1=>'1', 
                D1=>uart_inst_u1_cnt_con, DI1=>uart_inst_u1_ifcount_7, 
                DI0=>uart_inst_u1_ifcount_6, A0=>uart_inst_u1_fcount_6, 
                B0=>'1', C0=>'1', D0=>uart_inst_u1_cnt_con, 
                FCI=>uart_inst_u1_co2, M0=>'X', CE=>uart_inst_u1_fcnt_en, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co3, 
                F1=>uart_inst_u1_ifcount_7, Q1=>uart_inst_u1_fcount_7, 
                F0=>uart_inst_u1_ifcount_6, Q0=>uart_inst_u1_fcount_6);
    uart_inst_u1_SLICE_216I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUPDN", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_fcount_9, B1=>'1', C1=>'1', 
                D1=>uart_inst_u1_cnt_con, DI1=>uart_inst_u1_ifcount_9, 
                DI0=>uart_inst_u1_ifcount_8, A0=>uart_inst_u1_fcount_8, 
                B0=>'1', C0=>'1', D0=>uart_inst_u1_cnt_con, 
                FCI=>uart_inst_u1_co3, M0=>'X', CE=>uart_inst_u1_fcnt_en, 
                CLK=>clk2, LSR=>sys_rst, FCO=>open, F1=>uart_inst_u1_ifcount_9, 
                Q1=>uart_inst_u1_fcount_9, F0=>uart_inst_u1_ifcount_8, 
                Q0=>uart_inst_u1_fcount_8);
    uart_inst_u1_SLICE_217I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'1', B0=>'1', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uart_inst_u1_cmp_ci, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uart_inst_u1_SLICE_218I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uart_inst_u1_fcount_1, C1=>'1', D1=>'1', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_u1_rden_i, 
                B0=>uart_inst_u1_fcount_0, C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_cmp_ci, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_u1_co0_1, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uart_inst_u1_SLICE_219I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uart_inst_u1_fcount_3, C1=>'1', D1=>'1', 
                DI1=>'X', DI0=>'X', A0=>'0', B0=>uart_inst_u1_fcount_2, 
                C0=>'1', D0=>'1', FCI=>uart_inst_u1_co0_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_u1_co1_1, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uart_inst_u1_SLICE_220I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uart_inst_u1_fcount_5, C1=>'1', D1=>'1', 
                DI1=>'X', DI0=>'X', A0=>'0', B0=>uart_inst_u1_fcount_4, 
                C0=>'1', D0=>'1', FCI=>uart_inst_u1_co1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_u1_co2_1, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uart_inst_u1_SLICE_221I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uart_inst_u1_fcount_7, C1=>'1', D1=>'1', 
                DI1=>'X', DI0=>'X', A0=>'0', B0=>uart_inst_u1_fcount_6, 
                C0=>'1', D0=>'1', FCI=>uart_inst_u1_co2_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_u1_co3_1, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uart_inst_u1_SLICE_222I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uart_inst_u1_fcount_9, C1=>'1', D1=>'1', 
                DI1=>'X', DI0=>'X', A0=>'0', B0=>uart_inst_u1_fcount_8, 
                C0=>'1', D0=>'1', FCI=>uart_inst_u1_co3_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_u1_cmp_le_1_c, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uart_inst_u1_SLICE_223I: SRIPPLEB
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_cmp_le_1_c, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uart_inst_u1_cmp_le_1, Q0=>open);
    uart_inst_u1_SLICE_224I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'1', B0=>'1', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_u1_cmp_ci_1, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uart_inst_u1_SLICE_225I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uart_inst_u1_fcount_1, B1=>uart_inst_u1_wren_i, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', 
                A0=>uart_inst_u1_fcount_0, B0=>uart_inst_u1_wren_i, C0=>'1', 
                D0=>'1', FCI=>uart_inst_u1_cmp_ci_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_u1_co0_2, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uart_inst_u1_SLICE_226I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uart_inst_u1_fcount_3, B1=>uart_inst_u1_wren_i, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', 
                A0=>uart_inst_u1_fcount_2, B0=>uart_inst_u1_wren_i, C0=>'1', 
                D0=>'1', FCI=>uart_inst_u1_co0_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uart_inst_u1_co1_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_u1_SLICE_227I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uart_inst_u1_fcount_5, B1=>uart_inst_u1_wren_i, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', 
                A0=>uart_inst_u1_fcount_4, B0=>uart_inst_u1_wren_i, C0=>'1', 
                D0=>'1', FCI=>uart_inst_u1_co1_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uart_inst_u1_co2_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_u1_SLICE_228I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uart_inst_u1_fcount_7, B1=>uart_inst_u1_wren_i, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', 
                A0=>uart_inst_u1_fcount_6, B0=>uart_inst_u1_wren_i, C0=>'1', 
                D0=>'1', FCI=>uart_inst_u1_co2_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uart_inst_u1_co3_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uart_inst_u1_SLICE_229I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uart_inst_u1_fcount_9, 
                B1=>uart_inst_u1_wren_i_INV, C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>uart_inst_u1_fcount_8, B0=>uart_inst_u1_wren_i, 
                C0=>'1', D0=>'1', FCI=>uart_inst_u1_co3_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uart_inst_u1_cmp_ge_d1_c, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uart_inst_u1_SLICE_230I: SRIPPLEB
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_cmp_ge_d1_c, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uart_inst_u1_cmp_ge_d1, Q0=>open);
    uart_inst_u1_SLICE_231I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_u1_w_ctr_ci, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uart_inst_u1_SLICE_232I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_wcount_1, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_iwcount_1, DI0=>uart_inst_u1_iwcount_0, 
                A0=>uart_inst_u1_wcount_0, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_w_ctr_ci, M0=>'X', CE=>uart_inst_u1_wren_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co0_3, 
                F1=>uart_inst_u1_iwcount_1, Q1=>uart_inst_u1_wcount_1, 
                F0=>uart_inst_u1_iwcount_0, Q0=>uart_inst_u1_wcount_0);
    uart_inst_u1_SLICE_233I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_wcount_3, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_iwcount_3, DI0=>uart_inst_u1_iwcount_2, 
                A0=>uart_inst_u1_wcount_2, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co0_3, M0=>'X', CE=>uart_inst_u1_wren_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co1_3, 
                F1=>uart_inst_u1_iwcount_3, Q1=>uart_inst_u1_wcount_3, 
                F0=>uart_inst_u1_iwcount_2, Q0=>uart_inst_u1_wcount_2);
    uart_inst_u1_SLICE_234I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_wcount_5, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_iwcount_5, DI0=>uart_inst_u1_iwcount_4, 
                A0=>uart_inst_u1_wcount_4, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co1_3, M0=>'X', CE=>uart_inst_u1_wren_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co2_3, 
                F1=>uart_inst_u1_iwcount_5, Q1=>uart_inst_u1_wcount_5, 
                F0=>uart_inst_u1_iwcount_4, Q0=>uart_inst_u1_wcount_4);
    uart_inst_u1_SLICE_235I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_wcount_7, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_iwcount_7, DI0=>uart_inst_u1_iwcount_6, 
                A0=>uart_inst_u1_wcount_6, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co2_3, M0=>'X', CE=>uart_inst_u1_wren_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co3_3, 
                F1=>uart_inst_u1_iwcount_7, Q1=>uart_inst_u1_wcount_7, 
                F0=>uart_inst_u1_iwcount_6, Q0=>uart_inst_u1_wcount_6);
    uart_inst_u1_SLICE_236I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_wcount_9, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_iwcount_9, DI0=>uart_inst_u1_iwcount_8, 
                A0=>uart_inst_u1_wcount_8, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co3_3, M0=>'X', CE=>uart_inst_u1_wren_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>open, F1=>uart_inst_u1_iwcount_9, 
                Q1=>uart_inst_u1_wcount_9, F0=>uart_inst_u1_iwcount_8, 
                Q0=>uart_inst_u1_wcount_8);
    uart_inst_u1_SLICE_237I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uart_inst_u1_r_ctr_ci, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uart_inst_u1_SLICE_238I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_rcount_1, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_ircount_1, DI0=>uart_inst_u1_ircount_0, 
                A0=>uart_inst_u1_rcount_0, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_r_ctr_ci, M0=>'X', CE=>uart_inst_u1_rden_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co0_4, 
                F1=>uart_inst_u1_ircount_1, Q1=>uart_inst_u1_rcount_1, 
                F0=>uart_inst_u1_ircount_0, Q0=>uart_inst_u1_rcount_0);
    uart_inst_u1_SLICE_239I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_rcount_3, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_ircount_3, DI0=>uart_inst_u1_ircount_2, 
                A0=>uart_inst_u1_rcount_2, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co0_4, M0=>'X', CE=>uart_inst_u1_rden_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co1_4, 
                F1=>uart_inst_u1_ircount_3, Q1=>uart_inst_u1_rcount_3, 
                F0=>uart_inst_u1_ircount_2, Q0=>uart_inst_u1_rcount_2);
    uart_inst_u1_SLICE_240I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_rcount_5, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_ircount_5, DI0=>uart_inst_u1_ircount_4, 
                A0=>uart_inst_u1_rcount_4, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co1_4, M0=>'X', CE=>uart_inst_u1_rden_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co2_4, 
                F1=>uart_inst_u1_ircount_5, Q1=>uart_inst_u1_rcount_5, 
                F0=>uart_inst_u1_ircount_4, Q0=>uart_inst_u1_rcount_4);
    uart_inst_u1_SLICE_241I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_rcount_7, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_ircount_7, DI0=>uart_inst_u1_ircount_6, 
                A0=>uart_inst_u1_rcount_6, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co2_4, M0=>'X', CE=>uart_inst_u1_rden_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>uart_inst_u1_co3_4, 
                F1=>uart_inst_u1_ircount_7, Q1=>uart_inst_u1_rcount_7, 
                F0=>uart_inst_u1_ircount_6, Q0=>uart_inst_u1_rcount_6);
    uart_inst_u1_SLICE_242I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   ALU2_MULT_MODE=>"CNTUP", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uart_inst_u1_rcount_9, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uart_inst_u1_ircount_9, DI0=>uart_inst_u1_ircount_8, 
                A0=>uart_inst_u1_rcount_8, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uart_inst_u1_co3_4, M0=>'X', CE=>uart_inst_u1_rden_i, 
                CLK=>clk2, LSR=>sys_rst, FCO=>open, F1=>uart_inst_u1_ircount_9, 
                Q1=>uart_inst_u1_rcount_9, F0=>uart_inst_u1_ircount_8, 
                Q0=>uart_inst_u1_rcount_8);
    mg5ahub_SLICE_243I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0x00AA", 
                   INIT1_INITVAL=>"0xA0A0", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>jtaghub16_jshift, B1=>'X', 
                C1=>mg5ahub_rom_rd_addr_0, D1=>'X', 
                DI1=>mg5ahub_rom_rd_addr_s_0, DI0=>'X', A0=>jtaghub16_jshift, 
                B0=>'X', C0=>'X', D0=>mg5ahub_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>mg5ahub_rom_rd_addr_cry_0, F1=>mg5ahub_rom_rd_addr_s_0, 
                Q1=>mg5ahub_rom_rd_addr_0, F0=>open, Q0=>open);
    mg5ahub_SLICE_244I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xA00A", 
                   INIT1_INITVAL=>"0x0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>mg5ahub_rom_rd_addr_s_7, A0=>jtaghub16_jshift, B0=>'X', 
                C0=>mg5ahub_rom_rd_addr_7, D0=>mg5ahub_VCC, 
                FCI=>mg5ahub_rom_rd_addr_cry_6, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, FCO=>open, F1=>open, 
                Q1=>open, F0=>mg5ahub_rom_rd_addr_s_7, 
                Q0=>mg5ahub_rom_rd_addr_7);
    mg5ahub_SLICE_245I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xA0A0", 
                   INIT1_INITVAL=>"0xA0A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>jtaghub16_jshift, B1=>'X', 
                C1=>mg5ahub_rom_rd_addr_6, D1=>'X', 
                DI1=>mg5ahub_rom_rd_addr_s_6, DI0=>mg5ahub_rom_rd_addr_s_5, 
                A0=>jtaghub16_jshift, B0=>'X', C0=>mg5ahub_rom_rd_addr_5, 
                D0=>'X', FCI=>mg5ahub_rom_rd_addr_cry_4, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>mg5ahub_rom_rd_addr_cry_6, F1=>mg5ahub_rom_rd_addr_s_6, 
                Q1=>mg5ahub_rom_rd_addr_6, F0=>mg5ahub_rom_rd_addr_s_5, 
                Q0=>mg5ahub_rom_rd_addr_5);
    mg5ahub_SLICE_246I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xC0C0", 
                   INIT1_INITVAL=>"0xC0C0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>jtaghub16_jshift, 
                C1=>mg5ahub_rom_rd_addr_4, D1=>'X', 
                DI1=>mg5ahub_rom_rd_addr_s_4, DI0=>mg5ahub_rom_rd_addr_s_3, 
                A0=>'X', B0=>jtaghub16_jshift, C0=>mg5ahub_rom_rd_addr_3, 
                D0=>'X', FCI=>mg5ahub_rom_rd_addr_cry_2, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>mg5ahub_rom_rd_addr_cry_4, F1=>mg5ahub_rom_rd_addr_s_4, 
                Q1=>mg5ahub_rom_rd_addr_4, F0=>mg5ahub_rom_rd_addr_s_3, 
                Q0=>mg5ahub_rom_rd_addr_3);
    mg5ahub_SLICE_247I: SCCU2B
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>"0xA0A0", 
                   INIT1_INITVAL=>"0xA0A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>jtaghub16_jshift, B1=>'X', 
                C1=>mg5ahub_rom_rd_addr_2, D1=>'X', 
                DI1=>mg5ahub_rom_rd_addr_s_2, DI0=>mg5ahub_rom_rd_addr_s_1, 
                A0=>jtaghub16_jshift, B0=>'X', C0=>mg5ahub_rom_rd_addr_1, 
                D0=>'X', FCI=>mg5ahub_rom_rd_addr_cry_0, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                FCO=>mg5ahub_rom_rd_addr_cry_2, F1=>mg5ahub_rom_rd_addr_s_2, 
                Q1=>mg5ahub_rom_rd_addr_2, F0=>mg5ahub_rom_rd_addr_s_1, 
                Q0=>mg5ahub_rom_rd_addr_1);

      top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_1I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>top_reveal_coretop_instance_core0_te_prog_din_1, 
                B1=>top_reveal_coretop_instance_core0_te_prog_din_0, C1=>'X', 
                D1=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_addr_cntr_0
                , 
                B0=>top_reveal_coretop_instance_core0_trig_u_tt_wr_addr_cntr_1, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_en, 
                WDO0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD0_INT
                , 
                WDO1=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD1_INT
                , WDO2=>open, WDO3=>open, 
                WADO0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD0_INT
                , 
                WADO1=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD1_INT
                , 
                WADO2=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD2_INT
                , 
                WADO3=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD3_INT
                , 
                WCKO=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT
                , 
                WREO=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WRE_INT
                );

      top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0I: SDPRAMC
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', 
                RAD0=>top_reveal_coretop_instance_core0_trig_u_tu_out_0, 
                RAD1=>top_reveal_coretop_instance_core0_trig_u_tu_out_1, 
                RAD2=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , 
                RAD3=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , 
                WD1=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD1_INT
                , 
                WD0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD0_INT
                , 
                WAD0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD0_INT
                , 
                WAD1=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD1_INT
                , 
                WAD2=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD2_INT
                , 
                WAD3=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD3_INT
                , 
                WRE=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WRE_INT
                , 
                WCK=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT
                , M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, LSR=>'X', 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_dataout1_ffin
                , 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_dataout0_ffin
                , 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_dataout0_ffin
                , Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_0, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_dataout1_ffin
                , Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_1);

      top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>top_reveal_coretop_instance_core0_te_prog_din_1, 
                B1=>top_reveal_coretop_instance_core0_te_prog_din_0, C1=>'X', 
                D1=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_0
                , 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_1
                , 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_en, 
                WDO0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD0_INT
                , 
                WDO1=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD1_INT
                , WDO2=>open, WDO3=>open, 
                WADO0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD0_INT
                , 
                WADO1=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD1_INT
                , 
                WADO2=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD2_INT
                , 
                WADO3=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD3_INT
                , 
                WCKO=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT
                , 
                WREO=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WRE_INT
                );

      top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_0I: SDPRAMC
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', 
                RAD0=>top_reveal_coretop_instance_core0_trig_u_tu_out_0, 
                RAD1=>top_reveal_coretop_instance_core0_trig_u_tu_out_1, 
                RAD2=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , 
                RAD3=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , 
                WD1=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD1_INT
                , 
                WD0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WD0_INT
                , 
                WAD0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD0_INT
                , 
                WAD1=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD1_INT
                , 
                WAD2=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD2_INT
                , 
                WAD3=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WAD3_INT
                , 
                WRE=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WRE_INT
                , 
                WCK=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT
                , M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, LSR=>'X', 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_dataout1_ffin
                , 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_dataout0_ffin
                , 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_dataout0_ffin
                , Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_out_0, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_dataout1_ffin
                , Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_out_1);

      top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_RAMW_SLICE_252I: SDPRAMC
      port map (M1=>'X', RAD0=>'X', RAD1=>'X', RAD2=>'X', RAD3=>'X', WD1=>'X', 
                WD0=>'X', WAD0=>'X', WAD1=>'X', WAD2=>'X', WAD3=>'X', WRE=>'X', 
                WCK=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>open, Q0=>open, F1=>open, Q1=>open);

      top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_RAMW_SLICE_253I: SDPRAMC
      port map (M1=>'X', RAD0=>'X', RAD1=>'X', RAD2=>'X', RAD3=>'X', WD1=>'X', 
                WD0=>'X', WAD0=>'X', WAD1=>'X', WAD2=>'X', WAD3=>'X', WRE=>'X', 
                WCK=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_mem_0_0_WCK_INT
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>open, Q0=>open, F1=>open, Q1=>open);
    XDAC_INST_SLICE_254I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>XDAC_INST_TEMP_CLK_c_enable_73, 
                CLK=>TEMP_CLK_c, LSR=>sys_rst, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>XDAC_CS_c);
    XDAC_INST_SLICE_255I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"00FF", 
                   LUT1_INITVAL=>X"3C3C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>XDAC_INST_bit_cnt_1, 
                C1=>XDAC_INST_bit_cnt_0, D1=>'X', DI1=>XDAC_INST_n24, 
                DI0=>XDAC_INST_n25, A0=>'X', B0=>'X', C0=>'X', 
                D0=>XDAC_INST_bit_cnt_0, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, F1=>XDAC_INST_n24, 
                Q1=>XDAC_INST_bit_cnt_1, OFX0=>open, F0=>XDAC_INST_n25, 
                Q0=>XDAC_INST_bit_cnt_0);
    XDAC_INST_SLICE_256I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"3FC0", 
                   LUT1_INITVAL=>X"7F80", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_bit_cnt_1, 
                B1=>XDAC_INST_bit_cnt_0, C1=>XDAC_INST_bit_cnt_2, 
                D1=>XDAC_INST_bit_cnt_3, DI1=>XDAC_INST_n22, 
                DI0=>XDAC_INST_n23, A0=>'X', B0=>XDAC_INST_bit_cnt_0, 
                C0=>XDAC_INST_bit_cnt_1, D0=>XDAC_INST_bit_cnt_2, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, F1=>XDAC_INST_n22, 
                Q1=>XDAC_INST_bit_cnt_3, OFX0=>open, F0=>XDAC_INST_n23, 
                Q0=>XDAC_INST_bit_cnt_2);
    XDAC_INST_SLICE_257I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XDAC_CS_c, CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25206, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XDAC_INST_csn_reg_d1);
    XDAC_INST_SLICE_259I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFEF", 
                   LUT1_INITVAL=>X"FFEF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_data_reg_0, 
                B1=>XDAC_INST_n24682, C1=>XDAC_INST_refclk_cnt_0, 
                D1=>XDAC_INST_refclk_cnt_1, DI1=>XDAC_INST_n7132, 
                DI0=>XDAC_INST_n7131, A0=>XDAC_SDI_c_15, B0=>XDAC_INST_n24682, 
                C0=>XDAC_INST_refclk_cnt_0, D0=>XDAC_INST_refclk_cnt_1, 
                M0=>'X', CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n7132, Q1=>XDAC_INST_data_reg_1, OFX0=>open, 
                F0=>XDAC_INST_n7131, Q0=>XDAC_INST_data_reg_0);
    XDAC_INST_SLICE_260I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFEF", 
                   LUT1_INITVAL=>X"0020", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_data_reg_2, 
                B1=>XDAC_INST_n24682, C1=>XDAC_INST_refclk_cnt_0, 
                D1=>XDAC_INST_refclk_cnt_1, DI1=>XDAC_INST_n7134, 
                DI0=>XDAC_INST_n7133, A0=>XDAC_INST_data_reg_1, 
                B0=>XDAC_INST_n24682, C0=>XDAC_INST_refclk_cnt_0, 
                D0=>XDAC_INST_refclk_cnt_1, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n7134, Q1=>XDAC_INST_data_reg_3, OFX0=>open, 
                F0=>XDAC_INST_n7133, Q0=>XDAC_INST_data_reg_2);
    XDAC_INST_SLICE_261I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0020", 
                   LUT1_INITVAL=>X"0020", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_data_reg_4, 
                B1=>XDAC_INST_n24682, C1=>XDAC_INST_refclk_cnt_0, 
                D1=>XDAC_INST_refclk_cnt_1, DI1=>XDAC_INST_n7136, 
                DI0=>XDAC_INST_n7135, A0=>XDAC_INST_data_reg_3, 
                B0=>XDAC_INST_n24682, C0=>XDAC_INST_refclk_cnt_0, 
                D0=>XDAC_INST_refclk_cnt_1, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n7136, Q1=>XDAC_INST_data_reg_5, OFX0=>open, 
                F0=>XDAC_INST_n7135, Q0=>XDAC_INST_data_reg_4);
    XDAC_INST_SLICE_262I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FEFF", 
                   LUT1_INITVAL=>X"1000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_refclk_cnt_1, 
                B1=>XDAC_INST_n24682, C1=>XDAC_INST_data_reg_6, 
                D1=>XDAC_INST_refclk_cnt_0, DI1=>XDAC_INST_n7138, 
                DI0=>XDAC_INST_n7137, A0=>XDAC_INST_refclk_cnt_1, 
                B0=>XDAC_INST_n24682, C0=>XDAC_INST_data_reg_5, 
                D0=>XDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n7138, Q1=>XDAC_INST_data_reg_7, OFX0=>open, 
                F0=>XDAC_INST_n7137, Q0=>XDAC_INST_data_reg_6);
    XDAC_INST_SLICE_263I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFB", 
                   LUT1_INITVAL=>X"0040", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_n24682, 
                B1=>XDAC_INST_refclk_cnt_0, C1=>XDAC_INST_data_reg_8, 
                D1=>XDAC_INST_refclk_cnt_1, DI1=>XDAC_INST_n7140, 
                DI0=>XDAC_INST_n7139, A0=>XDAC_INST_n24682, 
                B0=>XDAC_INST_refclk_cnt_0, C0=>XDAC_INST_data_reg_7, 
                D0=>XDAC_INST_refclk_cnt_1, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n7140, Q1=>XDAC_INST_data_reg_9, OFX0=>open, 
                F0=>XDAC_INST_n7139, Q0=>XDAC_INST_data_reg_8);
    XDAC_INST_SLICE_264I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0020", 
                   LUT1_INITVAL=>X"0020", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_refclk_cnt_0, 
                B1=>XDAC_INST_refclk_cnt_1, C1=>XDAC_INST_data_reg_10, 
                D1=>XDAC_INST_n24682, DI1=>XDAC_INST_n7142, 
                DI0=>XDAC_INST_n7141, A0=>XDAC_INST_refclk_cnt_0, 
                B0=>XDAC_INST_refclk_cnt_1, C0=>XDAC_INST_data_reg_9, 
                D0=>XDAC_INST_n24682, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n7142, Q1=>XDAC_INST_data_reg_11, OFX0=>open, 
                F0=>XDAC_INST_n7141, Q0=>XDAC_INST_data_reg_10);
    XDAC_INST_SLICE_265I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0020", 
                   LUT1_INITVAL=>X"0020", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_refclk_cnt_0, 
                B1=>XDAC_INST_refclk_cnt_1, C1=>XDAC_INST_data_reg_12, 
                D1=>XDAC_INST_n24682, DI1=>XDAC_INST_n7144, 
                DI0=>XDAC_INST_n7143, A0=>XDAC_INST_refclk_cnt_0, 
                B0=>XDAC_INST_refclk_cnt_1, C0=>XDAC_INST_data_reg_11, 
                D0=>XDAC_INST_n24682, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n7144, Q1=>XDAC_INST_data_reg_13, OFX0=>open, 
                F0=>XDAC_INST_n7143, Q0=>XDAC_INST_data_reg_12);
    XDAC_INST_SLICE_266I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XDAC_INST_n7145, 
                A0=>XDAC_INST_refclk_cnt_1, B0=>XDAC_INST_n24682, 
                C0=>XDAC_INST_data_reg_13, D0=>XDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>XDAC_INST_n7145, 
                Q0=>XDAC_INST_data_reg_14);
    XDAC_INST_SLICE_267I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"00FF", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XDAC_INST_n1, A0=>'X', B0=>'X', 
                C0=>'X', D0=>XDAC_INST_refclk_cnt_0, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XDAC_INST_n1, Q0=>XDAC_INST_refclk_cnt_0);
    XDAC_INST_SLICE_268I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"55AA", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XDAC_INST_n14, 
                A0=>XDAC_INST_refclk_cnt_0, B0=>'X', C0=>'X', 
                D0=>XDAC_INST_refclk_cnt_1, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>XDAC_INST_n14, Q0=>XDAC_INST_refclk_cnt_1);
    XDAC_INST_SLICE_269I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"77FF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XDAC_INST_dac_lr_N_1419, 
                A0=>XDAC_INST_refclk_cnt_1, B0=>XDAC_INST_n24682, C0=>'X', 
                D0=>XDAC_INST_refclk_cnt_0, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>XDAC_INST_dac_lr_N_1419, 
                Q0=>XDAC_LDAC_c);
    XDAC_INST_SLICE_270I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XDAC_INST_refclk_cnt_1, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25205, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>XDAC_SCK_c);
    XDAC_INST_SLICE_271I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"FFEF", LUT1_INITVAL=>X"8000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XDAC_INST_bit_cnt_2, 
                B1=>XDAC_INST_bit_cnt_3, C1=>XDAC_INST_bit_cnt_0, 
                D1=>XDAC_INST_bit_cnt_1, DI1=>'X', DI0=>XDAC_INST_n7146, 
                A0=>XDAC_INST_data_reg_14, B0=>XDAC_INST_n24682, 
                C0=>XDAC_INST_refclk_cnt_0, D0=>XDAC_INST_refclk_cnt_1, 
                M0=>'X', CE=>XDAC_INST_TEMP_CLK_c_enable_72, CLK=>TEMP_CLK_c, 
                LSR=>XDAC_INST_bit_cnt_3_N_1354, OFX1=>open, 
                F1=>XDAC_INST_n24682, Q1=>open, OFX0=>open, 
                F0=>XDAC_INST_n7146, Q0=>XDAC_SDI_c_15);
    XIADC_Filter_Inst_SLICE_272I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"33CC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n130, A0=>'X', 
                B0=>XIADC_MDAT_N, C0=>'X', D0=>XIADC_Filter_Inst_acc1_0, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25205, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>XIADC_Filter_Inst_n130, 
                Q0=>XIADC_Filter_Inst_acc1_0);
    XIADC_Filter_Inst_SLICE_273I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"5A5A", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n130_adj_4529, 
                A0=>XIADC_Filter_Inst_acc1_0, B0=>'X', 
                C0=>XIADC_Filter_Inst_acc2_0, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n130_adj_4529, 
                Q0=>XIADC_Filter_Inst_acc2_0);
    XIADC_Filter_Inst_SLICE_274I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_n119_adj_4504, CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>XIADC_Filter_Inst_acc2_11);
    XIADC_Filter_Inst_SLICE_275I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"33CC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n130_adj_4530, 
                A0=>'X', B0=>XIADC_Filter_Inst_acc2_0, C0=>'X', 
                D0=>XIADC_Filter_Inst_acc3_0, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n130_adj_4530, 
                Q0=>XIADC_Filter_Inst_acc3_0);
    XIADC_Filter_Inst_SLICE_276I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_acc3_0, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_acc3_d2_0);
    XIADC_Filter_Inst_SLICE_277I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_acc3_1, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25204, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_acc3_d2_1);
    XIADC_Filter_Inst_SLICE_278I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_acc3_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_acc3_2, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_acc3_d2_3, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_acc3_d2_2);
    XIADC_Filter_Inst_SLICE_279I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_acc3_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_acc3_4, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_acc3_d2_5, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_acc3_d2_4);
    XIADC_Filter_Inst_SLICE_280I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_acc3_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_acc3_6, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_acc3_d2_7, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_acc3_d2_6);
    XIADC_Filter_Inst_SLICE_281I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_acc3_9, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_acc3_8, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_acc3_d2_9, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_acc3_d2_8);
    XIADC_Filter_Inst_SLICE_282I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_acc3_11, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_acc3_10, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_acc3_d2_11, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_acc3_d2_10);
    XIADC_Filter_Inst_SLICE_283I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_acc3_12, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_acc3_d2_12);
    XIADC_Filter_Inst_SLICE_284I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_acc3_13, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25205, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_acc3_d2_13);
    XIADC_Filter_Inst_SLICE_285I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_acc3_14, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_acc3_d2_14);
    XIADC_Filter_Inst_SLICE_286I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_acc3_15, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25206, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_acc3_d2_15);
    XIADC_Filter_Inst_SLICE_287I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_n10701, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25206, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>XIADC_Filter_Inst_diff1_8);
    XIADC_Filter_Inst_SLICE_288I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff1_0, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_diff1_d_0);
    XIADC_Filter_Inst_SLICE_289I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff1_2, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff1_1, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff1_d_2, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff1_d_1);
    XIADC_Filter_Inst_SLICE_290I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff1_4, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff1_3, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff1_d_4, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff1_d_3);
    XIADC_Filter_Inst_SLICE_291I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff1_6, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff1_5, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff1_d_6, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff1_d_5);
    XIADC_Filter_Inst_SLICE_292I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff1_8, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff1_7, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff1_d_8, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff1_d_7);
    XIADC_Filter_Inst_SLICE_293I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff1_10, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff1_9, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff1_d_10, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff1_d_9);
    XIADC_Filter_Inst_SLICE_294I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff1_12, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff1_11, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff1_d_12, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff1_d_11);
    XIADC_Filter_Inst_SLICE_295I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff1_14, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff1_13, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff1_d_14, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff1_d_13);
    XIADC_Filter_Inst_SLICE_296I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff1_15, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_diff1_d_15);
    XIADC_Filter_Inst_SLICE_297I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_n10617, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25206, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>XIADC_Filter_Inst_diff2_2);
    XIADC_Filter_Inst_SLICE_298I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_n10613, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25205, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>XIADC_Filter_Inst_diff2_6);
    XIADC_Filter_Inst_SLICE_299I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_n10611, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25202, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>XIADC_Filter_Inst_diff2_8);
    XIADC_Filter_Inst_SLICE_300I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff2_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff2_0, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff2_d_1, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff2_d_0);
    XIADC_Filter_Inst_SLICE_301I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff2_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff2_2, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff2_d_3, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff2_d_2);
    XIADC_Filter_Inst_SLICE_302I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff2_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff2_4, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff2_d_5, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff2_d_4);
    XIADC_Filter_Inst_SLICE_303I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff2_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff2_6, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff2_d_7, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff2_d_6);
    XIADC_Filter_Inst_SLICE_304I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff2_9, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff2_8, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff2_d_9, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff2_d_8);
    XIADC_Filter_Inst_SLICE_305I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff2_11, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff2_10, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff2_d_11, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff2_d_10);
    XIADC_Filter_Inst_SLICE_306I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XIADC_Filter_Inst_diff2_13, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XIADC_Filter_Inst_diff2_12, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, 
                F1=>open, Q1=>XIADC_Filter_Inst_diff2_d_13, OFX0=>open, 
                F0=>open, Q0=>XIADC_Filter_Inst_diff2_d_12);
    XIADC_Filter_Inst_SLICE_307I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff2_14, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>n25203, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_diff2_d_14);
    XIADC_Filter_Inst_SLICE_308I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff2_15, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>sys_rst, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XIADC_Filter_Inst_diff2_d_15);
    XIADC_Filter_Inst_SLICE_310I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0010", 
                   LUT1_INITVAL=>X"FFFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XIADC_Filter_Inst_diff3_9, 
                B1=>XIADC_Filter_Inst_diff3_0, C1=>XIADC_Filter_Inst_diff3_10, 
                D1=>XIADC_Filter_Inst_diff3_1, DI1=>'X', 
                DI0=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                A0=>XIADC_Filter_Inst_n23026, B0=>XIADC_Filter_Inst_n23020, 
                C0=>XIADC_Filter_Inst_diff3_15, D0=>XIADC_Filter_Inst_n23022, 
                M0=>'X', CE=>'X', CLK=>reveal_ist_33_N, LSR=>'X', OFX1=>open, 
                F1=>XIADC_Filter_Inst_n23020, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_DATA_15_N_651_0, Q0=>XI_DATA_0_N);
    XIADC_Filter_Inst_SLICE_311I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_9, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_10_N);
    XIADC_Filter_Inst_SLICE_312I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_10, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_11_N);
    XIADC_Filter_Inst_SLICE_313I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_11, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_12_N);
    XIADC_Filter_Inst_SLICE_314I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_12, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_13_N);
    XIADC_Filter_Inst_SLICE_315I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_13, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_14_N);
    XIADC_Filter_Inst_SLICE_316I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_14, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_15_N);
    XIADC_Filter_Inst_SLICE_317I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_0, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_1_N);
    XIADC_Filter_Inst_SLICE_318I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_1, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_2_N);
    XIADC_Filter_Inst_SLICE_319I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_2, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_3_N);
    XIADC_Filter_Inst_SLICE_320I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_3, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_4_N);
    XIADC_Filter_Inst_SLICE_321I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_4, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_5_N);
    XIADC_Filter_Inst_SLICE_322I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_5, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_6_N);
    XIADC_Filter_Inst_SLICE_323I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_6, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_7_N);
    XIADC_Filter_Inst_SLICE_324I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_7, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_8_N);
    XIADC_Filter_Inst_SLICE_325I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_Filter_Inst_diff3_8, CE=>'X', 
                CLK=>reveal_ist_33_N, LSR=>XIADC_Filter_Inst_DATA_15_N_651_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XI_DATA_9_N);
    XIADC_Filter_Inst_SLICE_326I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0404", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n24616, 
                A0=>reveal_ist_23_N, B0=>reveal_ist_35_N, 
                C0=>XIADC_Filter_Inst_n12676, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n24616, Q0=>XI_DATA_EN_N);
    XPADC_inst_SLICE_327I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XPADC_inst_cfg_reg_31, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>XPADC_SDI_c);
    XPADC_inst_SLICE_328I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"44E4", 
                   LUT1_INITVAL=>X"2A2A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_cfg_reg_0, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_sckcfg_cnt_5, 
                D1=>'X', DI1=>XPADC_inst_n13592, DI0=>XPADC_inst_n13446, 
                A0=>XPADC_inst_clk_ref_N_870_enable_50, 
                B0=>XPADC_inst_cfg_reg_31, C0=>XPADC_inst_reg_cfg_cnt_1, 
                D0=>XPADC_inst_n24674, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13592, 
                Q1=>XPADC_inst_cfg_reg_1, OFX0=>open, F0=>XPADC_inst_n13446, 
                Q0=>XPADC_inst_cfg_reg_0);
    XPADC_inst_SLICE_329I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"2A2A", 
                   LUT1_INITVAL=>X"7700", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_5, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>'X', D1=>XPADC_inst_cfg_reg_2, 
                DI1=>XPADC_inst_n13588, DI0=>XPADC_inst_n13590, 
                A0=>XPADC_inst_cfg_reg_1, B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>XPADC_inst_sckcfg_cnt_5, D0=>'X', M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13588, 
                Q1=>XPADC_inst_cfg_reg_3, OFX0=>open, F0=>XPADC_inst_n13590, 
                Q0=>XPADC_inst_cfg_reg_2);
    XPADC_inst_SLICE_330I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"30F0", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_cfg_reg_4, 
                D1=>XPADC_inst_sckcfg_cnt_5, DI1=>XPADC_inst_n13584, 
                DI0=>XPADC_inst_n13586, A0=>'X', B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>XPADC_inst_cfg_reg_3, D0=>XPADC_inst_sckcfg_cnt_5, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13584, 
                Q1=>XPADC_inst_cfg_reg_5, OFX0=>open, F0=>XPADC_inst_n13586, 
                Q0=>XPADC_inst_cfg_reg_4);
    XPADC_inst_SLICE_331I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7700", 
                   LUT1_INITVAL=>X"7070", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_5, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_cfg_reg_6, D1=>'X', 
                DI1=>XPADC_inst_n13580, DI0=>XPADC_inst_n13582, 
                A0=>XPADC_inst_sckcfg_cnt_5, B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>'X', D0=>XPADC_inst_cfg_reg_5, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13580, 
                Q1=>XPADC_inst_cfg_reg_7, OFX0=>open, F0=>XPADC_inst_n13582, 
                Q0=>XPADC_inst_cfg_reg_6);
    XPADC_inst_SLICE_332I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7700", 
                   LUT1_INITVAL=>X"7070", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_5, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_cfg_reg_8, D1=>'X', 
                DI1=>XPADC_inst_n13576, DI0=>XPADC_inst_n13578, 
                A0=>XPADC_inst_sckcfg_cnt_5, B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>'X', D0=>XPADC_inst_cfg_reg_7, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13576, 
                Q1=>XPADC_inst_cfg_reg_9, OFX0=>open, F0=>XPADC_inst_n13578, 
                Q0=>XPADC_inst_cfg_reg_8);
    XPADC_inst_SLICE_333I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"3F00", 
                   LUT1_INITVAL=>X"2A2A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_cfg_reg_10, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_sckcfg_cnt_5, 
                D1=>'X', DI1=>XPADC_inst_n13572, DI0=>XPADC_inst_n13574, 
                A0=>'X', B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>XPADC_inst_sckcfg_cnt_5, D0=>XPADC_inst_cfg_reg_9, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13572, 
                Q1=>XPADC_inst_cfg_reg_11, OFX0=>open, F0=>XPADC_inst_n13574, 
                Q0=>XPADC_inst_cfg_reg_10);
    XPADC_inst_SLICE_334I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"30F0", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_cfg_reg_12, 
                D1=>XPADC_inst_sckcfg_cnt_5, DI1=>XPADC_inst_n13568, 
                DI0=>XPADC_inst_n13570, A0=>'X', B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>XPADC_inst_cfg_reg_11, D0=>XPADC_inst_sckcfg_cnt_5, 
                M0=>'X', CE=>XPADC_inst_clk_ref_N_870_enable_71, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13568, 
                Q1=>XPADC_inst_cfg_reg_13, OFX0=>open, F0=>XPADC_inst_n13570, 
                Q0=>XPADC_inst_cfg_reg_12);
    XPADC_inst_SLICE_335I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7070", 
                   LUT1_INITVAL=>X"7070", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_5, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_cfg_reg_14, 
                D1=>'X', DI1=>XPADC_inst_n13564, DI0=>XPADC_inst_n13566, 
                A0=>XPADC_inst_sckcfg_cnt_5, B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>XPADC_inst_cfg_reg_13, D0=>'X', M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13564, 
                Q1=>XPADC_inst_cfg_reg_15, OFX0=>open, F0=>XPADC_inst_n13566, 
                Q0=>XPADC_inst_cfg_reg_14);
    XPADC_inst_SLICE_336I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7070", 
                   LUT1_INITVAL=>X"7700", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_4, 
                B1=>XPADC_inst_sckcfg_cnt_5, C1=>'X', 
                D1=>XPADC_inst_cfg_reg_16, DI1=>XPADC_inst_n13560, 
                DI0=>XPADC_inst_n13562, A0=>XPADC_inst_sckcfg_cnt_4, 
                B0=>XPADC_inst_sckcfg_cnt_5, C0=>XPADC_inst_cfg_reg_15, 
                D0=>'X', M0=>'X', CE=>XPADC_inst_clk_ref_N_870_enable_71, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13560, 
                Q1=>XPADC_inst_cfg_reg_17, OFX0=>open, F0=>XPADC_inst_n13562, 
                Q0=>XPADC_inst_cfg_reg_16);
    XPADC_inst_SLICE_337I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", REG1_REGSET=>"SET", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"222E", 
                   LUT1_INITVAL=>X"222E", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_cfg_reg_18, 
                B1=>XPADC_inst_clk_ref_N_870_enable_50, 
                C1=>XPADC_inst_reg_cfg_cnt_1, D1=>XPADC_inst_n24674, 
                DI1=>XPADC_inst_n13556, DI0=>XPADC_inst_n13558, 
                A0=>XPADC_inst_cfg_reg_17, 
                B0=>XPADC_inst_clk_ref_N_870_enable_50, 
                C0=>XPADC_inst_reg_cfg_cnt_0, D0=>XPADC_inst_n24715, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13556, 
                Q1=>XPADC_inst_cfg_reg_19, OFX0=>open, F0=>XPADC_inst_n13558, 
                Q0=>XPADC_inst_cfg_reg_18);
    XPADC_inst_SLICE_338I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"4E44", 
                   LUT1_INITVAL=>X"2A2A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_cfg_reg_20, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_sckcfg_cnt_5, 
                D1=>'X', DI1=>XPADC_inst_n13552, DI0=>XPADC_inst_n13554, 
                A0=>XPADC_inst_clk_ref_N_870_enable_50, 
                B0=>XPADC_inst_cfg_reg_19, C0=>XPADC_inst_n24715, 
                D0=>XPADC_inst_n24, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13552, 
                Q1=>XPADC_inst_cfg_reg_21, OFX0=>open, F0=>XPADC_inst_n13554, 
                Q0=>XPADC_inst_cfg_reg_20);
    XPADC_inst_SLICE_339I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"3F00", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_sckcfg_cnt_5, 
                D1=>XPADC_inst_cfg_reg_22, DI1=>XPADC_inst_n13548, 
                DI0=>XPADC_inst_n13550, A0=>'X', B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>XPADC_inst_sckcfg_cnt_5, D0=>XPADC_inst_cfg_reg_21, 
                M0=>'X', CE=>XPADC_inst_clk_ref_N_870_enable_71, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13548, 
                Q1=>XPADC_inst_cfg_reg_23, OFX0=>open, F0=>XPADC_inst_n13550, 
                Q0=>XPADC_inst_cfg_reg_22);
    XPADC_inst_SLICE_340I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7700", 
                   LUT1_INITVAL=>X"7700", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_4, 
                B1=>XPADC_inst_sckcfg_cnt_5, C1=>'X', 
                D1=>XPADC_inst_cfg_reg_24, DI1=>XPADC_inst_n13544, 
                DI0=>XPADC_inst_n13546, A0=>XPADC_inst_sckcfg_cnt_4, 
                B0=>XPADC_inst_sckcfg_cnt_5, C0=>'X', 
                D0=>XPADC_inst_cfg_reg_23, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13544, 
                Q1=>XPADC_inst_cfg_reg_25, OFX0=>open, F0=>XPADC_inst_n13546, 
                Q0=>XPADC_inst_cfg_reg_24);
    XPADC_inst_SLICE_341I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"30F0", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_cfg_reg_26, 
                D1=>XPADC_inst_sckcfg_cnt_5, DI1=>XPADC_inst_n13540, 
                DI0=>XPADC_inst_n13542, A0=>'X', B0=>XPADC_inst_sckcfg_cnt_4, 
                C0=>XPADC_inst_cfg_reg_25, D0=>XPADC_inst_sckcfg_cnt_5, 
                M0=>'X', CE=>XPADC_inst_clk_ref_N_870_enable_71, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13540, 
                Q1=>XPADC_inst_cfg_reg_27, OFX0=>open, F0=>XPADC_inst_n13542, 
                Q0=>XPADC_inst_cfg_reg_26);
    XPADC_inst_SLICE_342I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", REG0_REGSET=>"SET", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"3074", 
                   LUT1_INITVAL=>X"7070", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_4, 
                B1=>XPADC_inst_sckcfg_cnt_5, C1=>XPADC_inst_cfg_reg_28, 
                D1=>'X', DI1=>XPADC_inst_n13536, DI0=>XPADC_inst_n20855, 
                A0=>XPADC_inst_n24713, B0=>XPADC_inst_clk_ref_N_870_enable_50, 
                C0=>XPADC_inst_cfg_reg_27, D0=>XPADC_inst_n24715, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n13536, 
                Q1=>XPADC_inst_cfg_reg_29, OFX0=>open, F0=>XPADC_inst_n20855, 
                Q0=>XPADC_inst_cfg_reg_28);
    XPADC_inst_SLICE_343I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", REG0_REGSET=>"SET", 
                   REG1_REGSET=>"SET", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5702", LUT1_INITVAL=>X"5702", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>XPADC_inst_clk_ref_N_870_enable_50, B1=>XPADC_inst_n24713, 
                C1=>XPADC_inst_n24715, D1=>XPADC_inst_cfg_reg_30, 
                DI1=>XPADC_inst_n20851, DI0=>XPADC_inst_n20853, 
                A0=>XPADC_inst_clk_ref_N_870_enable_50, B0=>XPADC_inst_n24713, 
                C0=>XPADC_inst_n24715, D0=>XPADC_inst_cfg_reg_29, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_71, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n20851, 
                Q1=>XPADC_inst_cfg_reg_31, OFX0=>open, F0=>XPADC_inst_n20853, 
                Q0=>XPADC_inst_cfg_reg_30);
    XPADC_inst_SLICE_344I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   REG1_REGSET=>"SET", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"A8A8", LUT1_INITVAL=>X"E5E5", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_n24673, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_sckcfg_cnt_5, 
                D1=>'X', DI1=>XPADC_inst_conv_cfg2_N_1084, 
                DI0=>XPADC_inst_conv_cfg_N_1077, A0=>XPADC_inst_sckcfg_cnt_5, 
                B0=>XPADC_inst_sckcfg_cnt_1, C0=>XPADC_inst_n12871, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, 
                F1=>XPADC_inst_conv_cfg2_N_1084, Q1=>XPADC_inst_conv_cfg2, 
                OFX0=>open, F0=>XPADC_inst_conv_cfg_N_1077, 
                Q0=>XPADC_inst_conv_cfg);
    XPADC_inst_SLICE_345I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"9999", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sck_cnt_5, 
                B1=>XPADC_inst_n14973, C1=>'X', D1=>'X', 
                DI1=>XPADC_inst_n24643, DI0=>XPADC_inst_conv_reg_N_1088, 
                A0=>XPADC_inst_sck_cnt_5, B0=>XPADC_inst_n14973, C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>XPADC_inst_n24643, 
                Q1=>XPADC_inst_conv_reg2, OFX0=>open, 
                F0=>XPADC_inst_conv_reg_N_1088, Q0=>XPADC_inst_conv_reg);
    XPADC_inst_SLICE_346I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_0, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_SDO0_c, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_1, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_0);
    XPADC_inst_SLICE_347I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_2, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_1, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_3, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_2);
    XPADC_inst_SLICE_348I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_4, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_3, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_5, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_4);
    XPADC_inst_SLICE_349I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_6, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_5, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_7, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_6);
    XPADC_inst_SLICE_350I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_8, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_7, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_9, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_8);
    XPADC_inst_SLICE_351I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_10, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_9, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_11, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_10);
    XPADC_inst_SLICE_352I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_12, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_11, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_13, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_12);
    XPADC_inst_SLICE_353I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_14, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_13, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_15, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_14);
    XPADC_inst_SLICE_354I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_16, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_15, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_17, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_16);
    XPADC_inst_SLICE_355I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_18, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_17, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_19, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_18);
    XPADC_inst_SLICE_356I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_20, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_19, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_21, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_20);
    XPADC_inst_SLICE_357I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_22, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_21, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_23, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_22);
    XPADC_inst_SLICE_358I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_24, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_23, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_25, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_24);
    XPADC_inst_SLICE_359I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_26, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_25, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_27, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_26);
    XPADC_inst_SLICE_360I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_28, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_27, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_29, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_28);
    XPADC_inst_SLICE_361I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XPADC_inst_recv_reg_30, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>XPADC_inst_recv_reg_29, 
                CE=>XPADC_inst_TEMP_CLK_c_enable_39, CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>XPADC_inst_recv_reg_31, OFX0=>open, 
                F0=>open, Q0=>XPADC_inst_recv_reg_30);
    XPADC_inst_SLICE_362I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"0F0F", 
                   LUT1_INITVAL=>X"3C3C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>XPADC_inst_reg_cfg_cnt_1, C1=>XPADC_inst_reg_cfg_cnt_0, 
                D1=>'X', DI1=>XPADC_inst_n24, DI0=>XPADC_inst_n1, A0=>'X', 
                B0=>'X', C0=>XPADC_inst_reg_cfg_cnt_0, D0=>'X', M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_70, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n24, 
                Q1=>XPADC_inst_reg_cfg_cnt_1, OFX0=>open, F0=>XPADC_inst_n1, 
                Q0=>XPADC_inst_reg_cfg_cnt_0);
    XPADC_inst_SLICE_363I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7788", 
                   LUT1_INITVAL=>X"6CCC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_reg_cfg_cnt_0, 
                B1=>XPADC_inst_reg_cfg_cnt_3, C1=>XPADC_inst_reg_cfg_cnt_2, 
                D1=>XPADC_inst_reg_cfg_cnt_1, DI1=>XPADC_inst_n22_adj_4545, 
                DI0=>XPADC_inst_n23_adj_4544, A0=>XPADC_inst_reg_cfg_cnt_1, 
                B0=>XPADC_inst_reg_cfg_cnt_0, C0=>'X', 
                D0=>XPADC_inst_reg_cfg_cnt_2, M0=>'X', 
                CE=>XPADC_inst_clk_ref_N_870_enable_70, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n22_adj_4545, 
                Q1=>XPADC_inst_reg_cfg_cnt_3, OFX0=>open, 
                F0=>XPADC_inst_n23_adj_4544, Q0=>XPADC_inst_reg_cfg_cnt_2);
    XPADC_inst_SLICE_364I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"FEFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_reg_cfg_cnt_0, 
                B1=>XPADC_inst_reg_cfg_cnt_2, C1=>XPADC_inst_reg_cfg_cnt_3, 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n24664, 
                A0=>XPADC_inst_reg_cfg_cnt_3, B0=>XPADC_inst_reg_cfg_cnt_2, 
                C0=>XPADC_inst_reg_cfg_cnt_0, D0=>XPADC_inst_reg_cfg_cnt_1, 
                M0=>'X', CE=>XPADC_inst_clk_ref_N_870_enable_50, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>XPADC_inst_n24674, 
                Q1=>open, OFX0=>open, F0=>XPADC_inst_n24664, 
                Q0=>XPADC_inst_reg_cfg_done);
    XPADC_inst_SLICE_365I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0CCC", 
                   LUT1_INITVAL=>X"0AAA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_n34, B1=>'X', 
                C1=>XPADC_inst_sck_cnt_4, D1=>XPADC_inst_sck_cnt_5, 
                DI1=>XPADC_inst_n42_adj_4552, DI0=>XPADC_inst_n43_adj_4543, 
                A0=>'X', B0=>XPADC_inst_n35, C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_sck_cnt_5, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, 
                F1=>XPADC_inst_n42_adj_4552, Q1=>XPADC_inst_sck_cnt_1, 
                OFX0=>open, F0=>XPADC_inst_n43_adj_4543, 
                Q0=>XPADC_inst_sck_cnt_0);
    XPADC_inst_SLICE_366I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"3F00", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>XPADC_inst_sck_cnt_5, 
                C1=>XPADC_inst_sck_cnt_4, D1=>XPADC_inst_n32_adj_4542, 
                DI1=>XPADC_inst_n40_adj_4554, DI0=>XPADC_inst_n41_adj_4553, 
                A0=>'X', B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_n33, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, 
                F1=>XPADC_inst_n40_adj_4554, Q1=>XPADC_inst_sck_cnt_3, 
                OFX0=>open, F0=>XPADC_inst_n41_adj_4553, 
                Q0=>XPADC_inst_sck_cnt_2);
    XPADC_inst_SLICE_367I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>XPADC_inst_sck_cnt_5, 
                C1=>XPADC_inst_sck_cnt_4, D1=>XPADC_inst_n30, 
                DI1=>XPADC_inst_n38, DI0=>XPADC_inst_n39, A0=>XPADC_inst_n31, 
                B0=>XPADC_inst_sck_cnt_5, C0=>'X', D0=>XPADC_inst_sck_cnt_4, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, LSR=>XPADC_inst_n24737, 
                OFX1=>open, F1=>XPADC_inst_n38, Q1=>XPADC_inst_sck_cnt_5, 
                OFX0=>open, F0=>XPADC_inst_n39, Q0=>XPADC_inst_sck_cnt_4);
    XPADC_inst_SLICE_368I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_n34_adj_4550, 
                D1=>XPADC_inst_sckcfg_cnt_5, DI1=>XPADC_inst_n42, 
                DI0=>XPADC_inst_n43, A0=>XPADC_inst_n35_adj_4551, 
                B0=>XPADC_inst_sckcfg_cnt_4, C0=>'X', 
                D0=>XPADC_inst_sckcfg_cnt_5, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n42, 
                Q1=>XPADC_inst_sckcfg_cnt_1, OFX0=>open, F0=>XPADC_inst_n43, 
                Q0=>XPADC_inst_sckcfg_cnt_0);
    XPADC_inst_SLICE_369I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"44CC", 
                   LUT1_INITVAL=>X"50F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_4, 
                B1=>'X', C1=>XPADC_inst_n32_adj_4548, 
                D1=>XPADC_inst_sckcfg_cnt_5, DI1=>XPADC_inst_n40, 
                DI0=>XPADC_inst_n41, A0=>XPADC_inst_sckcfg_cnt_4, 
                B0=>XPADC_inst_n33_adj_4549, C0=>'X', 
                D0=>XPADC_inst_sckcfg_cnt_5, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n40, 
                Q1=>XPADC_inst_sckcfg_cnt_3, OFX0=>open, F0=>XPADC_inst_n41, 
                Q0=>XPADC_inst_sckcfg_cnt_2);
    XPADC_inst_SLICE_370I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>XPADC_inst_sckcfg_cnt_5, 
                D1=>XPADC_inst_n30_adj_4546, DI1=>XPADC_inst_n38_adj_4537, 
                DI0=>XPADC_inst_n39_adj_4538, A0=>XPADC_inst_n31_adj_4547, 
                B0=>XPADC_inst_sckcfg_cnt_5, C0=>'X', 
                D0=>XPADC_inst_sckcfg_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n38_adj_4537, 
                Q1=>XPADC_inst_sckcfg_cnt_5, OFX0=>open, 
                F0=>XPADC_inst_n39_adj_4538, Q0=>XPADC_inst_sckcfg_cnt_4);
    YDAC_INST_SLICE_371I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>YDAC_INST_TEMP_CLK_c_enable_74, 
                CLK=>TEMP_CLK_c, LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>YDAC_CS_c);
    YDAC_INST_SLICE_372I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"00FF", 
                   LUT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>YDAC_INST_bit_cnt_0, 
                C1=>'X', D1=>YDAC_INST_bit_cnt_1, DI1=>YDAC_INST_n24, 
                DI0=>YDAC_INST_n25, A0=>'X', B0=>'X', C0=>'X', 
                D0=>YDAC_INST_bit_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, F1=>YDAC_INST_n24, 
                Q1=>YDAC_INST_bit_cnt_1, OFX0=>open, F0=>YDAC_INST_n25, 
                Q0=>YDAC_INST_bit_cnt_0);
    YDAC_INST_SLICE_373I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"3CF0", 
                   LUT1_INITVAL=>X"78F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_bit_cnt_2, 
                B1=>YDAC_INST_bit_cnt_0, C1=>YDAC_INST_bit_cnt_3, 
                D1=>YDAC_INST_bit_cnt_1, DI1=>YDAC_INST_n22, 
                DI0=>YDAC_INST_n23, A0=>'X', B0=>YDAC_INST_bit_cnt_0, 
                C0=>YDAC_INST_bit_cnt_2, D0=>YDAC_INST_bit_cnt_1, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, F1=>YDAC_INST_n22, 
                Q1=>YDAC_INST_bit_cnt_3, OFX0=>open, F0=>YDAC_INST_n23, 
                Q0=>YDAC_INST_bit_cnt_2);
    YDAC_INST_SLICE_374I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", REG0_REGSET=>"SET", REG1_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>YDAC_INST_csn_reg_d1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>YDAC_CS_c, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25205, OFX1=>open, F1=>open, Q1=>YDAC_INST_csn_reg_d2, 
                OFX0=>open, F0=>open, Q0=>YDAC_INST_csn_reg_d1);
    YDAC_INST_SLICE_375I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FEFF", 
                   LUT1_INITVAL=>X"FEFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_n24665, 
                B1=>YDAC_INST_refclk_cnt_1, C1=>YDAC_INST_data_reg_0, 
                D1=>YDAC_INST_refclk_cnt_0, DI1=>YDAC_INST_n7156, 
                DI0=>YDAC_INST_n7155, A0=>YDAC_INST_n24665, 
                B0=>YDAC_INST_refclk_cnt_1, C0=>YDAC_SDI_c_15, 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n7156, Q1=>YDAC_INST_data_reg_1, OFX0=>open, 
                F0=>YDAC_INST_n7155, Q0=>YDAC_INST_data_reg_0);
    YDAC_INST_SLICE_376I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"FEFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_n24665, 
                B1=>YDAC_INST_refclk_cnt_1, C1=>YDAC_INST_data_reg_2, 
                D1=>YDAC_INST_refclk_cnt_0, DI1=>YDAC_INST_n7158, 
                DI0=>YDAC_INST_n7157, A0=>YDAC_INST_n24665, 
                B0=>YDAC_INST_refclk_cnt_1, C0=>YDAC_INST_data_reg_1, 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n7158, Q1=>YDAC_INST_data_reg_3, OFX0=>open, 
                F0=>YDAC_INST_n7157, Q0=>YDAC_INST_data_reg_2);
    YDAC_INST_SLICE_377I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FEFF", 
                   LUT1_INITVAL=>X"FEFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_n24665, 
                B1=>YDAC_INST_refclk_cnt_1, C1=>YDAC_INST_data_reg_4, 
                D1=>YDAC_INST_refclk_cnt_0, DI1=>YDAC_INST_n7160, 
                DI0=>YDAC_INST_n7159, A0=>YDAC_INST_n24665, 
                B0=>YDAC_INST_refclk_cnt_1, C0=>YDAC_INST_data_reg_3, 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n7160, Q1=>YDAC_INST_data_reg_5, OFX0=>open, 
                F0=>YDAC_INST_n7159, Q0=>YDAC_INST_data_reg_4);
    YDAC_INST_SLICE_378I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"FFEF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_refclk_cnt_1, 
                B1=>YDAC_INST_n24665, C1=>YDAC_INST_refclk_cnt_0, 
                D1=>YDAC_INST_data_reg_6, DI1=>YDAC_INST_n7162, 
                DI0=>YDAC_INST_n7161, A0=>YDAC_INST_refclk_cnt_1, 
                B0=>YDAC_INST_n24665, C0=>YDAC_INST_refclk_cnt_0, 
                D0=>YDAC_INST_data_reg_5, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n7162, Q1=>YDAC_INST_data_reg_7, OFX0=>open, 
                F0=>YDAC_INST_n7161, Q0=>YDAC_INST_data_reg_6);
    YDAC_INST_SLICE_379I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"FEFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_n24665, 
                B1=>YDAC_INST_refclk_cnt_1, C1=>YDAC_INST_data_reg_8, 
                D1=>YDAC_INST_refclk_cnt_0, DI1=>YDAC_INST_n7164, 
                DI0=>YDAC_INST_n7163, A0=>YDAC_INST_n24665, 
                B0=>YDAC_INST_refclk_cnt_1, C0=>YDAC_INST_data_reg_7, 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n7164, Q1=>YDAC_INST_data_reg_9, OFX0=>open, 
                F0=>YDAC_INST_n7163, Q0=>YDAC_INST_data_reg_8);
    YDAC_INST_SLICE_380I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"FEFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_n24665, 
                B1=>YDAC_INST_refclk_cnt_1, C1=>YDAC_INST_data_reg_10, 
                D1=>YDAC_INST_refclk_cnt_0, DI1=>YDAC_INST_n7166, 
                DI0=>YDAC_INST_n7165, A0=>YDAC_INST_n24665, 
                B0=>YDAC_INST_refclk_cnt_1, C0=>YDAC_INST_data_reg_9, 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n7166, Q1=>YDAC_INST_data_reg_11, OFX0=>open, 
                F0=>YDAC_INST_n7165, Q0=>YDAC_INST_data_reg_10);
    YDAC_INST_SLICE_381I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"FEFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_n24665, 
                B1=>YDAC_INST_refclk_cnt_1, C1=>YDAC_INST_data_reg_12, 
                D1=>YDAC_INST_refclk_cnt_0, DI1=>YDAC_INST_n7168, 
                DI0=>YDAC_INST_n7167, A0=>YDAC_INST_n24665, 
                B0=>YDAC_INST_refclk_cnt_1, C0=>YDAC_INST_data_reg_11, 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n7168, Q1=>YDAC_INST_data_reg_13, OFX0=>open, 
                F0=>YDAC_INST_n7167, Q0=>YDAC_INST_data_reg_12);
    YDAC_INST_SLICE_382I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>YDAC_INST_n7169, A0=>YDAC_INST_n24665, 
                B0=>YDAC_INST_refclk_cnt_1, C0=>YDAC_INST_data_reg_13, 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>YDAC_INST_n7169, 
                Q0=>YDAC_INST_data_reg_14);
    YDAC_INST_SLICE_383I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"6666", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_refclk_cnt_0, 
                B1=>YDAC_INST_refclk_cnt_1, C1=>'X', D1=>'X', 
                DI1=>YDAC_INST_n14, DI0=>YDAC_INST_n1, 
                A0=>YDAC_INST_refclk_cnt_0, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25202, OFX1=>open, 
                F1=>YDAC_INST_n14, Q1=>YDAC_INST_refclk_cnt_1, OFX0=>open, 
                F0=>YDAC_INST_n1, Q0=>YDAC_INST_refclk_cnt_0);
    YDAC_INST_SLICE_384I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"7F7F", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>YDAC_INST_dac_lr_N_1493, 
                A0=>YDAC_INST_refclk_cnt_0, B0=>YDAC_INST_refclk_cnt_1, 
                C0=>YDAC_INST_n24665, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>YDAC_INST_dac_lr_N_1493, 
                Q0=>YDAC_LDAC_c);
    YDAC_INST_SLICE_385I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>YDAC_INST_refclk_cnt_1, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25205, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>YDAC_SCK_c);
    YDAC_INST_SLICE_386I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"FFEF", LUT1_INITVAL=>X"8000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YDAC_INST_bit_cnt_2, 
                B1=>YDAC_INST_bit_cnt_1, C1=>YDAC_INST_bit_cnt_3, 
                D1=>YDAC_INST_bit_cnt_0, DI1=>'X', DI0=>YDAC_INST_n7170, 
                A0=>YDAC_INST_refclk_cnt_1, B0=>YDAC_INST_n24665, 
                C0=>YDAC_INST_refclk_cnt_0, D0=>YDAC_INST_data_reg_14, M0=>'X', 
                CE=>YDAC_INST_TEMP_CLK_c_enable_57, CLK=>TEMP_CLK_c, 
                LSR=>YDAC_INST_bit_cnt_3_N_1428, OFX1=>open, 
                F1=>YDAC_INST_n24665, Q1=>open, OFX0=>open, 
                F0=>YDAC_INST_n7170, Q0=>YDAC_SDI_c_15);
    YPADC_inst_SLICE_387I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>YPADC_inst_cfg_reg_31, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>YPADC_SDI_c);
    YPADC_inst_SLICE_388I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7430", 
                   LUT1_INITVAL=>X"7700", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_5, 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>'X', D1=>YPADC_inst_cfg_reg_0, 
                DI1=>YPADC_inst_n13530, DI0=>YPADC_inst_n13448, 
                A0=>YPADC_inst_n24684, B0=>YPADC_inst_clk_ref_N_870_enable_46, 
                C0=>YPADC_inst_cfg_reg_31, D0=>YPADC_inst_reg_cfg_cnt_1, 
                M0=>'X', CE=>YPADC_inst_clk_ref_N_870_enable_65, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13530, 
                Q1=>YPADC_inst_cfg_reg_1, OFX0=>open, F0=>YPADC_inst_n13448, 
                Q0=>YPADC_inst_cfg_reg_0);
    YPADC_inst_SLICE_389I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7070", 
                   LUT1_INITVAL=>X"7070", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_5, 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_cfg_reg_2, D1=>'X', 
                DI1=>YPADC_inst_n13526, DI0=>YPADC_inst_n13528, 
                A0=>YPADC_inst_sckcfg_cnt_5, B0=>YPADC_inst_sckcfg_cnt_4, 
                C0=>YPADC_inst_cfg_reg_1, D0=>'X', M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13526, 
                Q1=>YPADC_inst_cfg_reg_3, OFX0=>open, F0=>YPADC_inst_n13528, 
                Q0=>YPADC_inst_cfg_reg_2);
    YPADC_inst_SLICE_390I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7700", 
                   LUT1_INITVAL=>X"7070", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_5, 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_cfg_reg_4, D1=>'X', 
                DI1=>YPADC_inst_n13522, DI0=>YPADC_inst_n13524, 
                A0=>YPADC_inst_sckcfg_cnt_5, B0=>YPADC_inst_sckcfg_cnt_4, 
                C0=>'X', D0=>YPADC_inst_cfg_reg_3, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13522, 
                Q1=>YPADC_inst_cfg_reg_5, OFX0=>open, F0=>YPADC_inst_n13524, 
                Q0=>YPADC_inst_cfg_reg_4);
    YPADC_inst_SLICE_391I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"3F00", 
                   LUT1_INITVAL=>X"7700", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_5, 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>'X', D1=>YPADC_inst_cfg_reg_6, 
                DI1=>YPADC_inst_n13518, DI0=>YPADC_inst_n13520, A0=>'X', 
                B0=>YPADC_inst_sckcfg_cnt_4, C0=>YPADC_inst_sckcfg_cnt_5, 
                D0=>YPADC_inst_cfg_reg_5, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13518, 
                Q1=>YPADC_inst_cfg_reg_7, OFX0=>open, F0=>YPADC_inst_n13520, 
                Q0=>YPADC_inst_cfg_reg_6);
    YPADC_inst_SLICE_392I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7070", 
                   LUT1_INITVAL=>X"7070", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_5, 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_cfg_reg_8, D1=>'X', 
                DI1=>YPADC_inst_n13514, DI0=>YPADC_inst_n13516, 
                A0=>YPADC_inst_sckcfg_cnt_5, B0=>YPADC_inst_sckcfg_cnt_4, 
                C0=>YPADC_inst_cfg_reg_7, D0=>'X', M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13514, 
                Q1=>YPADC_inst_cfg_reg_9, OFX0=>open, F0=>YPADC_inst_n13516, 
                Q0=>YPADC_inst_cfg_reg_8);
    YPADC_inst_SLICE_393I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"5F00", 
                   LUT1_INITVAL=>X"4C4C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_5, 
                B1=>YPADC_inst_cfg_reg_10, C1=>YPADC_inst_sckcfg_cnt_4, 
                D1=>'X', DI1=>YPADC_inst_n13510, DI0=>YPADC_inst_n13512, 
                A0=>YPADC_inst_sckcfg_cnt_5, B0=>'X', 
                C0=>YPADC_inst_sckcfg_cnt_4, D0=>YPADC_inst_cfg_reg_9, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13510, 
                Q1=>YPADC_inst_cfg_reg_11, OFX0=>open, F0=>YPADC_inst_n13512, 
                Q0=>YPADC_inst_cfg_reg_10);
    YPADC_inst_SLICE_394I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"4C4C", 
                   LUT1_INITVAL=>X"4C4C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_5, 
                B1=>YPADC_inst_cfg_reg_12, C1=>YPADC_inst_sckcfg_cnt_4, 
                D1=>'X', DI1=>YPADC_inst_n13506, DI0=>YPADC_inst_n13508, 
                A0=>YPADC_inst_sckcfg_cnt_5, B0=>YPADC_inst_cfg_reg_11, 
                C0=>YPADC_inst_sckcfg_cnt_4, D0=>'X', M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13506, 
                Q1=>YPADC_inst_cfg_reg_13, OFX0=>open, F0=>YPADC_inst_n13508, 
                Q0=>YPADC_inst_cfg_reg_12);
    YPADC_inst_SLICE_395I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_cfg_reg_14, 
                D1=>YPADC_inst_sckcfg_cnt_5, DI1=>YPADC_inst_n13502, 
                DI0=>YPADC_inst_n13504, A0=>YPADC_inst_cfg_reg_13, 
                B0=>YPADC_inst_sckcfg_cnt_4, C0=>'X', 
                D0=>YPADC_inst_sckcfg_cnt_5, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13502, 
                Q1=>YPADC_inst_cfg_reg_15, OFX0=>open, F0=>YPADC_inst_n13504, 
                Q0=>YPADC_inst_cfg_reg_14);
    YPADC_inst_SLICE_396I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"50F0", 
                   LUT1_INITVAL=>X"50F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_4, 
                B1=>'X', C1=>YPADC_inst_cfg_reg_16, 
                D1=>YPADC_inst_sckcfg_cnt_5, DI1=>YPADC_inst_n13498, 
                DI0=>YPADC_inst_n13500, A0=>YPADC_inst_sckcfg_cnt_4, B0=>'X', 
                C0=>YPADC_inst_cfg_reg_15, D0=>YPADC_inst_sckcfg_cnt_5, 
                M0=>'X', CE=>YPADC_inst_clk_ref_N_870_enable_65, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13498, 
                Q1=>YPADC_inst_cfg_reg_17, OFX0=>open, F0=>YPADC_inst_n13500, 
                Q0=>YPADC_inst_cfg_reg_16);
    YPADC_inst_SLICE_397I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", REG1_REGSET=>"SET", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"3074", 
                   LUT1_INITVAL=>X"3704", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_n24684, 
                B1=>YPADC_inst_clk_ref_N_870_enable_46, 
                C1=>YPADC_inst_reg_cfg_cnt_1, D1=>YPADC_inst_cfg_reg_18, 
                DI1=>YPADC_inst_n13494, DI0=>YPADC_inst_n13496, 
                A0=>YPADC_inst_n24740, B0=>YPADC_inst_clk_ref_N_870_enable_46, 
                C0=>YPADC_inst_cfg_reg_17, D0=>YPADC_inst_reg_cfg_cnt_0, 
                M0=>'X', CE=>YPADC_inst_clk_ref_N_870_enable_65, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13494, 
                Q1=>YPADC_inst_cfg_reg_19, OFX0=>open, F0=>YPADC_inst_n13496, 
                Q0=>YPADC_inst_cfg_reg_18);
    YPADC_inst_SLICE_398I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7430", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_cfg_reg_20, 
                D1=>YPADC_inst_sckcfg_cnt_5, DI1=>YPADC_inst_n13490, 
                DI0=>YPADC_inst_n13492, A0=>YPADC_inst_n24740, 
                B0=>YPADC_inst_clk_ref_N_870_enable_46, 
                C0=>YPADC_inst_cfg_reg_19, D0=>YPADC_inst_n24, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13490, 
                Q1=>YPADC_inst_cfg_reg_21, OFX0=>open, F0=>YPADC_inst_n13492, 
                Q0=>YPADC_inst_cfg_reg_20);
    YPADC_inst_SLICE_399I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"5F00", 
                   LUT1_INITVAL=>X"4C4C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_4, 
                B1=>YPADC_inst_cfg_reg_22, C1=>YPADC_inst_sckcfg_cnt_5, 
                D1=>'X', DI1=>YPADC_inst_n13486, DI0=>YPADC_inst_n13488, 
                A0=>YPADC_inst_sckcfg_cnt_4, B0=>'X', 
                C0=>YPADC_inst_sckcfg_cnt_5, D0=>YPADC_inst_cfg_reg_21, 
                M0=>'X', CE=>YPADC_inst_clk_ref_N_870_enable_65, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13486, 
                Q1=>YPADC_inst_cfg_reg_23, OFX0=>open, F0=>YPADC_inst_n13488, 
                Q0=>YPADC_inst_cfg_reg_22);
    YPADC_inst_SLICE_400I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"2A2A", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_sckcfg_cnt_5, 
                D1=>YPADC_inst_cfg_reg_24, DI1=>YPADC_inst_n13482, 
                DI0=>YPADC_inst_n13484, A0=>YPADC_inst_cfg_reg_23, 
                B0=>YPADC_inst_sckcfg_cnt_4, C0=>YPADC_inst_sckcfg_cnt_5, 
                D0=>'X', M0=>'X', CE=>YPADC_inst_clk_ref_N_870_enable_65, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13482, 
                Q1=>YPADC_inst_cfg_reg_25, OFX0=>open, F0=>YPADC_inst_n13484, 
                Q0=>YPADC_inst_cfg_reg_24);
    YPADC_inst_SLICE_401I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_cfg_reg_26, 
                D1=>YPADC_inst_sckcfg_cnt_5, DI1=>YPADC_inst_n13478, 
                DI0=>YPADC_inst_n13480, A0=>YPADC_inst_cfg_reg_25, 
                B0=>YPADC_inst_sckcfg_cnt_4, C0=>'X', 
                D0=>YPADC_inst_sckcfg_cnt_5, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13478, 
                Q1=>YPADC_inst_cfg_reg_27, OFX0=>open, F0=>YPADC_inst_n13480, 
                Q0=>YPADC_inst_cfg_reg_26);
    YPADC_inst_SLICE_402I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", REG0_REGSET=>"SET", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5072", 
                   LUT1_INITVAL=>X"44CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_4, 
                B1=>YPADC_inst_cfg_reg_28, C1=>'X', 
                D1=>YPADC_inst_sckcfg_cnt_5, DI1=>YPADC_inst_n13474, 
                DI0=>YPADC_inst_n20849, A0=>YPADC_inst_clk_ref_N_870_enable_46, 
                B0=>YPADC_inst_n24740, C0=>YPADC_inst_cfg_reg_27, 
                D0=>YPADC_inst_n24701, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n13474, 
                Q1=>YPADC_inst_cfg_reg_29, OFX0=>open, F0=>YPADC_inst_n20849, 
                Q0=>YPADC_inst_cfg_reg_28);
    YPADC_inst_SLICE_403I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", REG0_REGSET=>"SET", 
                   REG1_REGSET=>"SET", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"3704", LUT1_INITVAL=>X"3704", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_n24740, 
                B1=>YPADC_inst_clk_ref_N_870_enable_46, C1=>YPADC_inst_n24701, 
                D1=>YPADC_inst_cfg_reg_30, DI1=>YPADC_inst_n20845, 
                DI0=>YPADC_inst_n20847, A0=>YPADC_inst_n24740, 
                B0=>YPADC_inst_clk_ref_N_870_enable_46, C0=>YPADC_inst_n24701, 
                D0=>YPADC_inst_cfg_reg_29, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_65, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n20845, 
                Q1=>YPADC_inst_cfg_reg_31, OFX0=>open, F0=>YPADC_inst_n20847, 
                Q0=>YPADC_inst_cfg_reg_30);
    YPADC_inst_SLICE_404I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   REG1_REGSET=>"SET", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"A8A8", LUT1_INITVAL=>X"E5E5", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_n24671, 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_sckcfg_cnt_5, 
                D1=>'X', DI1=>YPADC_inst_conv_cfg2_N_1337, 
                DI0=>YPADC_inst_conv_cfg_N_1330, A0=>YPADC_inst_sckcfg_cnt_5, 
                B0=>YPADC_inst_sckcfg_cnt_1, C0=>YPADC_inst_n12873, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, 
                F1=>YPADC_inst_conv_cfg2_N_1337, Q1=>YPADC_inst_conv_cfg2, 
                OFX0=>open, F0=>YPADC_inst_conv_cfg_N_1330, 
                Q0=>YPADC_inst_conv_cfg);
    YPADC_inst_SLICE_405I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C0C0", 
                   LUT1_INITVAL=>X"C3C3", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>YPADC_inst_sck_cnt_5, 
                C1=>YPADC_inst_n23_adj_4558, D1=>'X', 
                DI1=>YPADC_inst_conv_reg2_N_1346, 
                DI0=>YPADC_inst_conv_reg_N_1341, A0=>'X', 
                B0=>YPADC_inst_sck_cnt_5, C0=>YPADC_inst_n23_adj_4558, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>YPADC_inst_sck_cnt_7_N_1143, OFX1=>open, 
                F1=>YPADC_inst_conv_reg2_N_1346, Q1=>YPADC_inst_conv_reg2, 
                OFX0=>open, F0=>YPADC_inst_conv_reg_N_1341, 
                Q0=>YPADC_inst_conv_reg);
    YPADC_inst_SLICE_406I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"00FF", 
                   LUT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_reg_cfg_cnt_0, C1=>'X', 
                D1=>YPADC_inst_reg_cfg_cnt_1, DI1=>YPADC_inst_n24, 
                DI0=>YPADC_inst_n1, A0=>'X', B0=>'X', C0=>'X', 
                D0=>YPADC_inst_reg_cfg_cnt_0, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_74, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n24, 
                Q1=>YPADC_inst_reg_cfg_cnt_1, OFX0=>open, F0=>YPADC_inst_n1, 
                Q0=>YPADC_inst_reg_cfg_cnt_0);
    YPADC_inst_SLICE_407I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"7788", 
                   LUT1_INITVAL=>X"6CCC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_reg_cfg_cnt_1, 
                B1=>YPADC_inst_reg_cfg_cnt_3, C1=>YPADC_inst_reg_cfg_cnt_2, 
                D1=>YPADC_inst_reg_cfg_cnt_0, DI1=>YPADC_inst_n22, 
                DI0=>YPADC_inst_n23, A0=>YPADC_inst_reg_cfg_cnt_1, 
                B0=>YPADC_inst_reg_cfg_cnt_0, C0=>'X', 
                D0=>YPADC_inst_reg_cfg_cnt_2, M0=>'X', 
                CE=>YPADC_inst_clk_ref_N_870_enable_74, CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n22, 
                Q1=>YPADC_inst_reg_cfg_cnt_3, OFX0=>open, F0=>YPADC_inst_n23, 
                Q0=>YPADC_inst_reg_cfg_cnt_2);
    YPADC_inst_SLICE_408I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFEC", 
                   LUT1_INITVAL=>X"FFFC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_reg_cfg_cnt_2, C1=>YPADC_inst_reg_cfg_cnt_0, 
                D1=>YPADC_inst_reg_cfg_cnt_3, DI1=>'X', DI0=>YPADC_inst_n24661, 
                A0=>YPADC_inst_reg_cfg_cnt_1, B0=>YPADC_inst_reg_cfg_cnt_2, 
                C0=>YPADC_inst_reg_cfg_cnt_0, D0=>YPADC_inst_reg_cfg_cnt_3, 
                M0=>'X', CE=>YPADC_inst_clk_ref_N_870_enable_46, 
                CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>YPADC_inst_n24684, 
                Q1=>open, OFX0=>open, F0=>YPADC_inst_n24661, 
                Q0=>YPADC_inst_reg_cfg_done);
    YPADC_inst_SLICE_409I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0CCC", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>YPADC_inst_sck_cnt_4, 
                C1=>YPADC_inst_sck_cnt_5, D1=>YPADC_inst_n34, 
                DI1=>YPADC_inst_n42, DI0=>YPADC_inst_n43, A0=>'X', 
                B0=>YPADC_inst_n35, C0=>YPADC_inst_sck_cnt_5, 
                D0=>YPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>YPADC_inst_sck_cnt_7_N_1143, OFX1=>open, 
                F1=>YPADC_inst_n42, Q1=>YPADC_inst_sck_cnt_1, OFX0=>open, 
                F0=>YPADC_inst_n43, Q0=>YPADC_inst_sck_cnt_0);
    YPADC_inst_SLICE_410I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0CCC", 
                   LUT1_INITVAL=>X"50F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sck_cnt_4, B1=>'X', 
                C1=>YPADC_inst_n32, D1=>YPADC_inst_sck_cnt_5, 
                DI1=>YPADC_inst_n40, DI0=>YPADC_inst_n41, A0=>'X', 
                B0=>YPADC_inst_n33, C0=>YPADC_inst_sck_cnt_4, 
                D0=>YPADC_inst_sck_cnt_5, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>YPADC_inst_sck_cnt_7_N_1143, OFX1=>open, 
                F1=>YPADC_inst_n40, Q1=>YPADC_inst_sck_cnt_3, OFX0=>open, 
                F0=>YPADC_inst_n41, Q0=>YPADC_inst_sck_cnt_2);
    YPADC_inst_SLICE_411I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>YPADC_inst_sck_cnt_5, 
                C1=>YPADC_inst_sck_cnt_4, D1=>YPADC_inst_n30, 
                DI1=>YPADC_inst_n38, DI0=>YPADC_inst_n39, A0=>YPADC_inst_n31, 
                B0=>YPADC_inst_sck_cnt_5, C0=>'X', D0=>YPADC_inst_sck_cnt_4, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>YPADC_inst_sck_cnt_7_N_1143, OFX1=>open, 
                F1=>YPADC_inst_n38, Q1=>YPADC_inst_sck_cnt_5, OFX0=>open, 
                F0=>YPADC_inst_n39, Q0=>YPADC_inst_sck_cnt_4);
    YPADC_inst_SLICE_412I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"44CC", 
                   LUT1_INITVAL=>X"44CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_4, 
                B1=>YPADC_inst_n34_adj_4559, C1=>'X', 
                D1=>YPADC_inst_sckcfg_cnt_5, DI1=>YPADC_inst_n42_adj_4560, 
                DI0=>YPADC_inst_n43_adj_4556, A0=>YPADC_inst_sckcfg_cnt_4, 
                B0=>YPADC_inst_n35_adj_4557, C0=>'X', 
                D0=>YPADC_inst_sckcfg_cnt_5, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n42_adj_4560, 
                Q1=>YPADC_inst_sckcfg_cnt_1, OFX0=>open, 
                F0=>YPADC_inst_n43_adj_4556, Q0=>YPADC_inst_sckcfg_cnt_0);
    YPADC_inst_SLICE_413I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"30F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_sckcfg_cnt_5, C1=>YPADC_inst_n32_adj_4563, 
                D1=>YPADC_inst_sckcfg_cnt_4, DI1=>YPADC_inst_n40_adj_4564, 
                DI0=>YPADC_inst_n41_adj_4562, A0=>YPADC_inst_n33_adj_4561, 
                B0=>YPADC_inst_sckcfg_cnt_5, C0=>'X', 
                D0=>YPADC_inst_sckcfg_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n40_adj_4564, 
                Q1=>YPADC_inst_sckcfg_cnt_3, OFX0=>open, 
                F0=>YPADC_inst_n41_adj_4562, Q0=>YPADC_inst_sckcfg_cnt_2);
    YPADC_inst_SLICE_414I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"22AA", 
                   LUT1_INITVAL=>X"3F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_sckcfg_cnt_5, 
                D1=>YPADC_inst_n30_adj_4567, DI1=>YPADC_inst_n38_adj_4568, 
                DI0=>YPADC_inst_n39_adj_4566, A0=>YPADC_inst_n31_adj_4565, 
                B0=>YPADC_inst_sckcfg_cnt_5, C0=>'X', 
                D0=>YPADC_inst_sckcfg_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_n38_adj_4568, 
                Q1=>YPADC_inst_sckcfg_cnt_5, OFX0=>open, 
                F0=>YPADC_inst_n39_adj_4566, Q0=>YPADC_inst_sckcfg_cnt_4);
    SLICE_415I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_M1=>TRUE)
      port map (M1=>sys_rstn_d2, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>clk2_enable_434, A0=>sys_rst_N, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>YPADC_inst_sys_rstn_d3, 
                OFX0=>open, F0=>clk2_enable_434, Q0=>YPADC_inst_sys_rstn_d1);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_417I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d2, 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>jce2_d3);
    mg5ahub_SLICE_420I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"30FC", 
                   LUT1_INITVAL=>X"3C00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>mg5ahub_bit_count_1, 
                C1=>mg5ahub_bit_count_0, D1=>mg5ahub_jshift_d1, 
                DI1=>mg5ahub_N_49_i, DI0=>mg5ahub_bit_count_3_iv_0_m4_0, 
                A0=>'X', B0=>mg5ahub_jshift_d1, C0=>jtaghub16_jshift, 
                D0=>mg5ahub_bit_count_0, M0=>'X', CE=>'X', CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>mg5ahub_N_49_i, 
                Q1=>mg5ahub_bit_count_1, OFX0=>open, 
                F0=>mg5ahub_bit_count_3_iv_0_m4_0, Q0=>mg5ahub_bit_count_0);
    mg5ahub_SLICE_421I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"4C80", 
                   LUT1_INITVAL=>X"30C0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>mg5ahub_un8_bit_count_p4, C1=>mg5ahub_jshift_d1, 
                D1=>mg5ahub_bit_count_4, DI1=>mg5ahub_N_46_i, 
                DI0=>mg5ahub_N_48_i, A0=>mg5ahub_bit_count_1, 
                B0=>mg5ahub_jshift_d1, C0=>mg5ahub_bit_count_0, 
                D0=>mg5ahub_bit_count_2, M0=>'X', CE=>'X', CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>mg5ahub_N_46_i, 
                Q1=>mg5ahub_bit_count_4, OFX0=>open, F0=>mg5ahub_N_48_i, 
                Q0=>mg5ahub_bit_count_2);
    mg5ahub_SLICE_422I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC00", 
                   LUT1_INITVAL=>X"28A0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>mg5ahub_jshift_d1, 
                B1=>mg5ahub_bit_count_1, C1=>mg5ahub_bit_count_3, 
                D1=>mg5ahub_bit_count_2, DI1=>'X', DI0=>mg5ahub_N_47_i, 
                A0=>'X', B0=>mg5ahub_jshift_d1, C0=>'X', 
                D0=>mg5ahub_bit_count_3, M0=>mg5ahub_bit_count_0, CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>mg5ahub_N_47_i, F0=>open, 
                Q0=>mg5ahub_bit_count_3);
    mg5ahub_SLICE_423I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_2, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_2, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_1);
    mg5ahub_SLICE_424I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_4, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_4, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_3);
    mg5ahub_SLICE_425I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_6, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_6, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_5);
    mg5ahub_SLICE_426I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_9, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_8, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_8, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_7);
    mg5ahub_SLICE_427I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_11, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_10, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_10, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_9);
    mg5ahub_SLICE_428I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_13, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_12, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_12, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_11);
    mg5ahub_SLICE_429I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_15, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_14, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_14, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_13);
    mg5ahub_SLICE_430I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_17, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_16, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_16, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_15);
    mg5ahub_SLICE_431I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_19, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_18, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_18, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_17);
    mg5ahub_SLICE_432I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>jtaghub16_jtdi, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_20, 
                CE=>mg5ahub_N_45_i, CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, Q1=>mg5ahub_er1_shift_reg_20, OFX0=>open, 
                F0=>open, Q0=>mg5ahub_er1_shift_reg_19);
    mg5ahub_SLICE_434I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_6, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_5, 
                CE=>jtaghub16_jupdate, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>open, 
                Q1=>mg5ahub_ip_enable_2, OFX0=>open, F0=>open, 
                Q0=>mg5ahub_ip_enable_1);
    mg5ahub_SLICE_435I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>mg5ahub_er1_shift_reg_8, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>mg5ahub_er1_shift_reg_7, 
                CE=>jtaghub16_jupdate, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>open, 
                Q1=>mg5ahub_ip_enable_4, OFX0=>open, F0=>open, 
                Q0=>mg5ahub_ip_enable_3);
    mg5ahub_SLICE_437I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>jtaghub16_jshift, CE=>'X', CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>mg5ahub_jshift_d1);
    SLICE_438I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0CFC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>n13394, A0=>'X', B0=>XI_DATA_EN_N, 
                C0=>u_req_1, D0=>u_ack_1, M0=>'X', CE=>'X', CLK=>clk2, 
                LSR=>n25204, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>n13394, Q0=>n25191);
    SLICE_439I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_M1=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>rst_dly_cnt_31_N_173, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>rst_dly_cnt_31_N_173, 
                A0=>cout, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>pll_locked, OFX1=>open, F1=>open, 
                Q1=>n25194, OFX0=>open, F0=>rst_dly_cnt_31_N_173, Q0=>n25193);
    SLICE_440I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"INV", REG0_REGSET=>"SET", REG1_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>rst_dly_cnt_31_N_173, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>rst_dly_cnt_31_N_173, CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>pll_locked, OFX1=>open, F1=>open, 
                Q1=>n25203, OFX0=>open, F0=>open, Q0=>n25202);
    SLICE_441I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"INV", REG0_REGSET=>"SET", REG1_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>rst_dly_cnt_31_N_173, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>rst_dly_cnt_31_N_173, CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>pll_locked, OFX1=>open, F1=>open, 
                Q1=>n25205, OFX0=>open, F0=>open, Q0=>n25204);
    SLICE_442I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>rst_dly_cnt_31_N_173, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>n25206);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_443I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"4004", 
                   LUT1_INITVAL=>X"C0C0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_jshift_d2, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d2, 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_err_N_3229
                , A0=>jshift_d1, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24739, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_checker, 
                D0=>top_reveal_coretop_instance_core0_even_parity, M0=>'X', 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24739, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_err_N_3229
                , Q0=>parity_err);
    SLICE_444I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA2A", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>n23121, A0=>parity_err_lat, 
                B0=>jce2_d3, C0=>jtaghub16_ip_enable0, D0=>parity_err, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d1, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>n23121, Q0=>parity_err_lat);
    top_reveal_coretop_instance_core0_tm_u_SLICE_445I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"7520", 
                   LUT1_INITVAL=>X"E444", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24648, 
                B1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_5, 
                C1=>top_reveal_coretop_instance_core0_n15287, 
                D1=>top_reveal_coretop_instance_core0_n10662, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_5
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_3
                , A0=>top_reveal_coretop_instance_core0_n24648, 
                B0=>top_reveal_coretop_instance_core0_n21844, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n8661, 
                D0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_3, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_5, 
                Q1=>rd_dout_tm_5, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_3, 
                Q0=>rd_dout_tm_3);
    top_reveal_coretop_instance_core0_tm_u_SLICE_446I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"7520", 
                   LUT1_INITVAL=>X"5D08", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24648, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24746, 
                C1=>top_reveal_coretop_instance_core0_n21844, 
                D1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_7, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_7
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_6
                , A0=>top_reveal_coretop_instance_core0_n24648, 
                B0=>top_reveal_coretop_instance_core0_n21844, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n8658, 
                D0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_6, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_7, 
                Q1=>rd_dout_tm_7, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_6, 
                Q0=>rd_dout_tm_6);
    top_reveal_coretop_instance_core0_SLICE_447I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C0AA", 
                   LUT1_INITVAL=>X"AC0C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n10658, 
                B1=>top_reveal_coretop_instance_core0_trig_ptr_out_9, 
                C1=>top_reveal_coretop_instance_core0_n24648, 
                D1=>top_reveal_coretop_instance_core0_n15287, 
                DI1=>top_reveal_coretop_instance_core0_rd_dout_tm_15_N_4130_9, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_8
                , A0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_8, 
                B0=>top_reveal_coretop_instance_core0_n15287, 
                C0=>top_reveal_coretop_instance_core0_n10659, 
                D0=>top_reveal_coretop_instance_core0_n24648, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_rd_dout_tm_15_N_4130_9, 
                Q1=>rd_dout_tm_9, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_8, 
                Q0=>rd_dout_tm_8);
    top_reveal_coretop_instance_core0_tm_u_SLICE_448I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"0001", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24658, 
                B1=>top_reveal_coretop_instance_core0_addr_9, 
                C1=>top_reveal_coretop_instance_core0_addr_8, 
                D1=>top_reveal_coretop_instance_core0_addr_3, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_12
                , A0=>top_reveal_coretop_instance_core0_addr_2, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n6_adj_4415, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_addr_1, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n6_adj_4415, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_12
                , Q0=>rd_dout_tm_12);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_449I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A0AC", 
                   LUT1_INITVAL=>X"FCFC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>reg0_3, 
                C1=>parity_err, D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3696_3
                , A0=>top_reveal_coretop_instance_core0_wr_din_3, 
                B0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3710, 
                C0=>top_reveal_coretop_instance_core0_clk_N_keep_enable_128, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3711, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3710, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3696_3
                , Q0=>reg0_3);
    XIADC_Filter_Inst_SLICE_450I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA0A", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n22, 
                A0=>XIADC_Filter_Inst_n51, B0=>'X', C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n22, Q0=>reveal_ist_11_N);
    XIADC_Filter_Inst_SLICE_451I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA0A", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n23, 
                A0=>XIADC_Filter_Inst_n54, B0=>'X', C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n23, Q0=>reveal_ist_13_N);
    XIADC_Filter_Inst_SLICE_452I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC0C", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n24, A0=>'X', 
                B0=>XIADC_Filter_Inst_n57, C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n24, Q0=>reveal_ist_15_N);
    XIADC_Filter_Inst_SLICE_453I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C0CC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n25, A0=>'X', 
                B0=>XIADC_Filter_Inst_n60, C0=>XIADC_Filter_Inst_n12676, 
                D0=>reveal_ist_23_N, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_n25, Q0=>reveal_ist_17_N);
    XIADC_Filter_Inst_SLICE_454I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC0C", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n26, A0=>'X', 
                B0=>XIADC_Filter_Inst_n63, C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n26, Q0=>reveal_ist_19_N);
    XIADC_Filter_Inst_SLICE_455I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F050", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n17, 
                A0=>reveal_ist_23_N, B0=>'X', C0=>XIADC_Filter_Inst_n36, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25204, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n17, Q0=>reveal_ist_1_N);
    XIADC_Filter_Inst_SLICE_456I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AF00", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n27, 
                A0=>XIADC_Filter_Inst_n12676, B0=>'X', C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n66, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25205, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_n27, Q0=>reveal_ist_21_N);
    XIADC_Filter_Inst_SLICE_457I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA0A", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n28, 
                A0=>XIADC_Filter_Inst_n69, B0=>'X', C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n28, Q0=>reveal_ist_23_N);
    XIADC_Filter_Inst_SLICE_458I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC0C", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n29, A0=>'X', 
                B0=>XIADC_Filter_Inst_n72, C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n29, Q0=>reveal_ist_25_N);
    XIADC_Filter_Inst_SLICE_459I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA22", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n30, 
                A0=>XIADC_Filter_Inst_n75, B0=>reveal_ist_23_N, C0=>'X', 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n30, Q0=>reveal_ist_27_N);
    XIADC_Filter_Inst_SLICE_460I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C0CC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n31, A0=>'X', 
                B0=>XIADC_Filter_Inst_n78, C0=>XIADC_Filter_Inst_n12676, 
                D0=>reveal_ist_23_N, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_n31, Q0=>reveal_ist_29_N);
    XIADC_Filter_Inst_SLICE_461I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC0C", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n32, A0=>'X', 
                B0=>XIADC_Filter_Inst_n81, C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n32, Q0=>reveal_ist_31_N);
    XIADC_Filter_Inst_SLICE_462I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CF03", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_word_clk_N_815, 
                A0=>'X', B0=>XIADC_Filter_Inst_n12676, C0=>reveal_ist_23_N, 
                D0=>reveal_ist_33_N, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_word_clk_N_815, Q0=>reveal_ist_33_N);
    XIADC_Filter_Inst_SLICE_463I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"CCAA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n9686, 
                A0=>reveal_ist_23_N, B0=>reveal_ist_35_N, C0=>'X', 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n9686, Q0=>reveal_ist_35_N);
    XIADC_Filter_Inst_SLICE_464I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA0A", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XIADC_Filter_Inst_n18, 
                A0=>XIADC_Filter_Inst_n39, B0=>'X', C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n12676, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XIADC_Filter_Inst_n18, Q0=>reveal_ist_3_N);
    XIADC_Filter_Inst_SLICE_465I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"BB00", 
                   LUT1_INITVAL=>X"FFFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>reveal_ist_19_N, 
                B1=>reveal_ist_21_N, C1=>reveal_ist_5_N, D1=>reveal_ist_1_N, 
                DI1=>'X', DI0=>XIADC_Filter_Inst_n19, 
                A0=>XIADC_Filter_Inst_n12676, B0=>reveal_ist_23_N, C0=>'X', 
                D0=>XIADC_Filter_Inst_n42, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25206, OFX1=>open, F1=>XIADC_Filter_Inst_n24_adj_4532, 
                Q1=>open, OFX0=>open, F0=>XIADC_Filter_Inst_n19, 
                Q0=>reveal_ist_5_N);
    XIADC_Filter_Inst_SLICE_466I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8A8A", 
                   LUT1_INITVAL=>X"CCFF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>reveal_ist_7_N, 
                C1=>'X', D1=>reveal_ist_31_N, DI1=>'X', 
                DI0=>XIADC_Filter_Inst_n20, A0=>XIADC_Filter_Inst_n45, 
                B0=>XIADC_Filter_Inst_n12676, C0=>reveal_ist_23_N, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, LSR=>n25206, OFX1=>open, 
                F1=>XIADC_Filter_Inst_n16_adj_4533, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_n20, Q0=>reveal_ist_7_N);
    XIADC_Filter_Inst_SLICE_467I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CF00", 
                   LUT1_INITVAL=>X"FEFF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>XIADC_Filter_Inst_n24_adj_4532, 
                B1=>XIADC_Filter_Inst_n16_adj_4533, 
                C1=>XIADC_Filter_Inst_n28_adj_4531, D1=>reveal_ist_29_N, 
                DI1=>'X', DI0=>XIADC_Filter_Inst_n21, A0=>'X', 
                B0=>XIADC_Filter_Inst_n12676, C0=>reveal_ist_23_N, 
                D0=>XIADC_Filter_Inst_n48, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>n25206, OFX1=>open, F1=>XIADC_Filter_Inst_n12676, 
                Q1=>open, OFX0=>open, F0=>XIADC_Filter_Inst_n21, 
                Q0=>reveal_ist_9_N);
    uart_inst_SLICE_468I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B3A0", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1851, 
                B1=>uart_inst_rx_msg_31_N_1850, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uart_inst_n11307, A0=>uart_inst_rx_state_3_N_2374, 
                B0=>uart_inst_n23070, C0=>uart_inst_n24630, 
                D0=>rx_msg_31_N_1852, M0=>'X', CE=>'X', CLK=>clk2, LSR=>n25206, 
                OFX1=>open, F1=>uart_inst_n23070, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11307, Q0=>rx_msg_31_N_1852);
    SLICE_469I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>rst_dly_cnt_31_N_173, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>pll_locked, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>sys_rst);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_472I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"80AA", 
                   LUT1_INITVAL=>X"80AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>addr_15, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_10, 
                C1=>top_reveal_coretop_instance_n12758, 
                D1=>top_reveal_coretop_instance_addr_15_d1, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_11
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_3
                , A0=>addr_15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_2, 
                C0=>top_reveal_coretop_instance_n12758, 
                D0=>top_reveal_coretop_instance_addr_15_d1, M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_11
                , Q1=>tm_crc_11, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_3
                , Q0=>tm_crc_3);
    top_reveal_coretop_instance_SLICE_473I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"8A0A", LUT1_INITVAL=>X"8808", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>addr_15, 
                B1=>jtaghub16_ip_enable0, 
                C1=>top_reveal_coretop_instance_addr_15_d1, 
                D1=>top_reveal_coretop_instance_n12758, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_15
                , A0=>addr_15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_14, 
                C0=>top_reveal_coretop_instance_addr_15_d1, 
                D0=>top_reveal_coretop_instance_n12758, M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_15
                , Q0=>tm_crc_15);
    SLICE_474I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F5A0", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>n23125, A0=>jtaghub16_ip_enable0, 
                B0=>'X', C0=>addr_15, D0=>tm_shift_en, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>n23125, Q0=>tm_shift_en);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_476I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_addr_2, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_addr_1, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_addr_1, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_addr_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_477I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_addr_4, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_addr_3, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_addr_3, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_addr_2);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_478I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_6, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_addr_5, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_addr_5, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_addr_4);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_479I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_10, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_addr_9, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_addr_9, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_addr_8);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_481I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_capture_reclk_2, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_1, 
                CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_capture_reclk_3, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_capture_reclk_2);
    top_reveal_coretop_instance_core0_tm_u_SLICE_482I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"DCCC", 
                   LUT1_INITVAL=>X"50FF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n19, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_tm_u_capture, 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_clear_N_4296, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n19, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24679, 
                C0=>top_reveal_coretop_instance_core0_tm_u_capture, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24635, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clear_N_4296, 
                Q0=>top_reveal_coretop_instance_core0_clear);
    top_reveal_coretop_instance_core0_SLICE_483I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD08", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_n23130, 
                A0=>top_reveal_coretop_instance_core0_addr_4, 
                B0=>top_reveal_coretop_instance_core0_wr_din_0, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_compare_reg_0_0, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_wen_tu_1, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n23130, 
                Q0=>top_reveal_coretop_instance_core0_compare_reg_0_0);
    top_reveal_coretop_instance_core0_SLICE_484I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD08", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_n23124, 
                A0=>top_reveal_coretop_instance_core0_addr_4, 
                B0=>top_reveal_coretop_instance_core0_wr_din_0, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_compare_reg_0_0_adj_4473, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_28, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n23124, 
                Q0=>top_reveal_coretop_instance_core0_compare_reg_0_0_adj_4473);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_485I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_2, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_128, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_even_parity);
    top_reveal_coretop_instance_core0_trig_u_tu_1_SLICE_487I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_EN_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_input_a_d1_0, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_input_a_d1_0, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_input_a_d2_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_488I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_addr_8, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_7, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_7, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_6);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_489I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_11, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_11, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_10);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_490I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_addr_14, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_491I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_32, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_addr_14, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_492I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8CCC", 
                   LUT1_INITVAL=>X"FF20", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jtaghub16_jshift, 
                B1=>jshift_d1, C1=>jtaghub16_jce2, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n34, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_n42, 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_n43, 
                A0=>jshift_d1, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n35, 
                C0=>jtaghub16_jce2, D0=>jtaghub16_jshift, M0=>'X', 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n42, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n43, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_493I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8CCC", 
                   LUT1_INITVAL=>X"D0F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jtaghub16_jshift, 
                B1=>jshift_d1, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n32, 
                D1=>jtaghub16_jce2, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_n40, 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_n41, 
                A0=>jshift_d1, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n33, 
                C0=>jtaghub16_jshift, D0=>jtaghub16_jce2, M0=>'X', 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n40, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_3, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n41, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_2);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_494I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA2A", 
                   LUT1_INITVAL=>X"FF40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jshift_d1, 
                B1=>jtaghub16_jshift, C1=>jtaghub16_jce2, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n30, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_n38, 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_n39, 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n31, 
                B0=>jtaghub16_jshift, C0=>jtaghub16_jce2, D0=>jshift_d1, 
                M0=>'X', CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n38, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_5, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n39, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_4);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_495I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"4040", 
                   LUT1_INITVAL=>X"EAC0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_M1=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d1, 
                FXA=>'X', FXB=>'X', A1=>jshift_d1, B1=>jtaghub16_jshift, 
                C1=>jtaghub16_jce2, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                A0=>jshift_d1, B0=>jtaghub16_jshift, C0=>jtaghub16_jce2, 
                D0=>'X', M0=>'X', CE=>jtaghub16_ip_enable0, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d2, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d1);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_496I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d2, 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d3);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_497I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d4, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d3, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_74
                , CLK=>jtaghub16_jtck, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d5, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d4);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_498I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_M1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (
                M1=>top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_0, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_3_N_2833
                , 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d5, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d2, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d4, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_dr_d3, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_3_N_2833
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_capture_reclk_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_499I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ECCC", 
                   LUT1_INITVAL=>X"0030", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_cmd_block_extend, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_cmd_block_extend_N_3337
                , A0=>jtaghub16_ip_enable0, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n21965, 
                C0=>top_reveal_coretop_instance_n24683, 
                D0=>top_reveal_coretop_instance_te_block, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n21965, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_cmd_block_extend_N_3337
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_cmd_block_extend);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_500I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>jtaghub16_jce2, CE=>jtaghub16_ip_enable0, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_501I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>jtaghub16_jshift, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>jshift_d1, CE=>jtaghub16_ip_enable0, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>jshift_d1, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_jshift_d2);
    top_reveal_coretop_instance_core0_SLICE_502I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"00A0", 
                   LUT1_INITVAL=>X"FFFB", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_M1=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d1, 
                FXA=>'X', FXB=>'X', A1=>top_reveal_coretop_instance_core0_n30, 
                B1=>top_reveal_coretop_instance_n24683, 
                C1=>top_reveal_coretop_instance_core0_n21805, 
                D1=>top_reveal_coretop_instance_core0_n22164, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_n24683, 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_jshift_d2, 
                B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d2, 
                D0=>jshift_d1, M0=>'X', CE=>jtaghub16_ip_enable0, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n32, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d2, 
                OFX0=>open, F0=>top_reveal_coretop_instance_n24683, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d1);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_503I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d3, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d2, 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d4, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d3);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_504I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d5, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d4, 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d6, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d5);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_505I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   LUT1_INITVAL=>X"EEEE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_M1=>TRUE, CHECK_LSR=>TRUE)
      port map (
                M1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_0, 
                FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d6, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d4, 
                C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3_N_2827
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d2, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4399, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d3, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_d5, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4399, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3_N_2827
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_506I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (
                M1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_1, 
                CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_507I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"66CC", 
                   LUT1_INITVAL=>X"69C3", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jtaghub16_ip_enable0, 
                B1=>parity_err_lat, 
                C1=>top_reveal_coretop_instance_core0_even_parity, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n21, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_calc_N_3289
                , A0=>jtaghub16_ip_enable0, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_calc, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_jtag_int_u_n21, 
                M0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_calc_N_3289
                , F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_calc);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_508I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"4080", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_checker_N_3284
                , A0=>jtaghub16_jtdi, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                C0=>jshift_d1, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_checker, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_75
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_checker_N_3284
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_checker);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_509I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_33, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_33, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_32);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_511I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"20A0", 
                   LUT1_INITVAL=>X"CC00", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>jshift_d1, C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_35
                , A0=>jtaghub16_jtdi, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                D0=>top_reveal_coretop_instance_core0_r_w, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_35
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_35);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_512I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F808", 
                   LUT1_INITVAL=>X"E2E2", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_0, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_1
                , D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_0
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n257, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_1, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n257, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_0
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_0
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_513I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D888", 
                   LUT1_INITVAL=>X"B888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_3, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n255, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_2
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_1
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_2, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n256, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_2
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_2
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_1
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_1
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_514I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B888", 
                   LUT1_INITVAL=>X"B888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_5, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n253, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_4
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_3
                , A0=>top_reveal_coretop_instance_core0_trace_dout_4, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n254, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_4
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_4
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_3
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_3
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_515I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_7, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n251, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_6
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_5
                , A0=>top_reveal_coretop_instance_core0_trace_dout_6, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n252, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_6
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_6
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_5
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_5
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_516I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"E4A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_trace_dout_9, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n249, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_8
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_7
                , A0=>top_reveal_coretop_instance_core0_trace_dout_8, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n250, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_8
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_8
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_7
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_7
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_517I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_11, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n247, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_10
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_9
                , A0=>top_reveal_coretop_instance_core0_trace_dout_10, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n248, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_10
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_10
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_9
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_9
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_518I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B888", 
                   LUT1_INITVAL=>X"E4A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_trace_dout_13, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n245, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_12
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_11
                , A0=>top_reveal_coretop_instance_core0_trace_dout_12, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n246, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_12
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_12
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_11
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_11
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_519I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n243, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_15, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_14
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_13
                , A0=>top_reveal_coretop_instance_core0_trace_dout_14, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n244, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_14
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_14
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_13
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_13
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_520I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D888", 
                   LUT1_INITVAL=>X"EC20", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n241, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_17, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_16
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_15
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_16, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n242, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_16
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_16
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_15
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_15
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_521I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"D888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_19, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n239, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_18
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_17
                , A0=>top_reveal_coretop_instance_core0_trace_dout_18, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n240, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_18
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_18
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_17
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_17
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_522I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CAC0", 
                   LUT1_INITVAL=>X"E4A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n237, 
                C1=>top_reveal_coretop_instance_core0_trace_dout_21, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_20
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_19
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_20, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n238, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_20
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_20
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_19
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_19
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_523I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E4A0", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n235, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_23, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_22
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_21
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_22, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n236, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_22
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_22
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_21
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_21
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_524I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D888", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_25, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n233, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_24
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_23
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_24, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n234, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_24
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_24
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_23
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_23
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_525I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E4A0", 
                   LUT1_INITVAL=>X"D888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_27, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n231, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_26
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_25
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_26, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n232, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_26
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_26
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_25
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_25
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_526I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E4A0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_29, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n229, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_28
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_27
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_28, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n230, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_28
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_28
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_27
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_27
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_527I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n227, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_31, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_30
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_29
                , A0=>top_reveal_coretop_instance_core0_trace_dout_30, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n228, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_30
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_30
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_29
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_29
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_528I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E2C0", 
                   LUT1_INITVAL=>X"CCA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_33, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n225, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_32
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_31
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_32, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n226, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_32
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_32
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_31
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_31
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_529I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_35, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n223, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_34
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_33
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n224, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_34, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_34
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_34
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_33
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_33
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_530I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E4A0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_37, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n221, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_36
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_35
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_36, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n222, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_36
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_36
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_35
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_35
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_531I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_39, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n219, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_38
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_37
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n220, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_38, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_38
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_38
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_37
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_37
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_532I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E2C0", 
                   LUT1_INITVAL=>X"CAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_41, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n217, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_40
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_39
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_40, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n218, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_40
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_40
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_39
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_39
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_533I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_43, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n215, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_42
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_41
                , A0=>top_reveal_coretop_instance_core0_trace_dout_42, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n216, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_42
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_42
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_41
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_41
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_534I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_45, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n213, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_44
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_43
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n214, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_44, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_44
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_44
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_43
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_43
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_535I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B888", 
                   LUT1_INITVAL=>X"CCA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_47, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n211, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_46
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_45
                , A0=>top_reveal_coretop_instance_core0_trace_dout_46, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n212, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_46
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_46
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_45
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_45
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_536I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_49, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n209, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_48
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_47
                , A0=>top_reveal_coretop_instance_core0_trace_dout_48, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n210, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_48
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_48
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_47
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_47
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_537I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_51, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n207, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_50
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_49
                , A0=>top_reveal_coretop_instance_core0_trace_dout_50, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n208, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_50
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_50
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_49
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_49
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_538I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_53, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n205, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_52
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_51
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n206, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_52, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_52
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_52
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_51
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_51
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_539I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CAC0", 
                   LUT1_INITVAL=>X"EC20", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n203, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_55, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_54
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_53
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_54, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n204, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_54
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_54
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_53
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_53
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_540I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_57, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n201, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_56
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_55
                , A0=>top_reveal_coretop_instance_core0_trace_dout_56, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n202, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_56
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_56
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_55
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_55
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_541I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n199, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_59, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_58
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_57
                , A0=>top_reveal_coretop_instance_core0_trace_dout_58, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n200, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_58
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_58
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_57
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_57
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_542I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCA0", 
                   LUT1_INITVAL=>X"E2C0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_trace_dout_61, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n197, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_60
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_59
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_60, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n198, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_60
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_60
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_59
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_59
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_543I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E4A0", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_63, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n195, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_62
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_61
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_62, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n196, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_62
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_62
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_61
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_61
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_544I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n193, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_65, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_64
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_63
                , A0=>top_reveal_coretop_instance_core0_trace_dout_64, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n194, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_64
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_64
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_63
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_63
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_545I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_67, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n191, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_66
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_65
                , A0=>top_reveal_coretop_instance_core0_trace_dout_66, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n192, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_66
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_66
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_65
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_65
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_546I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F088", 
                   LUT1_INITVAL=>X"F088", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n189, 
                C1=>top_reveal_coretop_instance_core0_trace_dout_69, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_68
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_67
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n190, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_68, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_68
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_68
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_67
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_67
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_547I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_71, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n187, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_70
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_69
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n188, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_70, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_70
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_70
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_69
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_69
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_548I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E4A0", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_73, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n185, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_72
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_71
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_72, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n186, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_72
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_72
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_71
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_71
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_549I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_75, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n183, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_74
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_73
                , A0=>top_reveal_coretop_instance_core0_trace_dout_74, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n184, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_74
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_74
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_73
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_73
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_550I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E2C0", 
                   LUT1_INITVAL=>X"E2C0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_trace_dout_77, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n181, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_76
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_75
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_76, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n182, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_76
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_76
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_75
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_75
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_551I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n179, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_79, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_78
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_77
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n180, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_78, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_78
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_78
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_77
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_77
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_552I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n177, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_81, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_80
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_79
                , A0=>top_reveal_coretop_instance_core0_trace_dout_80, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n178, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_80
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_80
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_79
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_79
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_553I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_83, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n175, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_82
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_81
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n176, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_82, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_82
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_82
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_81
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_81
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_554I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_85, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n173, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_84
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_83
                , A0=>top_reveal_coretop_instance_core0_trace_dout_84, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n174, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_84
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_84
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_83
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_83
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_555I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n171, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_87, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_86
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_85
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n172, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_86, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_86
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_86
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_85
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_85
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_556I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"ACA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_89, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n169, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_88
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_87
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n170, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_88, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_88
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_88
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_87
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_87
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_557I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n167, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_91, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_90
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_89
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n168, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_90, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_90
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_90
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_89
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_89
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_558I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_93, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n165, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_92
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_91
                , A0=>top_reveal_coretop_instance_core0_trace_dout_92, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n166, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_92
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_92
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_91
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_91
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_559I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E2C0", 
                   LUT1_INITVAL=>X"EC20", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n163, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_95, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_94
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_93
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_94, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n164, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_94
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_94
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_93
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_93
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_560I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"EA40", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n161, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_97, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_96
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_95
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n162, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_96, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_96
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_96
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_95
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_95
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_561I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CAC0", 
                   LUT1_INITVAL=>X"CAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_99, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n159, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_98
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_97
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_98, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n160, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_98
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_98
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_97
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_97
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_562I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_101, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n157, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_100
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_99
                , A0=>top_reveal_coretop_instance_core0_trace_dout_100, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n158, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_100
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_100
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_99
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_99
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_563I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"E4A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_trace_dout_103, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n155, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_102
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_101
                , A0=>top_reveal_coretop_instance_core0_trace_dout_102, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n156, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_102
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_102
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_101
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_101
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_564I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E4A0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_105, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n153, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_104
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_103
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_104, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n154, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_104
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_104
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_103
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_103
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_565I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CAC0", 
                   LUT1_INITVAL=>X"CAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_107, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n151, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_106
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_105
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_106, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n152, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_106
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_106
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_105
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_105
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_566I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_109, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n149, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_108
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_107
                , A0=>top_reveal_coretop_instance_core0_trace_dout_108, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n150, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_108
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_108
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_107
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_107
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_567I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trace_dout_111, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n147, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_110
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_109
                , A0=>top_reveal_coretop_instance_core0_trace_dout_110, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n148, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_110
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_110
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_109
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_109
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_568I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F088", 
                   LUT1_INITVAL=>X"CCA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_113, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n145, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_112
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_111
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n146, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_112, 
                D0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_112
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_112
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_111
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_111
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_569I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B888", 
                   LUT1_INITVAL=>X"D888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_trace_dout_115, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n143, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_114
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_113
                , A0=>top_reveal_coretop_instance_core0_trace_dout_114, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n144, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_114
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_114
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_113
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_113
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_570I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CAC0", 
                   LUT1_INITVAL=>X"EC20", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n1, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_117, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_116
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_115
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_116, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n5, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_116
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_116
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_115
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_115
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_571I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CAC0", 
                   LUT1_INITVAL=>X"0200", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_118, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_118
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_117
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_118, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n3_adj_4393, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_118
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118_N_3001_117
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_117
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_572I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A222", 
                   LUT1_INITVAL=>X"80AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>addr_15, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_1, 
                C1=>top_reveal_coretop_instance_n12758, 
                D1=>top_reveal_coretop_instance_addr_15_d1, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_2
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_1
                , A0=>addr_15, B0=>top_reveal_coretop_instance_addr_15_d1, 
                C0=>top_reveal_coretop_instance_n12758, 
                D0=>top_reveal_coretop_instance_core0_tm_crc_0, M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_2
                , Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_2, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_1
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_1);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_573I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"80AA", 
                   LUT1_INITVAL=>X"80AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>addr_15, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_4, 
                C1=>top_reveal_coretop_instance_n12758, 
                D1=>top_reveal_coretop_instance_addr_15_d1, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_5
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_4
                , A0=>addr_15, B0=>tm_crc_3, 
                C0=>top_reveal_coretop_instance_n12758, 
                D0=>top_reveal_coretop_instance_addr_15_d1, M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_5
                , Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_5, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_4
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_4);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_574I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A222", 
                   LUT1_INITVAL=>X"80AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>addr_15, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_6, 
                C1=>top_reveal_coretop_instance_n12758, 
                D1=>top_reveal_coretop_instance_addr_15_d1, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_7
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_6
                , A0=>addr_15, B0=>top_reveal_coretop_instance_addr_15_d1, 
                C0=>top_reveal_coretop_instance_n12758, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_5, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_7
                , Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_7, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_6
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_6);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_575I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"80AA", 
                   LUT1_INITVAL=>X"80AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>addr_15, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_8, 
                C1=>top_reveal_coretop_instance_n12758, 
                D1=>top_reveal_coretop_instance_addr_15_d1, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_9
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_8
                , A0=>addr_15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_7, 
                C0=>top_reveal_coretop_instance_n12758, 
                D0=>top_reveal_coretop_instance_addr_15_d1, M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_9
                , Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_9, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_8
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_8);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_576I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C444", 
                   LUT1_INITVAL=>X"D050", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_addr_15_d1, B1=>tm_crc_11, 
                C1=>addr_15, D1=>top_reveal_coretop_instance_n12758, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_12
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_10
                , A0=>top_reveal_coretop_instance_addr_15_d1, B0=>addr_15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_9, 
                D0=>top_reveal_coretop_instance_n12758, M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_12
                , Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_12, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_10
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_10);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_577I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"80CC", 
                   LUT1_INITVAL=>X"80AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>addr_15, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_13, 
                C1=>top_reveal_coretop_instance_n12758, 
                D1=>top_reveal_coretop_instance_addr_15_d1, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_14
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_13
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_12, 
                B0=>addr_15, C0=>top_reveal_coretop_instance_n12758, 
                D0=>top_reveal_coretop_instance_addr_15_d1, M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_14
                , Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_14, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_13
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_13);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_578I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"3B0A", 
                   LUT1_INITVAL=>X"4050", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n807, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n73, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_1
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_0
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                , C0=>jshift_d1, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24626, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_59
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_1
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_1
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_0
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_579I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FABA", 
                   LUT1_INITVAL=>X"C090", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n22998, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_3
                , C1=>top_reveal_coretop_instance_core0_jtag_int_u_n21286, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                , 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_3
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_2
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n73, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n806, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_59
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_3
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_3
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_2
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_2
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_580I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FABA", 
                   LUT1_INITVAL=>X"FABA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n73, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n803, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_5
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_4
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n73, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n804, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_59
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_5
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_5
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_4
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_4
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_581I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FABA", 
                   LUT1_INITVAL=>X"A090", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7
                , B1=>top_reveal_coretop_instance_core0_jtag_int_u_n12, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n21286, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_6
                , 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_7
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_6
                , A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n73, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n802, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_59
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_7
                , 
                Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7_N_3210_6
                , 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_6
                );
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_582I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EAAA", 
                   LUT1_INITVAL=>X"EAAA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24660, B1=>tt_crc_en, 
                C1=>top_reveal_coretop_instance_core0_tt_crc_1, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_2
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_0
                , A0=>top_reveal_coretop_instance_core0_n24660, B0=>n21962, 
                C0=>tt_crc_en, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_2
                , Q1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_2, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_0
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_583I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"EAAA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_10
                , A0=>top_reveal_coretop_instance_core0_n24660, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>tt_crc_en, D0=>tt_crc_9, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_10
                , Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_10);
    top_reveal_coretop_instance_core0_SLICE_584I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B303", 
                   LUT1_INITVAL=>X"FBFF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24660, 
                B1=>top_reveal_coretop_instance_core0_n24627, C1=>n11534, 
                D1=>n19, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_n23127, 
                A0=>jtaghub16_jshift, 
                B0=>top_reveal_coretop_instance_core0_n21862, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n22041, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_clr, 
                M0=>'X', CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n21862, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23127, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_clr);
    top_reveal_coretop_instance_core0_tm_u_SLICE_585I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_75, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_last_addr_written_9, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_last_addr_written_0);
    top_reveal_coretop_instance_core0_trig_u_tu_1_SLICE_586I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCE4", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_tu_1_n23129, 
                A0=>top_reveal_coretop_instance_core0_addr_5, 
                B0=>top_reveal_coretop_instance_core0_mask_reg_0_0, 
                C0=>top_reveal_coretop_instance_core0_wr_din_0, 
                D0=>top_reveal_coretop_instance_core0_addr_0, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_wen_tu_1, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tu_1_n23129, 
                Q0=>top_reveal_coretop_instance_core0_mask_reg_0_0);
    top_reveal_coretop_instance_core0_SLICE_587I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"80C0", 
                   LUT1_INITVAL=>X"0550", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_clear, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_state_cntr_0, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_next_then_shift_1_N_3517_0, 
                A0=>top_reveal_coretop_instance_core0_selected_tt_out_mask, 
                B0=>top_reveal_coretop_instance_core0_n24670, 
                C0=>top_reveal_coretop_instance_core0_next_then_shift_1, 
                D0=>top_reveal_coretop_instance_core0_next_then_shift_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_26, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24670, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_next_then_shift_1_N_3517_0, 
                Q0=>top_reveal_coretop_instance_core0_next_then_shift_0);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_588I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"ABA8", 
                   LUT1_INITVAL=>X"F900", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_state_cntr_0, 
                C1=>top_reveal_coretop_instance_core0_clear, 
                D1=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24752, 
                A0=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0, 
                B0=>top_reveal_coretop_instance_core0_next_then_shift_0, 
                C0=>top_reveal_coretop_instance_core0_clear, 
                D0=>top_reveal_coretop_instance_core0_next_then_shift_1, 
                M0=>top_reveal_coretop_instance_core0_selected_tt_out_mask, 
                CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24752, 
                F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_next_then_shift_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_589I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_9, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_57, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_num_post_trig_frm_9, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_num_post_trig_frm_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_590I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_9, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_84, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_num_pre_trig_frm_9, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_num_pre_trig_frm_0);
    top_reveal_coretop_instance_core0_trig_u_tu_1_SLICE_591I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_1, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_trig_u_op_code_2_N_3420, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_op_code_1, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_op_code_0);
    top_reveal_coretop_instance_core0_trig_u_tu_1_SLICE_592I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_2, 
                CE=>top_reveal_coretop_instance_core0_trig_u_op_code_2_N_3420, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_op_code_2);
    top_reveal_coretop_instance_core0_trig_u_tu_0_SLICE_593I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_op_code_2_N_3420, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_op_code_0_adj_4471);
    top_reveal_coretop_instance_core0_tm_u_SLICE_595I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0100", 
                   LUT1_INITVAL=>X"FFFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n22948, 
                B1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_0, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n22950, 
                D1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_7, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cap_reg_15_N_3927
                , A0=>top_reveal_coretop_instance_core0_tm_u_capture, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n21138, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n21361, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_109, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n21138, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cap_reg_15_N_3927
                , Q0=>top_reveal_coretop_instance_core0_pre_trig_cap_reg_0);
    top_reveal_coretop_instance_core0_SLICE_597I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A0CC", 
                   LUT1_INITVAL=>X"2E22", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_1, 
                B1=>top_reveal_coretop_instance_core0_n24648, 
                C1=>top_reveal_coretop_instance_core0_n21844, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n23114, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_1
                , 
                DI0=>top_reveal_coretop_instance_core0_rd_dout_tm_15_N_4130_0, 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n20, 
                B0=>top_reveal_coretop_instance_core0_trig_ptr_out_0, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n22616, 
                D0=>top_reveal_coretop_instance_core0_n24648, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_1, 
                Q1=>top_reveal_coretop_instance_core0_rd_dout_tm_1, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_rd_dout_tm_15_N_4130_0, 
                Q0=>top_reveal_coretop_instance_core0_rd_dout_tm_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_598I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"4E44", 
                   LUT1_INITVAL=>X"E222", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_4, 
                B1=>top_reveal_coretop_instance_core0_n24648, 
                C1=>top_reveal_coretop_instance_core0_n10663, 
                D1=>top_reveal_coretop_instance_core0_n15287, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_4
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_2
                , A0=>top_reveal_coretop_instance_core0_n24648, 
                B0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_2, 
                C0=>top_reveal_coretop_instance_core0_n21844, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24542, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_4, 
                Q1=>top_reveal_coretop_instance_core0_rd_dout_tm_4, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_2, 
                Q0=>top_reveal_coretop_instance_core0_rd_dout_tm_2);
    top_reveal_coretop_instance_core0_SLICE_599I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"AFFF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_14, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_10
                , A0=>top_reveal_coretop_instance_core0_n24649, 
                B0=>top_reveal_coretop_instance_core0_n24658, 
                C0=>top_reveal_coretop_instance_core0_addr_8, 
                D0=>top_reveal_coretop_instance_core0_addr_9, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24658, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_rd_dout_tm_15_N_4130_10
                , Q0=>top_reveal_coretop_instance_core0_rd_dout_tm_10);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_601I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_clk_N_keep_enable_126
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_reg1_0);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_602I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_127, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_reg2_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_605I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_te_prog_din_0, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>jtaghub16_jtdi, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_te_prog_din_1, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_te_prog_din_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_606I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"DCEC", LUT1_INITVAL=>X"F000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>top_reveal_coretop_instance_n12758, D1=>addr_15, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_0
                , A0=>top_reveal_coretop_instance_er2_tdo_0, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24735, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n24617, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n22106, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_jtck_N_2810_enable_347, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24617, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_15_N_3120_0
                , Q0=>top_reveal_coretop_instance_core0_tm_crc_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_608I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1150", 
                   LUT1_INITVAL=>X"E2C0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_1, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24645, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n48, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24651, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_armed_N_4278, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24679, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C0=>top_reveal_coretop_instance_core0_tm_u_armed_p1, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n5, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_armed_N_4278, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_armed);
    top_reveal_coretop_instance_core0_tm_u_SLICE_609I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"4F04", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_armed_p1_N_4288, 
                A0=>top_reveal_coretop_instance_core0_tm_u_full, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24634, 
                C0=>top_reveal_coretop_instance_core0_tm_u_start_d, 
                D0=>top_reveal_coretop_instance_core0_start, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_armed_p1_N_4288, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_armed_p1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_610I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0082", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_capture_N_4301, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24718, 
                B0=>top_reveal_coretop_instance_core0_start, 
                C0=>top_reveal_coretop_instance_core0_tm_u_start_d, 
                D0=>top_reveal_coretop_instance_core0_tm_u_capture, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_105, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_capture_N_4301, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_capture);
    top_reveal_coretop_instance_core0_tm_u_SLICE_611I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"3700", 
                   LUT1_INITVAL=>X"EEEC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                B1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_27, 
                C1=>top_reveal_coretop_instance_core0_tm_u_force_trig, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24734, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n13458, 
                A0=>top_reveal_coretop_instance_core0_tm_u_force_trig, 
                B0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                D0=>top_reveal_coretop_instance_core0_wr_din_3, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_108, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_108, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n13458, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_force_trig);
    top_reveal_coretop_instance_core0_tm_u_SLICE_612I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0203", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_full_N_4267, 
                A0=>top_reveal_coretop_instance_core0_tm_u_trig_cntr_0, 
                B0=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_1, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                D0=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_30, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_full_N_4267, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_full);
    top_reveal_coretop_instance_core0_tm_u_SLICE_613I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0800", 
                   LUT1_INITVAL=>X"5050", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n19, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_tm_u_capture, D1=>'X', 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_full_reg_N_4273, 
                A0=>top_reveal_coretop_instance_core0_tm_u_full, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_22, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24651, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_full_reg_N_4273, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_full_reg);
    top_reveal_coretop_instance_core0_tm_u_SLICE_614I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_75, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_615I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_75, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_4, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_3);
    top_reveal_coretop_instance_core0_tm_u_SLICE_616I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_75, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_6, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_5);
    top_reveal_coretop_instance_core0_tm_u_SLICE_617I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_75, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_8, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_7);
    top_reveal_coretop_instance_core0_tm_u_SLICE_618I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0804", 
                   LUT1_INITVAL=>X"CC00", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_capture, C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_mem_full_cntr_0_N_3915
                , A0=>top_reveal_coretop_instance_core0_tm_u_n19, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24729, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                D0=>top_reveal_coretop_instance_core0_tm_u_mem_full_cntr_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_29, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24729, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_mem_full_cntr_0_N_3915, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_mem_full_cntr_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_619I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_2, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_57, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_620I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_4, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_3, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_57, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_4, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_3);
    top_reveal_coretop_instance_core0_tm_u_SLICE_621I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_6, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_5, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_57, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_6, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_5);
    top_reveal_coretop_instance_core0_tm_u_SLICE_622I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_8, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_7, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_57, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_8, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_7);
    top_reveal_coretop_instance_core0_tm_u_SLICE_623I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_2, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_84, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_624I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_4, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_3, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_84, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_4, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_3);
    top_reveal_coretop_instance_core0_tm_u_SLICE_625I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_6, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_5, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_84, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_6, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_5);
    top_reveal_coretop_instance_core0_tm_u_SLICE_626I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_8, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_7, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_84, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_8, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_7);
    top_reveal_coretop_instance_core0_tm_u_SLICE_627I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"CAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n5, 
                B1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_1, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_1
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_0
                , A0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24455, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                D0=>top_reveal_coretop_instance_core0_num_post_trig_frm_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_39, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_1
                , Q1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_0
                , Q0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_628I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F808", 
                   LUT1_INITVAL=>X"CAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                B1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_3, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n7441, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n42, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_3
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_2
                , A0=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n45, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n7441, 
                D0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_2, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_39, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_3
                , Q1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_3, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_2
                , Q0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_2);
    top_reveal_coretop_instance_core0_tm_u_SLICE_629I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F088", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_5, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n36, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n7441, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_5
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_4
                , A0=>top_reveal_coretop_instance_core0_tm_u_n39, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                C0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_4, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n7441, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_39, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_5
                , Q1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_5, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_4
                , Q0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_4);
    top_reveal_coretop_instance_core0_tm_u_SLICE_630I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F088", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_7, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n30, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n7441, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_7
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_6
                , A0=>top_reveal_coretop_instance_core0_tm_u_n33, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                C0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_6, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n7441, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_39, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_7
                , Q1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_7, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_6
                , Q0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_6);
    top_reveal_coretop_instance_core0_tm_u_SLICE_631I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F088", 
                   LUT1_INITVAL=>X"AAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_num_post_trig_frm_9, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n24, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n7441, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_9
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_8
                , A0=>top_reveal_coretop_instance_core0_tm_u_n27, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                C0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_8, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n7441, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_39, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_9
                , Q1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9_N_4208_8
                , Q0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_8);
    top_reveal_coretop_instance_core0_tm_u_SLICE_632I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C0CA", 
                   LUT1_INITVAL=>X"88B8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_1, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n50, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_1
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_0
                , A0=>top_reveal_coretop_instance_core0_tm_u_n53, 
                B0=>top_reveal_coretop_instance_core0_num_pre_trig_frm_0, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24635, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_1
                , Q1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_0
                , Q0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_633I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F044", 
                   LUT1_INITVAL=>X"CC50", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                B1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_3, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n44, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_3
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_2
                , A0=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n47, 
                C0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_2, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24620, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_3
                , Q1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_3, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_2
                , Q0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_2);
    top_reveal_coretop_instance_core0_tm_u_SLICE_634I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CE02", 
                   LUT1_INITVAL=>X"8B88", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_5, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n38, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_5
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_4
                , A0=>top_reveal_coretop_instance_core0_tm_u_n41, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                D0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_4, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_5
                , Q1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_5, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_4
                , Q0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_4);
    top_reveal_coretop_instance_core0_tm_u_SLICE_635I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F022", 
                   LUT1_INITVAL=>X"AA30", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_7, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n32, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_7
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_6
                , A0=>top_reveal_coretop_instance_core0_tm_u_n35, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                C0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_6, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24620, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_7
                , Q1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_7, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_6
                , Q0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_6);
    top_reveal_coretop_instance_core0_tm_u_SLICE_636I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A0AC", 
                   LUT1_INITVAL=>X"CC50", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24635, 
                B1=>top_reveal_coretop_instance_core0_num_pre_trig_frm_9, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n26, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_9
                , 
                DI0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_8
                , 
                A0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_8, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n29, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24635, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_9
                , Q1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9_N_4198_8
                , Q0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_8);
    SLICE_637I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFF", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>n25187, A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>n25187, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d);
    top_reveal_coretop_instance_core0_tm_u_SLICE_639I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_first_rd_d1, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_first_rd_d2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_first_rd_d1);
    top_reveal_coretop_instance_core0_SLICE_640I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0008", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_n9708, 
                A0=>top_reveal_coretop_instance_n24683, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                D0=>top_reveal_coretop_instance_core0_n21805, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n9708, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                );
    top_reveal_coretop_instance_core0_tm_u_SLICE_641I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"1000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n54, 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n66, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n67, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n55, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n66, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n67, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_642I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"1000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                C1=>top_reveal_coretop_instance_core0_tm_u_armed, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n52, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n64, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n65, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                C0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n53_adj_4420, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n64, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n65, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2);
    top_reveal_coretop_instance_core0_tm_u_SLICE_643I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"1000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n50_adj_4416, 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n62, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n63, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n51_adj_4417, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n62, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n63, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4);
    top_reveal_coretop_instance_core0_tm_u_SLICE_644I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1000", 
                   LUT1_INITVAL=>X"1000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C1=>top_reveal_coretop_instance_core0_tm_u_armed, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n48_adj_4413, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n60, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n61, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                C0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n49, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n60, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n61, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6);
    top_reveal_coretop_instance_core0_tm_u_SLICE_645I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0040", 
                   LUT1_INITVAL=>X"0040", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                B1=>top_reveal_coretop_instance_core0_tm_u_armed, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n46, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                DI1=>top_reveal_coretop_instance_core0_tm_u_n58, 
                DI0=>top_reveal_coretop_instance_core0_tm_u_n59, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                B0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n47_adj_4414, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24734, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n58, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n59, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8);
    top_reveal_coretop_instance_core0_tm_u_SLICE_646I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_0_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_EN_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_1, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_647I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_2_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_1_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_3, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_2);
    top_reveal_coretop_instance_core0_tm_u_SLICE_648I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_4_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_3_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_5, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_4);
    top_reveal_coretop_instance_core0_tm_u_SLICE_649I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_6_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_5_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_7, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_6);
    top_reveal_coretop_instance_core0_tm_u_SLICE_650I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_8_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_7_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_9, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_8);
    top_reveal_coretop_instance_core0_tm_u_SLICE_651I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_10_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>XI_DATA_9_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_11, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_10);
    top_reveal_coretop_instance_core0_tm_u_SLICE_652I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_12_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>XI_DATA_11_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_13, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_12);
    top_reveal_coretop_instance_core0_tm_u_SLICE_653I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>XI_DATA_14_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>XI_DATA_13_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_15, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_14);
    top_reveal_coretop_instance_core0_tm_u_SLICE_654I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_35_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>XI_DATA_15_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_17, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_16);
    top_reveal_coretop_instance_core0_tm_u_SLICE_655I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_33_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>sys_rst_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_19, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_18);
    top_reveal_coretop_instance_core0_tm_u_SLICE_656I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_29_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_31_N, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_21, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_20);
    top_reveal_coretop_instance_core0_tm_u_SLICE_657I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_25_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_27_N, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_23, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_22);
    top_reveal_coretop_instance_core0_tm_u_SLICE_658I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_21_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_23_N, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_25, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_24);
    top_reveal_coretop_instance_core0_tm_u_SLICE_659I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_17_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_19_N, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_27, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_26);
    top_reveal_coretop_instance_core0_tm_u_SLICE_660I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_13_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_15_N, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_29, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_28);
    top_reveal_coretop_instance_core0_tm_u_SLICE_661I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_9_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_11_N, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_31, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_30);
    top_reveal_coretop_instance_core0_tm_u_SLICE_662I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_5_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_7_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_33, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_32);
    top_reveal_coretop_instance_core0_tm_u_SLICE_663I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>reveal_ist_1_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>reveal_ist_3_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_35, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_34);
    top_reveal_coretop_instance_core0_tm_u_SLICE_664I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>TEMP_CLK_c, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XIADC_MDAT_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_37, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_36);
    top_reveal_coretop_instance_core0_tm_u_SLICE_665I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_0_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdvalid_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_39, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_38);
    top_reveal_coretop_instance_core0_tm_u_SLICE_666I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_2_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_1_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_41, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_40);
    top_reveal_coretop_instance_core0_tm_u_SLICE_667I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_4_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_3_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_43, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_42);
    top_reveal_coretop_instance_core0_tm_u_SLICE_668I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_6_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_5_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_45, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_44);
    top_reveal_coretop_instance_core0_tm_u_SLICE_669I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_8_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_7_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_47, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_46);
    top_reveal_coretop_instance_core0_tm_u_SLICE_670I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_10_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_9_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_49, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_48);
    top_reveal_coretop_instance_core0_tm_u_SLICE_671I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_12_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_11_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_51, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_50);
    top_reveal_coretop_instance_core0_tm_u_SLICE_672I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>xdout_14_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_13_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_53, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_52);
    top_reveal_coretop_instance_core0_tm_u_SLICE_673I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_0, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>xdout_15_N, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_55, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_54);
    top_reveal_coretop_instance_core0_tm_u_SLICE_674I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_2, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_1, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_57, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_56);
    top_reveal_coretop_instance_core0_tm_u_SLICE_675I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_4, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_3, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_59, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_58);
    top_reveal_coretop_instance_core0_tm_u_SLICE_676I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_6, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_5, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_61, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_60);
    top_reveal_coretop_instance_core0_tm_u_SLICE_677I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_8, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_7, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_63, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_62);
    top_reveal_coretop_instance_core0_tm_u_SLICE_678I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_10, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_9, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_65, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_64);
    top_reveal_coretop_instance_core0_tm_u_SLICE_679I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_12, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_11, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_67, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_66);
    top_reveal_coretop_instance_core0_tm_u_SLICE_680I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_14, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_13, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_69, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_68);
    top_reveal_coretop_instance_core0_tm_u_SLICE_681I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_16, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_15, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_71, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_70);
    top_reveal_coretop_instance_core0_tm_u_SLICE_682I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_18, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_17, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_73, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_72);
    top_reveal_coretop_instance_core0_tm_u_SLICE_683I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_20, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_19, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_75, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_74);
    top_reveal_coretop_instance_core0_tm_u_SLICE_684I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_22, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_21, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_77, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_76);
    top_reveal_coretop_instance_core0_tm_u_SLICE_685I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_24, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_23, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_79, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_78);
    top_reveal_coretop_instance_core0_tm_u_SLICE_686I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_26, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_25, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_81, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_80);
    top_reveal_coretop_instance_core0_tm_u_SLICE_687I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_28, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_27, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_83, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_82);
    top_reveal_coretop_instance_core0_tm_u_SLICE_688I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_30, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_29, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_85, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_84);
    top_reveal_coretop_instance_core0_tm_u_SLICE_689I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_32, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_31, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_87, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_86);
    top_reveal_coretop_instance_core0_tm_u_SLICE_690I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_34, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_33, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_89, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_88);
    top_reveal_coretop_instance_core0_tm_u_SLICE_691I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_36, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_35, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_91, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_90);
    top_reveal_coretop_instance_core0_tm_u_SLICE_692I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_38, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_37, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_93, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_92);
    top_reveal_coretop_instance_core0_tm_u_SLICE_693I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_40, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_39, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_95, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_94);
    top_reveal_coretop_instance_core0_tm_u_SLICE_694I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_42, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_41, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_97, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_96);
    top_reveal_coretop_instance_core0_tm_u_SLICE_695I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_44, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_43, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_99, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_98);
    top_reveal_coretop_instance_core0_tm_u_SLICE_696I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_46, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_45, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_101, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_100);
    top_reveal_coretop_instance_core0_tm_u_SLICE_697I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_48, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_47, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_103, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_102);
    top_reveal_coretop_instance_core0_tm_u_SLICE_698I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_50, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_49, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_105, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_104);
    top_reveal_coretop_instance_core0_tm_u_SLICE_699I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_52, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_51, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_107, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_106);
    top_reveal_coretop_instance_core0_tm_u_SLICE_700I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_54, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_53, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_109, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_108);
    top_reveal_coretop_instance_core0_tm_u_SLICE_701I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_56, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_55, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_111, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_110);
    top_reveal_coretop_instance_core0_tm_u_SLICE_702I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_58, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_57, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_113, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_112);
    top_reveal_coretop_instance_core0_tm_u_SLICE_703I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_60, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_59, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_115, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_114);
    top_reveal_coretop_instance_core0_tm_u_SLICE_704I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_62, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_61, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_117, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_116);
    top_reveal_coretop_instance_core0_tm_u_SLICE_705I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_63, CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_118);
    top_reveal_coretop_instance_core0_tm_u_SLICE_706I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"4010", 
                   LUT1_INITVAL=>X"5000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n19, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_tm_u_capture, 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_trig_cntr_0_N_3903, 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B0=>top_reveal_coretop_instance_core0_tm_u_full, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24634, 
                D0=>top_reveal_coretop_instance_core0_tm_u_trig_cntr_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_22, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24634, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_trig_cntr_0_N_3903, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_cntr_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_707I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_2, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_708I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_2, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_709I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_66, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_710I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_66, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_4, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_3);
    top_reveal_coretop_instance_core0_tm_u_SLICE_711I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_66, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_6, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_5);
    top_reveal_coretop_instance_core0_tm_u_SLICE_712I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_66, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_8, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_ptr_out_7);
    top_reveal_coretop_instance_core0_tm_u_SLICE_713I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0F0C", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_trig_stretch_N_4307, 
                A0=>'X', B0=>top_reveal_coretop_instance_core0_trigger_reg, 
                C0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                D0=>top_reveal_coretop_instance_core0_tm_u_trig_stretch, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_trig_stretch_N_4307, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_trig_stretch);
    top_reveal_coretop_instance_core0_tm_u_SLICE_714I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_0, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_715I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_2, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_1, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_1);
    top_reveal_coretop_instance_core0_tm_u_SLICE_716I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_4, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_3, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_4, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_3);
    top_reveal_coretop_instance_core0_tm_u_SLICE_717I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_6, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_5, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_6, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_5);
    top_reveal_coretop_instance_core0_tm_u_SLICE_718I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_8, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_7, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_8, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_7);
    top_reveal_coretop_instance_core0_tm_u_SLICE_719I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_10, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_9, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_10, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_9);
    top_reveal_coretop_instance_core0_tm_u_SLICE_720I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_12, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_11, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_12, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_11);
    top_reveal_coretop_instance_core0_tm_u_SLICE_721I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_14, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_13, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_14, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_13);
    top_reveal_coretop_instance_core0_tm_u_SLICE_722I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_16, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_15, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_16, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_15);
    top_reveal_coretop_instance_core0_tm_u_SLICE_723I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_18, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_17, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_18, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_17);
    top_reveal_coretop_instance_core0_tm_u_SLICE_725I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_21, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_20, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_21, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_20);
    top_reveal_coretop_instance_core0_tm_u_SLICE_726I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_23, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_22, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_23, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_22);
    top_reveal_coretop_instance_core0_tm_u_SLICE_727I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_25, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_24, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_25, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_24);
    top_reveal_coretop_instance_core0_tm_u_SLICE_728I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_27, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_26, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_27, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_26);
    top_reveal_coretop_instance_core0_tm_u_SLICE_729I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_29, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_28, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_29, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_28);
    top_reveal_coretop_instance_core0_tm_u_SLICE_730I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_31, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_30, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_31, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_30);
    top_reveal_coretop_instance_core0_tm_u_SLICE_731I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_33, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_32, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_33, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_32);
    top_reveal_coretop_instance_core0_tm_u_SLICE_732I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_35, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_34, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_35, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_34);
    top_reveal_coretop_instance_core0_tm_u_SLICE_733I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_37, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_36, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_37, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_36);
    top_reveal_coretop_instance_core0_tm_u_SLICE_734I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_39, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_38, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_39, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_38);
    top_reveal_coretop_instance_core0_tm_u_SLICE_735I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_41, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_40, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_41, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_40);
    top_reveal_coretop_instance_core0_tm_u_SLICE_736I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_43, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_42, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_43, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_42);
    top_reveal_coretop_instance_core0_tm_u_SLICE_737I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_45, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_44, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_45, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_44);
    top_reveal_coretop_instance_core0_tm_u_SLICE_738I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_47, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_46, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_47, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_46);
    top_reveal_coretop_instance_core0_tm_u_SLICE_739I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_49, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_48, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_49, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_48);
    top_reveal_coretop_instance_core0_tm_u_SLICE_740I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_51, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_50, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_51, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_50);
    top_reveal_coretop_instance_core0_tm_u_SLICE_741I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_53, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_52, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_53, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_52);
    top_reveal_coretop_instance_core0_tm_u_SLICE_742I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_55, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_54, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_55, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_54);
    top_reveal_coretop_instance_core0_tm_u_SLICE_743I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_57, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_56, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_57, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_56);
    top_reveal_coretop_instance_core0_tm_u_SLICE_744I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_59, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_58, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_59, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_58);
    top_reveal_coretop_instance_core0_tm_u_SLICE_745I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_61, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_60, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_61, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_60);
    top_reveal_coretop_instance_core0_tm_u_SLICE_746I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_63, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_62, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_63, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_62);
    top_reveal_coretop_instance_core0_tm_u_SLICE_747I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_65, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_64, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_65, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_64);
    top_reveal_coretop_instance_core0_tm_u_SLICE_748I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_67, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_66, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_67, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_66);
    top_reveal_coretop_instance_core0_tm_u_SLICE_749I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_69, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_68, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_69, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_68);
    top_reveal_coretop_instance_core0_tm_u_SLICE_750I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_71, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_70, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_71, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_70);
    top_reveal_coretop_instance_core0_tm_u_SLICE_751I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_73, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_72, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_73, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_72);
    top_reveal_coretop_instance_core0_tm_u_SLICE_752I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_75, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_74, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_75, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_74);
    top_reveal_coretop_instance_core0_tm_u_SLICE_753I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_77, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_76, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_77, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_76);
    top_reveal_coretop_instance_core0_tm_u_SLICE_754I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_79, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_78, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_79, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_78);
    top_reveal_coretop_instance_core0_tm_u_SLICE_755I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_81, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_80, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_81, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_80);
    top_reveal_coretop_instance_core0_tm_u_SLICE_756I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_83, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_82, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_83, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_82);
    top_reveal_coretop_instance_core0_tm_u_SLICE_757I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_85, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_84, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_85, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_84);
    top_reveal_coretop_instance_core0_tm_u_SLICE_758I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_87, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_86, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_87, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_86);
    top_reveal_coretop_instance_core0_tm_u_SLICE_759I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_89, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_88, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_89, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_88);
    top_reveal_coretop_instance_core0_tm_u_SLICE_760I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_91, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_90, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_91, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_90);
    top_reveal_coretop_instance_core0_tm_u_SLICE_761I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_93, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_92, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_93, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_92);
    top_reveal_coretop_instance_core0_tm_u_SLICE_762I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_95, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_94, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_95, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_94);
    top_reveal_coretop_instance_core0_tm_u_SLICE_763I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_97, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_96, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_97, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_96);
    top_reveal_coretop_instance_core0_tm_u_SLICE_764I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_99, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_98, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_99, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_98);
    top_reveal_coretop_instance_core0_tm_u_SLICE_765I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_101, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_100, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_101, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_100);
    top_reveal_coretop_instance_core0_tm_u_SLICE_766I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_103, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_102, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_103, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_102);
    top_reveal_coretop_instance_core0_tm_u_SLICE_767I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_105, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_104, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_105, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_104);
    top_reveal_coretop_instance_core0_tm_u_SLICE_768I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_107, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_106, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_107, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_106);
    top_reveal_coretop_instance_core0_tm_u_SLICE_769I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_109, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_108, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_109, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_108);
    top_reveal_coretop_instance_core0_tm_u_SLICE_770I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_111, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_110, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_111, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_110);
    top_reveal_coretop_instance_core0_tm_u_SLICE_771I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_113, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_112, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_113, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_112);
    top_reveal_coretop_instance_core0_tm_u_SLICE_772I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_115, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_114, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_115, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_114);
    top_reveal_coretop_instance_core0_tm_u_SLICE_773I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", 
                   LSRMUX=>"INV", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_117, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_116, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trace_dout_117, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_116);
    top_reveal_coretop_instance_core0_tm_u_SLICE_774I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_118);
    top_reveal_coretop_instance_core0_tm_u_SLICE_775I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0014", 
                   LUT1_INITVAL=>X"CCFF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tm_u_capture, C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tm_u_trig_det_cntr_0_N_3921
                , A0=>top_reveal_coretop_instance_core0_tm_u_n24717, 
                B0=>top_reveal_coretop_instance_core0_trig_det_cntr_0, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24718, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24734, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_10, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24717, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_trig_det_cntr_0_N_3921, 
                Q0=>top_reveal_coretop_instance_core0_trig_det_cntr_0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_776I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                CE=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_66, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>top_reveal_coretop_instance_core0_trig_ptr_out_9, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_ptr_out_0);
    top_reveal_coretop_instance_core0_trig_u_SLICE_778I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EF20", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_n23126, 
                A0=>top_reveal_coretop_instance_core0_wr_din_0, 
                B0=>top_reveal_coretop_instance_core0_addr_0, 
                C0=>top_reveal_coretop_instance_core0_addr_5, 
                D0=>top_reveal_coretop_instance_core0_trig_u_mask_reg_0_0_adj_4455
                , M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_28, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_n23126, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_mask_reg_0_0_adj_4455
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_780I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_next_then_reg_wen, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_1);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_782I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FE10", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n23123, 
                A0=>top_reveal_coretop_instance_core0_addr_0, 
                B0=>top_reveal_coretop_instance_core0_n24680, 
                C0=>top_reveal_coretop_instance_core0_wr_din_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_5, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n23123, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0);
    top_reveal_coretop_instance_core0_SLICE_783I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FE10", 
                   LUT1_INITVAL=>X"FFFA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_addr_4, 
                D1=>top_reveal_coretop_instance_core0_addr_2, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_n23122, 
                A0=>top_reveal_coretop_instance_core0_addr_0, 
                B0=>top_reveal_coretop_instance_core0_n24680, 
                C0=>top_reveal_coretop_instance_core0_wr_din_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460
                , M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_4, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24680, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_n23122, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460
                );
    top_reveal_coretop_instance_core0_trig_u_tu_0_SLICE_784I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_2, 
                CE=>top_reveal_coretop_instance_core0_op_code_2_N_3420, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_op_code_2);
    top_reveal_coretop_instance_core0_SLICE_785I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0008", 
                   LUT1_INITVAL=>X"3000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_reg0_read_N_3726, 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24677, 
                C0=>top_reveal_coretop_instance_core0_n24724, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_reg0_read_N_3730, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24677, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_reg0_read_N_3726, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_read);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_786I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_2, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_clk_N_keep_enable_126
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_2, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_1);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_788I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8DD8", 
                   LUT1_INITVAL=>X"EB41", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n7382, 
                B1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_1, 
                C1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n2, 
                D1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_1, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n24, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n25, 
                A0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n7382, 
                B0=>top_reveal_coretop_instance_core0_reg1_0, 
                C0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_det, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_0, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n24, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n25, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_0);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_789I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E2D1", 
                   LUT1_INITVAL=>X"FAFA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trigger_reg_N_3722
                , B1=>'X', C1=>top_reveal_coretop_instance_core0_clear, 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n23, 
                A0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_2, 
                B0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n7382, 
                C0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_2, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n19877, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n7382, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n23, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_2);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_790I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_next_then_reg_wen_adj_4475, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_next_then_reg_1_adj_4442
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_791I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"2A0A", 
                   LUT1_INITVAL=>X"FFEE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_1
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_0
                , C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2
                , DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n21836, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22912, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24669, 
                C0=>top_reveal_coretop_instance_core0_next_then_shift_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_out_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_26, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24669, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n21836, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_state_cntr_0);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_792I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_cnt_contig_reg_wen_adj_4474, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_event_cnt_cntg_reg_1
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_793I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0804", 
                   LUT1_INITVAL=>X"4540", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24669, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_out_1, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_state_cntr_0, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_out_0, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22057, 
                A0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0, 
                B0=>top_reveal_coretop_instance_core0_selected_tt_out_mask, 
                C0=>top_reveal_coretop_instance_core0_clear, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_state_cntr_0, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_selected_tt_out_mask, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22057, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_out_reg);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_794I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D8F0", 
                   LUT1_INITVAL=>X"E2AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_1, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_n84, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13622, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13453, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n85, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13622, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13453, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_0);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_795I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"DF80", 
                   LUT1_INITVAL=>X"F780", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_n82, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_3, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13618, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13620, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n83, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_2, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13618, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_3, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13620, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_2);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_796I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F870", 
                   LUT1_INITVAL=>X"F870", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_5, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n80, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13614, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13616, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_4, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_n81, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13614, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_5, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13616, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_4);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_797I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EA2A", 
                   LUT1_INITVAL=>X"D8F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n78, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_7, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13610, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13612, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_6, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_n79, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13610, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_7, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13612, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_6);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_798I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"BF80", 
                   LUT1_INITVAL=>X"F870", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_9, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n76, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13606, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13608, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n77, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_8, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13606, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_9, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13608, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_8);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_799I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"E2AA", 
                   LUT1_INITVAL=>X"EA2A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_11
                , B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n74, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13602, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13604, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_10
                , B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n75, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13602, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_11, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13604, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_10);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_800I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B8F0", 
                   LUT1_INITVAL=>X"EA2A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_13
                , B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n72, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13598, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13600, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n73, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_12
                , D0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13598, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_13, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13600, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_12);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_801I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"DF80", 
                   LUT1_INITVAL=>X"E2AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_15
                , B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_n70, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13594, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13596, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n71, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_14
                , M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n13594, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_15, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13596, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_14);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_802I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_1, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_1, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_0);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_803I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_3, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_2, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_3, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_2);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_804I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_5, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_4, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_5, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_4);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_805I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_7, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_6, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_7, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_6);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_806I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_9, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_8, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_9, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_8);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_807I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_11, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_10, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_11
                , OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_10
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_808I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_13, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_12, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_13
                , OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_12
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_809I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_15, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_14, 
                CE=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , CLK=>TEMP_CLK_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_15
                , OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_val_14
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_810I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"F0FE", LUT1_INITVAL=>X"FFFE", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_1
                , 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_0
                , D1=>top_reveal_coretop_instance_core0_clear, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2_N_3486_0
                , 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2
                , 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_1
                , C0=>top_reveal_coretop_instance_core0_clear, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_0
                , M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_clk_N_keep_enable_25
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2_N_3486_0
                , 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_0
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_811I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"FF99", LUT1_INITVAL=>X"00C9", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_0
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2
                , 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_1
                , D1=>top_reveal_coretop_instance_core0_clear, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_0_n17515, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13626, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_0
                , 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_1
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_clear, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_0_clk_N_keep_enable_25
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n17515, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_2
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13626, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_trig_start_mask_cnt_1
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_812I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"BBB0", 
                   LUT1_INITVAL=>X"00C8", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jshift_d1, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_prog_active, 
                C1=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13424, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24675, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n4, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24731, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_prog_active, 
                M0=>'X', CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n4, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13424, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_prog_active);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_814I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1119", 
                   LUT1_INITVAL=>X"FEFF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0
                , B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24730, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13150, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_0
                , B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n7344, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24731, 
                D0=>top_reveal_coretop_instance_core0_n24622, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n7344, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13150, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_0
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_815I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0FF0", 
                   LUT1_INITVAL=>X"0070", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_5, 
                B1=>top_reveal_coretop_instance_core0_n21166, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_1
                , D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24731, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13256, 
                A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_0
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_1
                , M0=>top_reveal_coretop_instance_core0_trig_u_te_0_n7344, 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13256, 
                F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_1
                );
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_816I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"0F0B", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459_adj_4476
                , B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24730, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0
                , D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24731, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13426, 
                A0=>top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459_adj_4476
                , B0=>top_reveal_coretop_instance_core0_tt_prog_en_0, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_start_d1, 
                M0=>top_reveal_coretop_instance_core0_trig_u_te_0_n4, CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_te_0_n13426, 
                F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_817I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1040", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_1_N_3517_0
                , A0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24628, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_1
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460
                , M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_17
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_1_N_3517_0
                , 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_0
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_818I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F1E0", 
                   LUT1_INITVAL=>X"ED00", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460
                , B1=>top_reveal_coretop_instance_core0_clear, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0, 
                D1=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0_adj_4461
                , DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n25185, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_0
                , B0=>top_reveal_coretop_instance_core0_clear, 
                C0=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0_adj_4461
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_1
                , 
                M0=>top_reveal_coretop_instance_core0_trig_u_te_1_selected_tt_out_mask
                , CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_te_1_n25185, 
                F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_1
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_819I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0030", 
                   LUT1_INITVAL=>X"FF22", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_0
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_selected_tt_out_mask
                , C1=>'X', D1=>top_reveal_coretop_instance_core0_clear, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22093, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24628, 
                C0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_106
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n24628, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22093, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_820I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"4004", 
                   LUT1_INITVAL=>X"0D08", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_1, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_1_n24667, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_0, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n21984, 
                A0=>top_reveal_coretop_instance_core0_clear, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_selected_tt_out_mask
                , 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460
                , M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_selected_tt_out_mask
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n21984, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_out_reg);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_821I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"F0FE", LUT1_INITVAL=>X"FFFE", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2
                , C1=>top_reveal_coretop_instance_core0_clear, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0
                , DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2_N_3486_0
                , 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1
                , 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2
                , C0=>top_reveal_coretop_instance_core0_clear, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0
                , M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_107
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2_N_3486_0
                , 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_822I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"FAAF", LUT1_INITVAL=>X"00C9", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2
                , 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1
                , D1=>top_reveal_coretop_instance_core0_clear, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n17517, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13630, 
                A0=>top_reveal_coretop_instance_core0_clear, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1
                , M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_107
                , CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n17517, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2
                , OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13630, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_823I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"1119", 
                   LUT1_INITVAL=>X"FFEF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_n24720, 
                B1=>top_reveal_coretop_instance_core0_trig_u_n31, 
                C1=>top_reveal_coretop_instance_core0_trig_u_n24676, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0
                , DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13162, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_addr_cntr_0
                , B0=>top_reveal_coretop_instance_core0_trig_u_te_1_n7371, 
                C0=>top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459, 
                D0=>top_reveal_coretop_instance_core0_trig_u_n24632, M0=>'X', 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n7371, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13162, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_addr_cntr_0
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_824I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FCFE", 
                   LUT1_INITVAL=>X"3331", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_n24720, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0
                , 
                C1=>top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459, 
                D1=>top_reveal_coretop_instance_core0_trig_u_n24632, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13420, 
                A0=>top_reveal_coretop_instance_core0_trig_u_tt_prog_en, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0
                , 
                C0=>top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459, 
                D0=>top_reveal_coretop_instance_core0_n24646, 
                M0=>top_reveal_coretop_instance_core0_trig_u_n4, CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13420, 
                F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0
                );
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_825I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>top_reveal_coretop_instance_core0_wr_din_1, FXA=>'X', 
                FXB=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_cnt_contig_reg_wen, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_event_cnt_cntg_reg_1
                , OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_event_cnt_cntg_reg_0
                );
    top_reveal_coretop_instance_core0_trig_u_SLICE_826I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0C0C", 
                   LUT1_INITVAL=>X"0F00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_clear, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_out_reg, 
                DI1=>top_reveal_coretop_instance_core0_trig_u_te_1_n9693, 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_0_n9699, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_out_reg, 
                C0=>top_reveal_coretop_instance_core0_clear, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n9693, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_te_out_1, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n9699, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_out_0);
    top_reveal_coretop_instance_core0_trig_u_SLICE_827I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F3A2", 
                   LUT1_INITVAL=>X"0C08", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jshift_d1, 
                B1=>top_reveal_coretop_instance_core0_trig_u_tt_prog_active, 
                C1=>top_reveal_coretop_instance_core0_trig_u_n31, 
                D1=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13418, 
                A0=>top_reveal_coretop_instance_core0_trig_u_n24632, 
                B0=>top_reveal_coretop_instance_core0_trig_u_n4, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24668, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tt_prog_active, 
                M0=>'X', CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, 
                OFX1=>open, F1=>top_reveal_coretop_instance_core0_trig_u_n4, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13418, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tt_prog_active);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_828I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"BFFF", 
                   LUT1_INITVAL=>X"C0C0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_tt_wr_addr_cntr_1, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_addr_cntr_0
                , D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_tt_end, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0
                , B0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24720, 
                C0=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tt_prog_en, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_349, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n24720, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tt_end, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tt_prog_en);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_829I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0FF0", 
                   LUT1_INITVAL=>X"1500", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_n24632, 
                B1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_4, 
                C1=>top_reveal_coretop_instance_core0_n21166, 
                D1=>top_reveal_coretop_instance_core0_trig_u_tt_wr_addr_cntr_1, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13224, 
                A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_addr_cntr_0
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_tt_wr_addr_cntr_1, 
                M0=>top_reveal_coretop_instance_core0_trig_u_te_1_n7371, 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_te_1_n13224, 
                F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tt_wr_addr_cntr_1);
    top_reveal_coretop_instance_core0_trig_u_tu_0_SLICE_831I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>sys_rst_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d1_0, 
                CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, 
                Q1=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d1_0, 
                OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d2_0);
    top_reveal_coretop_instance_core0_trig_u_tu_0_SLICE_832I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CFC0", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_tu_0_c, A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_tu_0_n24470, 
                C0=>top_reveal_coretop_instance_core0_op_code_1_adj_4472, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tu_0_n25, M0=>'X', 
                CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tu_0_c, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tu_out_0);
    top_reveal_coretop_instance_core0_SLICE_833I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"7225", 
                   LUT1_INITVAL=>X"30AA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n26, 
                B1=>top_reveal_coretop_instance_core0_mask_reg_0_0, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n12303, 
                D1=>top_reveal_coretop_instance_core0_op_code_2, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_c, 
                A0=>top_reveal_coretop_instance_core0_op_code_2, 
                B0=>top_reveal_coretop_instance_core0_n24719, 
                C0=>top_reveal_coretop_instance_core0_n25179, 
                D0=>top_reveal_coretop_instance_core0_op_code_0, 
                M0=>top_reveal_coretop_instance_core0_op_code_1, CE=>'X', 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>top_reveal_coretop_instance_core0_c, 
                F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tu_out_1);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_834I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"00CC", 
                   LUT1_INITVAL=>X"0004", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_0, 
                B1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_det, 
                C1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_2, 
                D1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_1, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n9691, 
                A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trigger_reg_N_3722
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_clear, 
                M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trigger_reg_N_3722
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n9691, 
                Q0=>top_reveal_coretop_instance_core0_trigger_reg);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_835I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"EAAA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_1
                , A0=>top_reveal_coretop_instance_core0_n24660, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_0, 
                D0=>tt_crc_en, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_1
                , Q0=>top_reveal_coretop_instance_core0_tt_crc_1);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_836I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"BFFF", 
                   LUT1_INITVAL=>X"AA00", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_1
                , B1=>'X', C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_0
                , DI1=>'X', DI0=>top_reveal_coretop_instance_core0_n24646, 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0
                , B0=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24730, 
                D0=>top_reveal_coretop_instance_core0_tt_prog_en_0, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_67, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24730, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n24646, 
                Q0=>top_reveal_coretop_instance_core0_tt_prog_en_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_837I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EE22", 
                   LUT1_INITVAL=>X"EA2A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_wr_din_11, 
                B1=>top_reveal_coretop_instance_core0_r_w, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>n3_adj_4572, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_10
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_0
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n23162, 
                C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n7_adj_4390, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_10
                , Q1=>top_reveal_coretop_instance_core0_wr_din_10, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_0, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_838I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AFA0", 
                   LUT1_INITVAL=>X"EC4C", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_r_w, 
                B1=>top_reveal_coretop_instance_core0_wr_din_2, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_rd_dout_trig_2, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_1
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n618, 
                B0=>'X', C0=>n19, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_2, 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_n23172, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_1
                , F0=>open, Q0=>top_reveal_coretop_instance_core0_wr_din_1);
    SLICE_839I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"88F0", 
                   LUT1_INITVAL=>X"E4CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_wr_din_3, C1=>n1, 
                D1=>top_reveal_coretop_instance_core0_r_w, DI1=>'X', 
                DI0=>addr_15_N_3136_2, A0=>n24672, B0=>reg0_3, C0=>tt_crc_3, 
                D0=>n25182, M0=>n23136, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_2, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_2);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_840I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"88D8", 
                   LUT1_INITVAL=>X"F870", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_r_w, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_wr_din_4, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_4, 
                DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_3
                , A0=>n24699, 
                B0=>top_reveal_coretop_instance_core0_rd_dout_tm_4, 
                C0=>tt_crc_4, D0=>n25182, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_3
                , F0=>open, Q0=>top_reveal_coretop_instance_core0_wr_din_3);
    SLICE_841I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC0A", 
                   LUT1_INITVAL=>X"DF80", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_r_w, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_5, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_wr_din_5, DI1=>'X', 
                DI0=>addr_15_N_3136_4, A0=>tt_crc_5, B0=>rd_dout_tm_5, 
                C0=>n25182, D0=>n24699, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_4, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_4);
    SLICE_842I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"88D8", 
                   LUT1_INITVAL=>X"F870", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_r_w, 
                C1=>top_reveal_coretop_instance_core0_wr_din_6, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_6, 
                DI1=>'X', DI0=>addr_15_N_3136_5, A0=>n24699, B0=>rd_dout_tm_6, 
                C0=>tt_crc_6, D0=>n25182, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_5, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_5);
    SLICE_843I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"88D8", 
                   LUT1_INITVAL=>X"ACCC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_7, 
                B1=>top_reveal_coretop_instance_core0_wr_din_7, 
                C1=>top_reveal_coretop_instance_core0_r_w, 
                D1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                DI1=>'X', DI0=>addr_15_N_3136_6, A0=>n24699, B0=>rd_dout_tm_7, 
                C0=>tt_crc_7, D0=>n25182, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_6, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_6);
    SLICE_844I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A0AC", 
                   LUT1_INITVAL=>X"F780", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_r_w, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_8, 
                D1=>top_reveal_coretop_instance_core0_wr_din_8, DI1=>'X', 
                DI0=>addr_15_N_3136_7, A0=>rd_dout_tm_8, B0=>tt_crc_8, 
                C0=>n24699, D0=>n25182, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_7, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_7);
    SLICE_845I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"B1A0", 
                   LUT1_INITVAL=>X"D8F0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_9, 
                C1=>top_reveal_coretop_instance_core0_wr_din_9, 
                D1=>top_reveal_coretop_instance_core0_r_w, DI1=>'X', 
                DI0=>addr_15_N_3136_8, A0=>n24699, B0=>n25182, 
                C0=>rd_dout_tm_9, D0=>tt_crc_9, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_8, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_8);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_846I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"B1A0", 
                   LUT1_INITVAL=>X"E4CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_wr_din_10, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_10, 
                D1=>top_reveal_coretop_instance_core0_r_w, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_9
                , A0=>n24699, B0=>n25182, 
                C0=>top_reveal_coretop_instance_core0_rd_dout_tm_10, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_10, 
                M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_9
                , F0=>open, Q0=>top_reveal_coretop_instance_core0_wr_din_9);
    SLICE_847I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"BA10", 
                   LUT1_INITVAL=>X"B8F0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_12, 
                B1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C1=>top_reveal_coretop_instance_core0_wr_din_12, 
                D1=>top_reveal_coretop_instance_core0_r_w, DI1=>'X', 
                DI0=>addr_15_N_3136_11, A0=>n24699, B0=>n25182, C0=>tt_crc_12, 
                D0=>rd_dout_tm_12, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_11, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_11);
    SLICE_848I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CE02", 
                   LUT1_INITVAL=>X"DF80", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_13, 
                C1=>top_reveal_coretop_instance_core0_r_w, 
                D1=>top_reveal_coretop_instance_core0_wr_din_13, DI1=>'X', 
                DI0=>addr_15_N_3136_12, A0=>tt_crc_13, B0=>n24699, C0=>n25182, 
                D0=>rd_dout_tm_12, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_12, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_12);
    SLICE_849I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CE02", 
                   LUT1_INITVAL=>X"CAAA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_wr_din_14, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_14, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>top_reveal_coretop_instance_core0_r_w, DI1=>'X', 
                DI0=>addr_15_N_3136_13, A0=>tt_crc_14, B0=>n24699, C0=>n25182, 
                D0=>rd_dout_tm_12, M0=>n23742, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>addr_15_N_3136_13, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_13);
    SLICE_850I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"BF80", 
                   LUT1_INITVAL=>X"3B08", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>tt_crc_15, B1=>n19, 
                C1=>n11534, D1=>tm_crc_15, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_14
                , A0=>n1_adj_4573, 
                B0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                C0=>top_reveal_coretop_instance_core0_r_w, 
                D0=>top_reveal_coretop_instance_core0_wr_din_15, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>n1_adj_4573, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15_N_3136_14
                , Q0=>top_reveal_coretop_instance_core0_wr_din_14);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_851I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_addr_0, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>top_reveal_coretop_instance_core0_wr_din_15);
    top_reveal_coretop_instance_SLICE_852I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"7780", 
                   LUT1_INITVAL=>X"0008", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                B1=>top_reveal_coretop_instance_core0_addr_0, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                D1=>top_reveal_coretop_instance_core0_n24680, DI1=>'X', 
                DI0=>top_reveal_coretop_instance_n10507, 
                A0=>top_reveal_coretop_instance_n24683, 
                B0=>jtaghub16_ip_enable0, 
                C0=>top_reveal_coretop_instance_n21209, 
                D0=>top_reveal_coretop_instance_te_block, M0=>'X', CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_n21209, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_n10507, 
                Q0=>top_reveal_coretop_instance_te_block);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_853I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EAAA", 
                   LUT1_INITVAL=>X"EAAA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24660, B1=>tt_crc_3, 
                C1=>tt_crc_en, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_4
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_3
                , A0=>top_reveal_coretop_instance_core0_n24660, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_2, 
                C0=>tt_crc_en, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_4
                , Q1=>tt_crc_4, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_3
                , Q0=>tt_crc_3);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_854I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ECCC", 
                   LUT1_INITVAL=>X"ECCC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>tt_crc_5, 
                B1=>top_reveal_coretop_instance_core0_n24660, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                D1=>tt_crc_en, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_6
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_5
                , A0=>tt_crc_4, B0=>top_reveal_coretop_instance_core0_n24660, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                D0=>tt_crc_en, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_6
                , Q1=>tt_crc_6, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_5
                , Q0=>tt_crc_5);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_855I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"ECCC", 
                   LUT1_INITVAL=>X"F8F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B1=>tt_crc_7, C1=>top_reveal_coretop_instance_core0_n24660, 
                D1=>tt_crc_en, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_8
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_7
                , A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                B0=>top_reveal_coretop_instance_core0_n24660, C0=>tt_crc_6, 
                D0=>tt_crc_en, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_8
                , Q1=>tt_crc_8, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_7
                , Q0=>tt_crc_7);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_856I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F8F0", 
                   LUT1_INITVAL=>X"F8F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_10, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>top_reveal_coretop_instance_core0_n24660, D1=>tt_crc_en, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_11
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_9
                , A0=>tt_crc_8, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>top_reveal_coretop_instance_core0_n24660, D0=>tt_crc_en, 
                M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_11
                , Q1=>tt_crc_11, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_9
                , Q0=>tt_crc_9);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_857I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EAAA", 
                   LUT1_INITVAL=>X"EAAA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24660, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>tt_crc_12, D1=>tt_crc_en, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_13
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_12
                , A0=>top_reveal_coretop_instance_core0_n24660, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>tt_crc_11, D0=>tt_crc_en, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_13
                , Q1=>tt_crc_13, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_12
                , Q0=>tt_crc_12);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_858I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EAAA", 
                   LUT1_INITVAL=>X"EAAA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24660, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C1=>tt_crc_en, D1=>tt_crc_14, 
                DI1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_15
                , 
                DI0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_14
                , A0=>top_reveal_coretop_instance_core0_n24660, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                C0=>tt_crc_en, D0=>tt_crc_13, M0=>'X', 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_15
                , Q1=>tt_crc_15, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_15_N_3172_14
                , Q0=>tt_crc_14);
    SLICE_859I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FAF8", 
                   LUT1_INITVAL=>X"2000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tt_prog_en_0, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_jshift_d2, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n22990, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                DI1=>'X', DI0=>n23128, A0=>tt_crc_en, B0=>jshift_d1, 
                C0=>tt_crc_en_N_3300, D0=>jtaghub16_jshift, M0=>'X', 
                CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, F1=>tt_crc_en_N_3300, 
                Q1=>open, OFX0=>open, F0=>n23128, Q0=>tt_crc_en);
    SLICE_860I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_0, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_1, OFX0=>open, F0=>open, 
                Q0=>u0_msg_0);
    SLICE_861I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_2, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_3, OFX0=>open, F0=>open, 
                Q0=>u0_msg_2);
    SLICE_862I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_4, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_5, OFX0=>open, F0=>open, 
                Q0=>u0_msg_4);
    SLICE_863I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_6, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_7, OFX0=>open, F0=>open, 
                Q0=>u0_msg_6);
    SLICE_864I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_9, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_8, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_9, OFX0=>open, F0=>open, 
                Q0=>u0_msg_8);
    SLICE_865I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_11, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_10, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_11, OFX0=>open, F0=>open, 
                Q0=>u0_msg_10);
    SLICE_866I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_13, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_12, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_13, OFX0=>open, F0=>open, 
                Q0=>u0_msg_12);
    SLICE_867I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_15, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_14, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_15, OFX0=>open, F0=>open, 
                Q0=>u0_msg_14);
    SLICE_868I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_17, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_16, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_17, OFX0=>open, F0=>open, 
                Q0=>u0_msg_16);
    SLICE_869I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_19, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_18, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_19, OFX0=>open, F0=>open, 
                Q0=>u0_msg_18);
    SLICE_870I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_21, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_20, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_21, OFX0=>open, F0=>open, 
                Q0=>u0_msg_20);
    SLICE_871I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_23, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_22, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_23, OFX0=>open, F0=>open, 
                Q0=>u0_msg_22);
    SLICE_872I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EE44", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n7085, B1=>u0_msg_25, C1=>'X', 
                D1=>xdout_1_N, DI1=>u0_msg_63_N_206_25, 
                DI0=>u0_msg_63_N_206_24, A0=>n7085, B0=>u0_msg_24, C0=>'X', 
                D0=>xdout_0_N, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_25, Q1=>u0_msg_25, OFX0=>open, 
                F0=>u0_msg_63_N_206_24, Q0=>u0_msg_24);
    SLICE_873I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"D8D8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n7085, B1=>xdout_3_N, 
                C1=>u0_msg_27, D1=>'X', DI1=>u0_msg_63_N_206_27, 
                DI0=>u0_msg_63_N_206_26, A0=>n7085, B0=>xdout_2_N, C0=>'X', 
                D0=>u0_msg_26, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_27, Q1=>u0_msg_27, OFX0=>open, 
                F0=>u0_msg_63_N_206_26, Q0=>u0_msg_26);
    SLICE_874I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F5A0", 
                   LUT1_INITVAL=>X"E4E4", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n7085, B1=>u0_msg_29, 
                C1=>xdout_5_N, D1=>'X', DI1=>u0_msg_63_N_206_29, 
                DI0=>u0_msg_63_N_206_28, A0=>n7085, B0=>'X', C0=>xdout_4_N, 
                D0=>u0_msg_28, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_29, Q1=>u0_msg_29, OFX0=>open, 
                F0=>u0_msg_63_N_206_28, Q0=>u0_msg_28);
    SLICE_875I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"AACC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>xdout_7_N, B1=>u0_msg_31, 
                C1=>'X', D1=>n7085, DI1=>u0_msg_63_N_206_31, 
                DI0=>u0_msg_63_N_206_30, A0=>'X', B0=>n7085, C0=>xdout_6_N, 
                D0=>u0_msg_30, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_31, Q1=>u0_msg_31, OFX0=>open, 
                F0=>u0_msg_63_N_206_30, Q0=>u0_msg_30);
    SLICE_876I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"BB88", 
                   LUT1_INITVAL=>X"FC30", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>n7085, C1=>u0_msg_33, 
                D1=>xdout_9_N, DI1=>u0_msg_63_N_206_33, 
                DI0=>u0_msg_63_N_206_32, A0=>xdout_8_N, B0=>n7085, C0=>'X', 
                D0=>u0_msg_32, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_33, Q1=>u0_msg_33, OFX0=>open, 
                F0=>u0_msg_63_N_206_32, Q0=>u0_msg_32);
    SLICE_877I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n7085, B1=>u0_msg_35, C1=>'X', 
                D1=>xdout_11_N, DI1=>u0_msg_63_N_206_35, 
                DI0=>u0_msg_63_N_206_34, A0=>n7085, B0=>xdout_10_N, C0=>'X', 
                D0=>u0_msg_34, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_35, Q1=>u0_msg_35, OFX0=>open, 
                F0=>u0_msg_63_N_206_34, Q0=>u0_msg_34);
    SLICE_878I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"E4E4", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n7085, B1=>u0_msg_37, 
                C1=>xdout_13_N, D1=>'X', DI1=>u0_msg_63_N_206_37, 
                DI0=>u0_msg_63_N_206_36, A0=>n7085, B0=>xdout_12_N, C0=>'X', 
                D0=>u0_msg_36, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_37, Q1=>u0_msg_37, OFX0=>open, 
                F0=>u0_msg_63_N_206_36, Q0=>u0_msg_36);
    SLICE_879I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F5A0", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n7085, B1=>u0_msg_39, C1=>'X', 
                D1=>xdout_15_N, DI1=>u0_msg_63_N_206_39, 
                DI0=>u0_msg_63_N_206_38, A0=>n7085, B0=>'X', C0=>xdout_14_N, 
                D0=>u0_msg_38, M0=>'X', CE=>'X', CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>u0_msg_63_N_206_39, Q1=>u0_msg_39, OFX0=>open, 
                F0=>u0_msg_63_N_206_38, Q0=>u0_msg_38);
    SLICE_880I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_41, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_40, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_41, OFX0=>open, F0=>open, 
                Q0=>u0_msg_40);
    SLICE_881I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_43, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_42, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_43, OFX0=>open, F0=>open, 
                Q0=>u0_msg_42);
    SLICE_882I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_45, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_44, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_45, OFX0=>open, F0=>open, 
                Q0=>u0_msg_44);
    SLICE_883I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_47, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_46, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_47, OFX0=>open, F0=>open, 
                Q0=>u0_msg_46);
    SLICE_884I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_49, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_48, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_49, OFX0=>open, F0=>open, 
                Q0=>u0_msg_48);
    SLICE_885I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_51, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_50, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_51, OFX0=>open, F0=>open, 
                Q0=>u0_msg_50);
    SLICE_886I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_53, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_52, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_53, OFX0=>open, F0=>open, 
                Q0=>u0_msg_52);
    SLICE_887I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_55, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_54, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_55, OFX0=>open, F0=>open, 
                Q0=>u0_msg_54);
    SLICE_888I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_57, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_56, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_57, OFX0=>open, F0=>open, 
                Q0=>u0_msg_56);
    SLICE_889I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_59, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_58, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_59, OFX0=>open, F0=>open, 
                Q0=>u0_msg_58);
    SLICE_890I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_61, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_60, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_61, OFX0=>open, F0=>open, 
                Q0=>u0_msg_60);
    SLICE_891I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>u0_msg_63, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>u0_msg_62, CE=>'X', CLK=>clk2, LSR=>n7085, 
                OFX1=>open, F1=>open, Q1=>u0_msg_63, OFX0=>open, F0=>open, 
                Q0=>u0_msg_62);
    SLICE_892I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_1_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_0_N, CE=>clk2_enable_470, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_25, OFX0=>open, 
                F0=>open, Q0=>u1_msg_24);
    SLICE_893I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_3_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_2_N, CE=>clk2_enable_470, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_27, OFX0=>open, 
                F0=>open, Q0=>u1_msg_26);
    SLICE_894I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_5_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_4_N, CE=>clk2_enable_470, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_29, OFX0=>open, 
                F0=>open, Q0=>u1_msg_28);
    SLICE_895I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_7_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_6_N, CE=>clk2_enable_470, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_31, OFX0=>open, 
                F0=>open, Q0=>u1_msg_30);
    SLICE_896I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_9_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>XI_DATA_8_N, CE=>clk2_enable_470, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_33, OFX0=>open, 
                F0=>open, Q0=>u1_msg_32);
    SLICE_897I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_11_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>XI_DATA_10_N, CE=>clk2_enable_470, 
                CLK=>clk2, LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_35, 
                OFX0=>open, F0=>open, Q0=>u1_msg_34);
    SLICE_898I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_13_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>XI_DATA_12_N, CE=>clk2_enable_470, 
                CLK=>clk2, LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_37, 
                OFX0=>open, F0=>open, Q0=>u1_msg_36);
    SLICE_899I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>XI_DATA_15_N, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>XI_DATA_14_N, CE=>clk2_enable_470, 
                CLK=>clk2, LSR=>'X', OFX1=>open, F1=>open, Q1=>u1_msg_39, 
                OFX0=>open, F0=>open, Q0=>u1_msg_38);
    uart_inst_SLICE_900I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0C00", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n8205, A0=>'X', 
                B0=>uart_inst_u_state_3_N_2154, C0=>uart_inst_rx_req, 
                D0=>u_req_0, M0=>'X', CE=>uart_inst_clk2_enable_1, CLK=>clk2, 
                LSR=>n25204, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n8205, Q0=>u_ack_0);
    uart_inst_SLICE_901I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0020", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n21270, 
                A0=>uart_inst_u_state_3_N_2154, B0=>u_req_0, C0=>u_req_1, 
                D0=>uart_inst_rx_req, M0=>'X', CE=>uart_inst_clk2_enable_435, 
                CLK=>clk2, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n21270, Q0=>u_ack_1);
    SLICE_902I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"33F0", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>n13396, A0=>'X', B0=>u_ack_0, 
                C0=>xdvalid_N, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>clk2, 
                LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>n13396, Q0=>u_req_0);
    uart_inst_u1_SLICE_904I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"F5C4", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_u1_empty_d, A0=>uart_inst_wr, 
                B0=>uart_inst_empty, C0=>uart_inst_full, 
                D0=>uart_inst_u1_cmp_le_1, M0=>'X', CE=>'X', CLK=>clk2, 
                LSR=>sys_rst, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_u1_empty_d, Q0=>uart_inst_empty);
    uart_inst_u1_SLICE_905I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F5C4", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_u1_full_d, A0=>uart_inst_rd, 
                B0=>uart_inst_full, C0=>uart_inst_empty, 
                D0=>uart_inst_u1_cmp_ge_d1, M0=>'X', CE=>'X', CLK=>clk2, 
                LSR=>sys_rst, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_u1_full_d, Q0=>uart_inst_full);
    uart_inst_SLICE_906I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC8", 
                   LUT1_INITVAL=>X"EAC8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_u_state_3_N_2154, 
                B1=>uart_inst_msg_2, C1=>uart_inst_n24704, 
                D1=>uart_inst_n24663, DI1=>uart_inst_msg_63_N_2169_2, 
                DI0=>uart_inst_msg_63_N_2169_0, A0=>uart_inst_u_state_3_N_2154, 
                B0=>uart_inst_msg_0, C0=>uart_inst_n24704, 
                D0=>uart_inst_n24663, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_2, 
                Q1=>uart_inst_msg_2, OFX0=>open, F0=>uart_inst_msg_63_N_2169_0, 
                Q0=>uart_inst_msg_0);
    uart_inst_SLICE_907I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAE0", 
                   LUT1_INITVAL=>X"EAE0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_7, 
                B1=>uart_inst_n24663, C1=>uart_inst_u_state_3_N_2154, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_7, 
                DI0=>uart_inst_msg_63_N_2169_5, A0=>uart_inst_msg_5, 
                B0=>uart_inst_n24663, C0=>uart_inst_u_state_3_N_2154, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_7, 
                Q1=>uart_inst_msg_7, OFX0=>open, F0=>uart_inst_msg_63_N_2169_5, 
                Q0=>uart_inst_msg_5);
    uart_inst_SLICE_908I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC8", 
                   LUT1_INITVAL=>X"EAC8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_11, 
                B1=>uart_inst_u_state_3_N_2154, C1=>uart_inst_n24663, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_11, 
                DI0=>uart_inst_msg_63_N_2169_9, A0=>uart_inst_msg_9, 
                B0=>uart_inst_u_state_3_N_2154, C0=>uart_inst_n24663, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_11, 
                Q1=>uart_inst_msg_11, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_9, Q0=>uart_inst_msg_9);
    uart_inst_SLICE_909I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC8", 
                   LUT1_INITVAL=>X"EAC8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_14, 
                B1=>uart_inst_u_state_3_N_2154, C1=>uart_inst_n24663, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_14, 
                DI0=>uart_inst_msg_63_N_2169_12, A0=>uart_inst_msg_12, 
                B0=>uart_inst_u_state_3_N_2154, C0=>uart_inst_n24663, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_14, 
                Q1=>uart_inst_msg_14, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_12, Q0=>uart_inst_msg_12);
    uart_inst_SLICE_910I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_17, 
                B1=>uart_inst_n28_adj_4352, C1=>uart_inst_u_state_3_N_2154, 
                D1=>uart_inst_rx_req, DI1=>uart_inst_msg_63_N_2169_17, 
                DI0=>uart_inst_msg_63_N_2169_16, A0=>uart_inst_msg_16, 
                B0=>uart_inst_n24706, C0=>uart_inst_n22970, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_17, 
                Q1=>uart_inst_msg_17, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_16, Q0=>uart_inst_msg_16);
    uart_inst_SLICE_911I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"EAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24704, 
                B1=>uart_inst_n823, C1=>uart_inst_u_state_3_N_2154, 
                D1=>uart_inst_msg_24, DI1=>uart_inst_msg_63_N_2169_24, 
                DI0=>uart_inst_msg_63_N_2169_18, 
                A0=>uart_inst_u_state_3_N_2154, B0=>uart_inst_msg_18, 
                C0=>uart_inst_n28_adj_4352, D0=>uart_inst_rx_req, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_msg_63_N_2169_24, Q1=>uart_inst_msg_24, 
                OFX0=>open, F0=>uart_inst_msg_63_N_2169_18, 
                Q0=>uart_inst_msg_18);
    uart_inst_SLICE_912I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F0A0", 
                   LUT1_INITVAL=>X"FF8C", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24704, 
                B1=>uart_inst_msg_19, C1=>uart_inst_n24703, 
                D1=>uart_inst_rx_req, DI1=>'X', 
                DI0=>uart_inst_msg_63_N_2169_19, A0=>uart_inst_u_state_1, 
                B0=>'X', C0=>uart_inst_msg_19, D0=>uart_inst_u_state_0, 
                M0=>uart_inst_u_state_3_N_2154, CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_msg_63_N_2169_19, F0=>open, 
                Q0=>uart_inst_msg_19);
    uart_inst_SLICE_913I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F0C0", 
                   LUT1_INITVAL=>X"FF8C", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24704, 
                B1=>uart_inst_msg_20, C1=>uart_inst_n24703, 
                D1=>uart_inst_rx_req, DI1=>'X', 
                DI0=>uart_inst_msg_63_N_2169_20, A0=>'X', 
                B0=>uart_inst_u_state_1, C0=>uart_inst_msg_20, 
                D0=>uart_inst_u_state_0, M0=>uart_inst_u_state_3_N_2154, 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uart_inst_msg_63_N_2169_20, F0=>open, 
                Q0=>uart_inst_msg_20);
    uart_inst_SLICE_914I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CC88", 
                   LUT1_INITVAL=>X"FF8C", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24704, 
                B1=>uart_inst_msg_21, C1=>uart_inst_n24703, 
                D1=>uart_inst_rx_req, DI1=>'X', 
                DI0=>uart_inst_msg_63_N_2169_21, A0=>uart_inst_u_state_1, 
                B0=>uart_inst_msg_21, C0=>'X', D0=>uart_inst_u_state_0, 
                M0=>uart_inst_u_state_3_N_2154, CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_msg_63_N_2169_21, F0=>open, 
                Q0=>uart_inst_msg_21);
    uart_inst_SLICE_915I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AA88", 
                   LUT1_INITVAL=>X"FF8C", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24704, 
                B1=>uart_inst_msg_22, C1=>uart_inst_n24703, 
                D1=>uart_inst_rx_req, DI1=>'X', 
                DI0=>uart_inst_msg_63_N_2169_22, A0=>uart_inst_msg_22, 
                B0=>uart_inst_u_state_1, C0=>'X', D0=>uart_inst_u_state_0, 
                M0=>uart_inst_u_state_3_N_2154, CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_msg_63_N_2169_22, F0=>open, 
                Q0=>uart_inst_msg_22);
    uart_inst_SLICE_916I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F0C0", 
                   LUT1_INITVAL=>X"FF8C", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24704, 
                B1=>uart_inst_msg_23, C1=>uart_inst_n24703, 
                D1=>uart_inst_rx_req, DI1=>'X', 
                DI0=>uart_inst_msg_63_N_2169_23, A0=>'X', 
                B0=>uart_inst_u_state_1, C0=>uart_inst_msg_23, 
                D0=>uart_inst_u_state_0, M0=>uart_inst_u_state_3_N_2154, 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uart_inst_msg_63_N_2169_23, F0=>open, 
                Q0=>uart_inst_msg_23);
    uart_inst_SLICE_917I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_26, 
                B1=>uart_inst_n24704, C1=>uart_inst_n821, 
                D1=>uart_inst_u_state_3_N_2154, 
                DI1=>uart_inst_msg_63_N_2169_26, 
                DI0=>uart_inst_msg_63_N_2169_25, A0=>uart_inst_msg_25, 
                B0=>uart_inst_n822, C0=>uart_inst_n24704, 
                D0=>uart_inst_u_state_3_N_2154, M0=>'X', CE=>sys_rst_N, 
                CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_msg_63_N_2169_26, Q1=>uart_inst_msg_26, 
                OFX0=>open, F0=>uart_inst_msg_63_N_2169_25, 
                Q0=>uart_inst_msg_25);
    uart_inst_SLICE_918I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24704, 
                B1=>uart_inst_msg_28, C1=>uart_inst_n819, 
                D1=>uart_inst_u_state_3_N_2154, 
                DI1=>uart_inst_msg_63_N_2169_28, 
                DI0=>uart_inst_msg_63_N_2169_27, A0=>uart_inst_n24704, 
                B0=>uart_inst_msg_27, C0=>uart_inst_n820, 
                D0=>uart_inst_u_state_3_N_2154, M0=>'X', CE=>sys_rst_N, 
                CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_msg_63_N_2169_28, Q1=>uart_inst_msg_28, 
                OFX0=>open, F0=>uart_inst_msg_63_N_2169_27, 
                Q0=>uart_inst_msg_27);
    uart_inst_SLICE_919I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_u_state_3_N_2154, 
                B1=>uart_inst_n817, C1=>uart_inst_n24704, D1=>uart_inst_msg_30, 
                DI1=>uart_inst_msg_63_N_2169_30, 
                DI0=>uart_inst_msg_63_N_2169_29, 
                A0=>uart_inst_u_state_3_N_2154, B0=>uart_inst_msg_29, 
                C0=>uart_inst_n24704, D0=>uart_inst_n818, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_msg_63_N_2169_30, Q1=>uart_inst_msg_30, 
                OFX0=>open, F0=>uart_inst_msg_63_N_2169_29, 
                Q0=>uart_inst_msg_29);
    uart_inst_SLICE_920I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"ECA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24706, 
                B1=>uart_inst_msg_32, C1=>uart_inst_n11255, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_32, 
                DI0=>uart_inst_msg_63_N_2169_31, 
                A0=>uart_inst_u_state_3_N_2154, B0=>uart_inst_msg_31, 
                C0=>uart_inst_n816, D0=>uart_inst_n24704, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_msg_63_N_2169_32, Q1=>uart_inst_msg_32, 
                OFX0=>open, F0=>uart_inst_msg_63_N_2169_31, 
                Q0=>uart_inst_msg_31);
    uart_inst_SLICE_921I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_34, 
                B1=>uart_inst_n24704, C1=>uart_inst_n11251, 
                D1=>uart_inst_n24706, DI1=>uart_inst_msg_63_N_2169_34, 
                DI0=>uart_inst_msg_63_N_2169_33, A0=>uart_inst_msg_33, 
                B0=>uart_inst_n24704, C0=>uart_inst_n11253, 
                D0=>uart_inst_n24706, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_34, 
                Q1=>uart_inst_msg_34, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_33, Q0=>uart_inst_msg_33);
    uart_inst_SLICE_922I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"ECA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24706, 
                B1=>uart_inst_msg_36, C1=>uart_inst_n11247, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_36, 
                DI0=>uart_inst_msg_63_N_2169_35, A0=>uart_inst_n24706, 
                B0=>uart_inst_n11249, C0=>uart_inst_msg_35, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_36, 
                Q1=>uart_inst_msg_36, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_35, Q0=>uart_inst_msg_35);
    uart_inst_SLICE_923I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"EAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n11243, 
                B1=>uart_inst_msg_38, C1=>uart_inst_n24704, 
                D1=>uart_inst_n24706, DI1=>uart_inst_msg_63_N_2169_38, 
                DI0=>uart_inst_msg_63_N_2169_37, A0=>uart_inst_msg_37, 
                B0=>uart_inst_n11245, C0=>uart_inst_n24704, 
                D0=>uart_inst_n24706, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_38, 
                Q1=>uart_inst_msg_38, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_37, Q0=>uart_inst_msg_37);
    uart_inst_SLICE_924I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"ECA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24706, 
                B1=>uart_inst_msg_40, C1=>uart_inst_n11239, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_40, 
                DI0=>uart_inst_msg_63_N_2169_39, A0=>uart_inst_n24706, 
                B0=>uart_inst_n11241, C0=>uart_inst_msg_39, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_40, 
                Q1=>uart_inst_msg_40, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_39, Q0=>uart_inst_msg_39);
    uart_inst_SLICE_925I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_42, 
                B1=>uart_inst_n24704, C1=>uart_inst_n11235, 
                D1=>uart_inst_n24706, DI1=>uart_inst_msg_63_N_2169_42, 
                DI0=>uart_inst_msg_63_N_2169_41, A0=>uart_inst_msg_41, 
                B0=>uart_inst_n24704, C0=>uart_inst_n11237, 
                D0=>uart_inst_n24706, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_42, 
                Q1=>uart_inst_msg_42, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_41, Q0=>uart_inst_msg_41);
    uart_inst_SLICE_926I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"EAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_44, 
                B1=>uart_inst_n24706, C1=>uart_inst_n11231, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_44, 
                DI0=>uart_inst_msg_63_N_2169_43, A0=>uart_inst_msg_43, 
                B0=>uart_inst_n24706, C0=>uart_inst_n11233, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_44, 
                Q1=>uart_inst_msg_44, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_43, Q0=>uart_inst_msg_43);
    uart_inst_SLICE_927I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"ECA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n11227, 
                B1=>uart_inst_msg_46, C1=>uart_inst_n24706, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_46, 
                DI0=>uart_inst_msg_63_N_2169_45, A0=>uart_inst_msg_45, 
                B0=>uart_inst_n11229, C0=>uart_inst_n24706, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_46, 
                Q1=>uart_inst_msg_46, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_45, Q0=>uart_inst_msg_45);
    uart_inst_SLICE_928I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"ECA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24706, 
                B1=>uart_inst_msg_48, C1=>uart_inst_n11223, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_48, 
                DI0=>uart_inst_msg_63_N_2169_47, A0=>uart_inst_n24706, 
                B0=>uart_inst_msg_47, C0=>uart_inst_n11225, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_48, 
                Q1=>uart_inst_msg_48, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_47, Q0=>uart_inst_msg_47);
    uart_inst_SLICE_929I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24706, 
                B1=>uart_inst_n11219, C1=>uart_inst_msg_50, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_50, 
                DI0=>uart_inst_msg_63_N_2169_49, A0=>uart_inst_n24706, 
                B0=>uart_inst_msg_49, C0=>uart_inst_n11221, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_50, 
                Q1=>uart_inst_msg_50, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_49, Q0=>uart_inst_msg_49);
    uart_inst_SLICE_930I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_52, 
                B1=>uart_inst_n24704, C1=>uart_inst_n11215, 
                D1=>uart_inst_n24706, DI1=>uart_inst_msg_63_N_2169_52, 
                DI0=>uart_inst_msg_63_N_2169_51, A0=>uart_inst_msg_51, 
                B0=>uart_inst_n24704, C0=>uart_inst_n11217, 
                D0=>uart_inst_n24706, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_52, 
                Q1=>uart_inst_msg_52, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_51, Q0=>uart_inst_msg_51);
    uart_inst_SLICE_931I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"EAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24706, 
                B1=>uart_inst_msg_54, C1=>uart_inst_n24704, 
                D1=>uart_inst_n11211, DI1=>uart_inst_msg_63_N_2169_54, 
                DI0=>uart_inst_msg_63_N_2169_53, A0=>uart_inst_n24706, 
                B0=>uart_inst_n11213, C0=>uart_inst_n24704, 
                D0=>uart_inst_msg_53, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_54, 
                Q1=>uart_inst_msg_54, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_53, Q0=>uart_inst_msg_53);
    uart_inst_SLICE_932I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_56, 
                B1=>uart_inst_n24704, C1=>uart_inst_n11207, 
                D1=>uart_inst_n24706, DI1=>uart_inst_msg_63_N_2169_56, 
                DI0=>uart_inst_msg_63_N_2169_55, A0=>uart_inst_msg_55, 
                B0=>uart_inst_n24704, C0=>uart_inst_n11209, 
                D0=>uart_inst_n24706, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_56, 
                Q1=>uart_inst_msg_56, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_55, Q0=>uart_inst_msg_55);
    uart_inst_SLICE_933I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"EAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_58, 
                B1=>uart_inst_n11203, C1=>uart_inst_n24706, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_58, 
                DI0=>uart_inst_msg_63_N_2169_57, A0=>uart_inst_n11205, 
                B0=>uart_inst_msg_57, C0=>uart_inst_n24706, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_58, 
                Q1=>uart_inst_msg_58, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_57, Q0=>uart_inst_msg_57);
    uart_inst_SLICE_934I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_60, 
                B1=>uart_inst_n24704, C1=>uart_inst_n11199, 
                D1=>uart_inst_n24706, DI1=>uart_inst_msg_63_N_2169_60, 
                DI0=>uart_inst_msg_63_N_2169_59, A0=>uart_inst_msg_59, 
                B0=>uart_inst_n24704, C0=>uart_inst_n11201, 
                D0=>uart_inst_n24706, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_60, 
                Q1=>uart_inst_msg_60, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_59, Q0=>uart_inst_msg_59);
    uart_inst_SLICE_935I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"ECA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24706, 
                B1=>uart_inst_msg_62, C1=>uart_inst_n11195, 
                D1=>uart_inst_n24704, DI1=>uart_inst_msg_63_N_2169_62, 
                DI0=>uart_inst_msg_63_N_2169_61, A0=>uart_inst_n24706, 
                B0=>uart_inst_msg_61, C0=>uart_inst_n11197, 
                D0=>uart_inst_n24704, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_msg_63_N_2169_62, 
                Q1=>uart_inst_msg_62, OFX0=>open, 
                F0=>uart_inst_msg_63_N_2169_61, Q0=>uart_inst_msg_61);
    uart_inst_SLICE_936I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"CE02", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_63, B1=>u_req_0, 
                C1=>u_req_1, D1=>u0_msg_63, DI1=>'X', 
                DI0=>uart_inst_msg_63_N_2169_63, A0=>uart_inst_n11193, 
                B0=>uart_inst_n24706, C0=>uart_inst_n24704, 
                D0=>uart_inst_msg_63, M0=>'X', CE=>sys_rst_N, CLK=>clk2, 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n11193, Q1=>open, 
                OFX0=>open, F0=>uart_inst_msg_63_N_2169_63, 
                Q0=>uart_inst_msg_63);
    uart_inst_SLICE_937I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0088", 
                   LUT1_INITVAL=>X"CC00", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_tx_freq_cnt_8, C1=>'X', 
                D1=>uart_inst_tx_freq_cnt_7, DI1=>'X', DI0=>uart_inst_n21703, 
                A0=>uart_inst_n55_adj_4354, B0=>uart_inst_n21364, C0=>'X', 
                D0=>uart_inst_tx_state_0, M0=>'X', 
                CE=>uart_inst_clk2_enable_277, CLK=>clk2, LSR=>n25202, 
                OFX1=>open, F1=>uart_inst_n22664, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n21703, Q0=>uart_inst_n10);
    uart_inst_SLICE_938I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0010", 
                   LUT1_INITVAL=>X"AA00", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1851, 
                B1=>'X', C1=>'X', D1=>rx_msg_31_N_1852, DI1=>'X', 
                DI0=>uart_inst_n21751, A0=>uart_inst_n21445, 
                B0=>uart_inst_n21749, C0=>uart_inst_n55_adj_4355, 
                D0=>uart_inst_n24653, M0=>'X', CE=>uart_inst_clk2_enable_281, 
                CLK=>clk2, LSR=>n25202, OFX1=>open, F1=>uart_inst_n21749, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n21751, 
                Q0=>uart_inst_n10_adj_4321);
    uart_inst_SLICE_939I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FA22", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_rd_N_2755, 
                A0=>uart_inst_tx_state_2_N_2273, B0=>uart_inst_empty, 
                C0=>uart_inst_tx_state_1, D0=>uart_inst_rd, M0=>'X', CE=>'X', 
                CLK=>clk2, LSR=>n25206, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uart_inst_rd_N_2755, Q0=>uart_inst_rd);
    uart_inst_SLICE_940I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_290, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_1, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_0);
    uart_inst_SLICE_941I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_290, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_3, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_2);
    uart_inst_SLICE_942I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_290, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_5, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_4);
    uart_inst_SLICE_943I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_290, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_7, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_6);
    uart_inst_SLICE_944I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_282, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_9, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_8);
    uart_inst_SLICE_945I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_282, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_11, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_10);
    uart_inst_SLICE_946I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_282, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_13, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_12);
    uart_inst_SLICE_947I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_282, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_15, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_14);
    uart_inst_SLICE_948I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_272, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_17, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_16);
    uart_inst_SLICE_949I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_272, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_19, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_18);
    uart_inst_SLICE_950I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_272, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_21, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_20);
    uart_inst_SLICE_951I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_272, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_23, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_22);
    uart_inst_SLICE_952I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_264, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_25, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_24);
    uart_inst_SLICE_953I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_264, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_27, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_26);
    uart_inst_SLICE_954I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_264, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_29, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_28);
    uart_inst_SLICE_955I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_264, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_31, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_30);
    uart_inst_SLICE_956I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_256, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_33, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_32);
    uart_inst_SLICE_957I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_256, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_35, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_34);
    uart_inst_SLICE_958I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_256, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_37, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_36);
    uart_inst_SLICE_959I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_256, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_39, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_38);
    uart_inst_SLICE_960I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_248, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_41, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_40);
    uart_inst_SLICE_961I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_248, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_43, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_42);
    uart_inst_SLICE_962I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_248, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_45, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_44);
    uart_inst_SLICE_963I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_248, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_47, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_46);
    uart_inst_SLICE_964I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_240, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_49, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_48);
    uart_inst_SLICE_965I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_240, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_51, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_50);
    uart_inst_SLICE_966I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_240, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_53, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_52);
    uart_inst_SLICE_967I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_240, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_55, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_54);
    uart_inst_SLICE_968I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_232, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_57, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_56);
    uart_inst_SLICE_969I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_232, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_59, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_58);
    uart_inst_SLICE_970I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_232, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_61, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_60);
    uart_inst_SLICE_971I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_232, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_63, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_62);
    uart_inst_SLICE_972I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_224, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_65, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_64);
    uart_inst_SLICE_973I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_224, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_67, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_66);
    uart_inst_SLICE_974I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_224, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_69, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_68);
    uart_inst_SLICE_975I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_224, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_71, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_70);
    uart_inst_SLICE_976I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_216, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_73, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_72);
    uart_inst_SLICE_977I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_216, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_75, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_74);
    uart_inst_SLICE_978I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_216, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_77, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_76);
    uart_inst_SLICE_979I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_216, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_79, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_78);
    uart_inst_SLICE_980I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_208, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_81, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_80);
    uart_inst_SLICE_981I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_208, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_83, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_82);
    uart_inst_SLICE_982I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_208, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_85, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_84);
    uart_inst_SLICE_983I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_208, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_87, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_86);
    uart_inst_SLICE_984I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_200, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_89, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_88);
    uart_inst_SLICE_985I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_200, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_91, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_90);
    uart_inst_SLICE_986I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_200, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_93, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_92);
    uart_inst_SLICE_987I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_200, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_95, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_94);
    uart_inst_SLICE_988I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_192, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_97, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_96);
    uart_inst_SLICE_989I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_192, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_99, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_98);
    uart_inst_SLICE_990I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_192, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_101, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_100);
    uart_inst_SLICE_991I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_192, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_103, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_102);
    uart_inst_SLICE_992I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_184, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_105, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_104);
    uart_inst_SLICE_993I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_184, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_107, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_106);
    uart_inst_SLICE_994I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_184, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_109, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_108);
    uart_inst_SLICE_995I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_184, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_111, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_110);
    uart_inst_SLICE_996I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_176, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_113, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_112);
    uart_inst_SLICE_997I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_176, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_115, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_114);
    uart_inst_SLICE_998I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_176, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_117, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_116);
    uart_inst_SLICE_999I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_176, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_119, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_118);
    uart_inst_SLICE_1000I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_168, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_121, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_120);
    uart_inst_SLICE_1001I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_168, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_123, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_122);
    uart_inst_SLICE_1002I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_168, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_125, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_124);
    uart_inst_SLICE_1003I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_168, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_127, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_126);
    uart_inst_SLICE_1004I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_160, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_129, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_128);
    uart_inst_SLICE_1005I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_160, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_131, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_130);
    uart_inst_SLICE_1006I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_160, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_133, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_132);
    uart_inst_SLICE_1007I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_160, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_135, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_134);
    uart_inst_SLICE_1008I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_152, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_137, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_136);
    uart_inst_SLICE_1009I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_152, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_139, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_138);
    uart_inst_SLICE_1010I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_152, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_141, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_140);
    uart_inst_SLICE_1011I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_152, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_143, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_142);
    uart_inst_SLICE_1012I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_144, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_145, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_144);
    uart_inst_SLICE_1013I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_144, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_147, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_146);
    uart_inst_SLICE_1014I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_144, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_149, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_148);
    uart_inst_SLICE_1015I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_144, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_151, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_150);
    uart_inst_SLICE_1016I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_136, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_153, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_152);
    uart_inst_SLICE_1017I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_136, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_155, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_154);
    uart_inst_SLICE_1018I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_136, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_157, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_156);
    uart_inst_SLICE_1019I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_136, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_159, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_158);
    uart_inst_SLICE_1020I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_128, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_161, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_160);
    uart_inst_SLICE_1021I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_128, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_163, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_162);
    uart_inst_SLICE_1022I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_128, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_165, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_164);
    uart_inst_SLICE_1023I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_128, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_167, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_166);
    uart_inst_SLICE_1024I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_120, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_169, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_168);
    uart_inst_SLICE_1025I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_120, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_171, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_170);
    uart_inst_SLICE_1026I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_120, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_173, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_172);
    uart_inst_SLICE_1027I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_120, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_175, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_174);
    uart_inst_SLICE_1028I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_112, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_177, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_176);
    uart_inst_SLICE_1029I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_112, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_179, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_178);
    uart_inst_SLICE_1030I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_112, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_181, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_180);
    uart_inst_SLICE_1031I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_112, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_183, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_182);
    uart_inst_SLICE_1032I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_104, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_185, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_184);
    uart_inst_SLICE_1033I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_104, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_187, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_186);
    uart_inst_SLICE_1034I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_104, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_189, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_188);
    uart_inst_SLICE_1035I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_104, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_191, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_190);
    uart_inst_SLICE_1036I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_96, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_193, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_192);
    uart_inst_SLICE_1037I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_96, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_195, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_194);
    uart_inst_SLICE_1038I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_96, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_197, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_196);
    uart_inst_SLICE_1039I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_96, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_199, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_198);
    uart_inst_SLICE_1040I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_88, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_201, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_200);
    uart_inst_SLICE_1041I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_88, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_203, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_202);
    uart_inst_SLICE_1042I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_88, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_205, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_204);
    uart_inst_SLICE_1043I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_88, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_207, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_206);
    uart_inst_SLICE_1044I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_80, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_209, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_208);
    uart_inst_SLICE_1045I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_80, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_211, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_210);
    uart_inst_SLICE_1046I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_80, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_213, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_212);
    uart_inst_SLICE_1047I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_80, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_215, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_214);
    uart_inst_SLICE_1048I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_72, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_217, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_216);
    uart_inst_SLICE_1049I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_72, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_219, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_218);
    uart_inst_SLICE_1050I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_72, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_221, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_220);
    uart_inst_SLICE_1051I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_72, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_223, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_222);
    uart_inst_SLICE_1052I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_64, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_225, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_224);
    uart_inst_SLICE_1053I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_64, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_227, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_226);
    uart_inst_SLICE_1054I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_64, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_229, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_228);
    uart_inst_SLICE_1055I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_64, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_231, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_230);
    uart_inst_SLICE_1056I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_56, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_233, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_232);
    uart_inst_SLICE_1057I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_56, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_235, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_234);
    uart_inst_SLICE_1058I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_56, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_237, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_236);
    uart_inst_SLICE_1059I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_56, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_239, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_238);
    uart_inst_SLICE_1060I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_48, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_241, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_240);
    uart_inst_SLICE_1061I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_48, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_243, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_242);
    uart_inst_SLICE_1062I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_48, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_245, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_244);
    uart_inst_SLICE_1063I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_48, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_247, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_246);
    uart_inst_SLICE_1064I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_0, 
                CE=>uart_inst_clk2_enable_40, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_249, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_248);
    uart_inst_SLICE_1065I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_2, 
                CE=>uart_inst_clk2_enable_40, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_251, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_250);
    uart_inst_SLICE_1066I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_4, 
                CE=>uart_inst_clk2_enable_40, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_253, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_252);
    uart_inst_SLICE_1067I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_rx_reg_data_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uart_inst_rx_reg_data_6, 
                CE=>uart_inst_clk2_enable_40, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_regs_255, OFX0=>open, F0=>open, 
                Q0=>uart_inst_regs_254);
    uart_inst_SLICE_1068I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FAC0", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_rx_ack_N_2769, 
                A0=>uart_inst_rx_req, B0=>uart_inst_u_state_0, 
                C0=>uart_inst_rx_ack, D0=>uart_inst_u_state_3_N_2154, M0=>'X', 
                CE=>'X', CLK=>clk2, LSR=>n25206, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uart_inst_rx_ack_N_2769, 
                Q0=>uart_inst_rx_ack);
    uart_inst_SLICE_1069I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8CCC", 
                   LUT1_INITVAL=>X"44FF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_dly_0, 
                B1=>uart_inst_rx_dly_1, C1=>'X', 
                D1=>uart_inst_rx_state_3_N_2373, DI1=>'X', DI0=>uart_inst_n55, 
                A0=>uart_inst_rx_dly_0, B0=>uart_inst_n45_adj_4351, 
                C0=>uart_inst_rx_dly_1, D0=>uart_inst_rx_state_3_N_2373, 
                M0=>'X', CE=>uart_inst_clk2_enable_286, CLK=>clk2, LSR=>n25202, 
                OFX1=>open, F1=>uart_inst_clk2_enable_281, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n55, Q0=>uart_inst_rx_bit_cnt_0);
    uart_inst_SLICE_1070I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", 
                   LUT1_INITVAL=>X"8CCC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_dly_0, 
                B1=>uart_inst_n43_adj_4349, C1=>uart_inst_rx_dly_1, 
                D1=>uart_inst_rx_state_3_N_2373, DI1=>uart_inst_n53, 
                DI0=>uart_inst_n54, A0=>uart_inst_rx_dly_1, 
                B0=>uart_inst_rx_state_3_N_2373, C0=>uart_inst_rx_dly_0, 
                D0=>uart_inst_n44_adj_4348, M0=>'X', 
                CE=>uart_inst_clk2_enable_286, CLK=>clk2, LSR=>n25203, 
                OFX1=>open, F1=>uart_inst_n53, Q1=>uart_inst_rx_bit_cnt_2, 
                OFX0=>open, F0=>uart_inst_n54, Q0=>uart_inst_rx_bit_cnt_1);
    uart_inst_SLICE_1071I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", 
                   LUT1_INITVAL=>X"4400", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_dly_0, 
                B1=>uart_inst_rx_dly_1, C1=>'X', 
                D1=>uart_inst_rx_state_3_N_2373, DI1=>'X', DI0=>uart_inst_n52, 
                A0=>uart_inst_rx_state_3_N_2373, B0=>uart_inst_rx_dly_1, 
                C0=>uart_inst_rx_dly_0, D0=>uart_inst_n42_adj_4346, M0=>'X', 
                CE=>uart_inst_clk2_enable_286, CLK=>clk2, LSR=>n25203, 
                OFX1=>open, F1=>uart_inst_n24653, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n52, Q0=>uart_inst_rx_bit_cnt_3);
    uart_inst_SLICE_1072I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8CCC", 
                   LUT1_INITVAL=>X"DF00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_dly_1, 
                B1=>uart_inst_rx_dly_0, C1=>uart_inst_rx_state_3_N_2373, 
                D1=>uart_inst_n40_adj_4344, DI1=>uart_inst_n50, 
                DI0=>uart_inst_n51, A0=>uart_inst_rx_dly_0, 
                B0=>uart_inst_n41_adj_4347, C0=>uart_inst_rx_dly_1, 
                D0=>uart_inst_rx_state_3_N_2373, M0=>'X', 
                CE=>uart_inst_clk2_enable_286, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n50, Q1=>uart_inst_rx_bit_cnt_5, 
                OFX0=>open, F0=>uart_inst_n51, Q0=>uart_inst_rx_bit_cnt_4);
    uart_inst_SLICE_1073I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"B0F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_dly_0, 
                B1=>uart_inst_rx_dly_1, C1=>uart_inst_n38_adj_4343, 
                D1=>uart_inst_rx_state_3_N_2373, DI1=>uart_inst_n48, 
                DI0=>uart_inst_n49, A0=>uart_inst_n39_adj_4345, 
                B0=>uart_inst_rx_dly_1, C0=>uart_inst_rx_dly_0, 
                D0=>uart_inst_rx_state_3_N_2373, M0=>'X', 
                CE=>uart_inst_clk2_enable_286, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n48, Q1=>uart_inst_rx_bit_cnt_7, 
                OFX0=>open, F0=>uart_inst_n49, Q0=>uart_inst_rx_bit_cnt_6);
    uart_inst_SLICE_1074I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C4C4", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n19, 
                A0=>uart_inst_rx_byte_cnt_1, B0=>uart_inst_n15, 
                C0=>uart_inst_rx_byte_cnt_0, D0=>'X', M0=>'X', 
                CE=>uart_inst_clk2_enable_291, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n19, 
                Q0=>uart_inst_rx_byte_cnt_0);
    uart_inst_SLICE_1075I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A0F0", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n18, 
                A0=>uart_inst_rx_byte_cnt_0, B0=>'X', 
                C0=>uart_inst_n14_adj_4341, D0=>uart_inst_rx_byte_cnt_1, 
                M0=>'X', CE=>uart_inst_clk2_enable_291, CLK=>clk2, LSR=>n25206, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n18, 
                Q0=>uart_inst_rx_byte_cnt_1);
    uart_inst_SLICE_1076I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C4CC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n55_adj_4340, 
                A0=>uart_inst_rx_msg_31_N_1850, B0=>uart_inst_n45_adj_4339, 
                C0=>uart_inst_rx_byte_cnt_0, D0=>uart_inst_rx_byte_cnt_1, 
                M0=>'X', CE=>uart_inst_clk2_enable_451, CLK=>clk2, LSR=>n25206, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n55_adj_4340, Q0=>uart_inst_rx_cmd_0);
    uart_inst_SLICE_1077I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"DF00", 
                   LUT1_INITVAL=>X"CC4C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_n43_adj_4335, C1=>uart_inst_rx_byte_cnt_1, 
                D1=>uart_inst_rx_byte_cnt_0, DI1=>uart_inst_n53_adj_4336, 
                DI0=>uart_inst_n54_adj_4338, A0=>uart_inst_rx_msg_31_N_1850, 
                B0=>uart_inst_rx_byte_cnt_0, C0=>uart_inst_rx_byte_cnt_1, 
                D0=>uart_inst_n44_adj_4337, M0=>'X', 
                CE=>uart_inst_clk2_enable_451, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n53_adj_4336, Q1=>uart_inst_rx_cmd_2, 
                OFX0=>open, F0=>uart_inst_n54_adj_4338, Q0=>uart_inst_rx_cmd_1);
    uart_inst_SLICE_1078I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D0F0", 
                   LUT1_INITVAL=>X"D0F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_rx_byte_cnt_0, C1=>uart_inst_n41_adj_4331, 
                D1=>uart_inst_rx_byte_cnt_1, DI1=>uart_inst_n51_adj_4332, 
                DI0=>uart_inst_n52_adj_4334, A0=>uart_inst_rx_msg_31_N_1850, 
                B0=>uart_inst_rx_byte_cnt_0, C0=>uart_inst_n42_adj_4333, 
                D0=>uart_inst_rx_byte_cnt_1, M0=>'X', 
                CE=>uart_inst_clk2_enable_451, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n51_adj_4332, Q1=>uart_inst_rx_cmd_4, 
                OFX0=>open, F0=>uart_inst_n52_adj_4334, Q0=>uart_inst_rx_cmd_3);
    uart_inst_SLICE_1079I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D0F0", 
                   LUT1_INITVAL=>X"DF00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_rx_byte_cnt_0, C1=>uart_inst_rx_byte_cnt_1, 
                D1=>uart_inst_n39_adj_4327, DI1=>uart_inst_n49_adj_4328, 
                DI0=>uart_inst_n50_adj_4330, A0=>uart_inst_rx_msg_31_N_1850, 
                B0=>uart_inst_rx_byte_cnt_0, C0=>uart_inst_n40_adj_4329, 
                D0=>uart_inst_rx_byte_cnt_1, M0=>'X', 
                CE=>uart_inst_clk2_enable_451, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n49_adj_4328, Q1=>uart_inst_rx_cmd_6, 
                OFX0=>open, F0=>uart_inst_n50_adj_4330, Q0=>uart_inst_rx_cmd_5);
    uart_inst_SLICE_1080I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"B0F0", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n48_adj_4326, 
                A0=>uart_inst_rx_byte_cnt_0, B0=>uart_inst_rx_msg_31_N_1850, 
                C0=>uart_inst_n38_adj_4318, D0=>uart_inst_rx_byte_cnt_1, 
                M0=>'X', CE=>uart_inst_clk2_enable_451, CLK=>clk2, LSR=>n25206, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n48_adj_4326, Q0=>uart_inst_rx_cmd_7);
    uart_inst_SLICE_1081I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"AAA8", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_rx_dly_1_N_2102_0, 
                A0=>uart_rx1_c, B0=>uart_inst_rx_state_3_N_2373, 
                C0=>uart_inst_n24687, D0=>rx_msg_31_N_1852, M0=>'X', CE=>'X', 
                CLK=>clk2, LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uart_inst_rx_dly_1_N_2102_0, 
                Q0=>uart_inst_rx_dly_0);
    uart_inst_SLICE_1082I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"CCC8", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_rx_dly_1_N_2102_1, 
                A0=>uart_inst_rx_state_3_N_2373, B0=>uart_inst_rx_dly_0, 
                C0=>uart_inst_n24687, D0=>rx_msg_31_N_1852, M0=>'X', CE=>'X', 
                CLK=>clk2, LSR=>n25204, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uart_inst_rx_dly_1_N_2102_1, 
                Q0=>uart_inst_rx_dly_1);
    uart_inst_SLICE_1083I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0010", 
                   LUT1_INITVAL=>X"0010", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21445, 
                B1=>uart_inst_n21749, C1=>uart_inst_n53_adj_4372, 
                D1=>uart_inst_n24653, DI1=>uart_inst_n21759, 
                DI0=>uart_inst_n21757, A0=>uart_inst_n21445, 
                B0=>uart_inst_n21749, C0=>uart_inst_n54_adj_4373, 
                D0=>uart_inst_n24653, M0=>'X', CE=>uart_inst_clk2_enable_281, 
                CLK=>clk2, LSR=>n25204, OFX1=>open, F1=>uart_inst_n21759, 
                Q1=>uart_inst_rx_freq_cnt_2, OFX0=>open, F0=>uart_inst_n21757, 
                Q0=>uart_inst_rx_freq_cnt_1);
    uart_inst_SLICE_1084I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0004", 
                   LUT1_INITVAL=>X"0004", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21749, 
                B1=>uart_inst_n51_adj_4370, C1=>uart_inst_n24653, 
                D1=>uart_inst_n21445, DI1=>uart_inst_n21765, 
                DI0=>uart_inst_n21755, A0=>uart_inst_n21749, 
                B0=>uart_inst_n52_adj_4371, C0=>uart_inst_n24653, 
                D0=>uart_inst_n21445, M0=>'X', CE=>uart_inst_clk2_enable_281, 
                CLK=>clk2, LSR=>n25204, OFX1=>open, F1=>uart_inst_n21765, 
                Q1=>uart_inst_rx_freq_cnt_4, OFX0=>open, F0=>uart_inst_n21755, 
                Q0=>uart_inst_rx_freq_cnt_3);
    uart_inst_SLICE_1085I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0100", 
                   LUT1_INITVAL=>X"0100", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21445, 
                B1=>uart_inst_n21749, C1=>uart_inst_n24653, 
                D1=>uart_inst_n49_adj_4356, DI1=>uart_inst_n21767, 
                DI0=>uart_inst_n21748, A0=>uart_inst_n21445, 
                B0=>uart_inst_n21749, C0=>uart_inst_n24653, 
                D0=>uart_inst_n50_adj_4368, M0=>'X', 
                CE=>uart_inst_clk2_enable_281, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n21767, Q1=>uart_inst_rx_freq_cnt_6, 
                OFX0=>open, F0=>uart_inst_n21748, Q0=>uart_inst_rx_freq_cnt_5);
    uart_inst_SLICE_1086I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0100", 
                   LUT1_INITVAL=>X"0100", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21445, 
                B1=>uart_inst_n21749, C1=>uart_inst_n24653, D1=>uart_inst_n47, 
                DI1=>uart_inst_n21763, DI0=>uart_inst_n21753, 
                A0=>uart_inst_n21445, B0=>uart_inst_n21749, 
                C0=>uart_inst_n24653, D0=>uart_inst_n48_adj_4353, M0=>'X', 
                CE=>uart_inst_clk2_enable_281, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n21763, Q1=>uart_inst_rx_freq_cnt_8, 
                OFX0=>open, F0=>uart_inst_n21753, Q0=>uart_inst_rx_freq_cnt_7);
    uart_inst_SLICE_1087I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0002", 
                   LUT1_INITVAL=>X"F0E0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21130, 
                B1=>uart_inst_n20167, C1=>uart_inst_n24687, 
                D1=>uart_inst_rx_freq_cnt_6, DI1=>'X', DI0=>uart_inst_n21761, 
                A0=>uart_inst_n46, B0=>uart_inst_n21749, C0=>uart_inst_n24653, 
                D0=>uart_inst_n21445, M0=>'X', CE=>uart_inst_clk2_enable_281, 
                CLK=>clk2, LSR=>n25203, OFX1=>open, F1=>uart_inst_n21445, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n21761, 
                Q0=>uart_inst_rx_freq_cnt_9);
    uart_inst_SLICE_1088I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"AFA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n23476, B1=>'X', 
                C1=>uart_inst_rx_msg_31_N_1839_7, D1=>uart_inst_n23475, 
                DI1=>uart_inst_rx_msg_25_N_1940, 
                DI0=>uart_inst_rx_msg_24_N_1956, A0=>'X', B0=>uart_inst_n23383, 
                C0=>uart_inst_rx_msg_31_N_1839_7, D0=>uart_inst_n23382, 
                M0=>'X', CE=>uart_inst_clk2_enable_437, CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>uart_inst_rx_msg_25_N_1940, 
                Q1=>uart_inst_rx_msg_25, OFX0=>open, 
                F0=>uart_inst_rx_msg_24_N_1956, Q0=>uart_inst_rx_msg_24);
    uart_inst_SLICE_1089I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"AAF0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n23321, B1=>'X', 
                C1=>uart_inst_n23320, D1=>uart_inst_rx_msg_31_N_1839_7, 
                DI1=>uart_inst_rx_msg_27_N_1908, 
                DI0=>uart_inst_rx_msg_26_N_1924, A0=>'X', B0=>uart_inst_n23352, 
                C0=>uart_inst_n23351, D0=>uart_inst_rx_msg_31_N_1839_7, 
                M0=>'X', CE=>uart_inst_clk2_enable_437, CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>uart_inst_rx_msg_27_N_1908, 
                Q1=>uart_inst_rx_msg_27, OFX0=>open, 
                F0=>uart_inst_rx_msg_26_N_1924, Q0=>uart_inst_rx_msg_26);
    uart_inst_SLICE_1090I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"AAF0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n23259, B1=>'X', 
                C1=>uart_inst_n23258, D1=>uart_inst_rx_msg_31_N_1839_7, 
                DI1=>uart_inst_rx_msg_29_N_1876, 
                DI0=>uart_inst_rx_msg_28_N_1892, A0=>'X', B0=>uart_inst_n23290, 
                C0=>uart_inst_n23289, D0=>uart_inst_rx_msg_31_N_1839_7, 
                M0=>'X', CE=>uart_inst_clk2_enable_437, CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>uart_inst_rx_msg_29_N_1876, 
                Q1=>uart_inst_rx_msg_29, OFX0=>open, 
                F0=>uart_inst_rx_msg_28_N_1892, Q0=>uart_inst_rx_msg_28);
    uart_inst_SLICE_1091I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AAF0", 
                   LUT1_INITVAL=>X"CCF0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uart_inst_n23414, 
                C1=>uart_inst_n23413, D1=>uart_inst_rx_msg_31_N_1839_7, 
                DI1=>uart_inst_rx_msg_31_N_1838, 
                DI0=>uart_inst_rx_msg_30_N_1860, A0=>uart_inst_n23445, B0=>'X', 
                C0=>uart_inst_n23444, D0=>uart_inst_rx_msg_31_N_1839_7, 
                M0=>'X', CE=>uart_inst_clk2_enable_437, CLK=>clk2, LSR=>'X', 
                OFX1=>open, F1=>uart_inst_rx_msg_31_N_1838, 
                Q1=>uart_inst_rx_msg_31, OFX0=>open, 
                F0=>uart_inst_rx_msg_30_N_1860, Q0=>uart_inst_rx_msg_30);
    uart_inst_SLICE_1092I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC4C", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n37, 
                A0=>uart_inst_rx_msg_31_N_1850, B0=>uart_inst_n30, 
                C0=>uart_inst_rx_byte_cnt_1, D0=>uart_inst_rx_byte_cnt_0, 
                M0=>'X', CE=>uart_inst_clk2_enable_455, CLK=>clk2, LSR=>n25205, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n37, 
                Q0=>uart_inst_rx_msg_31_N_1839_3);
    uart_inst_SLICE_1093I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"DF00", 
                   LUT1_INITVAL=>X"CC4C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_n28, C1=>uart_inst_rx_byte_cnt_1, 
                D1=>uart_inst_rx_byte_cnt_0, DI1=>uart_inst_n35, 
                DI0=>uart_inst_n36, A0=>uart_inst_rx_msg_31_N_1850, 
                B0=>uart_inst_rx_byte_cnt_0, C0=>uart_inst_rx_byte_cnt_1, 
                D0=>uart_inst_n29, M0=>'X', CE=>uart_inst_clk2_enable_455, 
                CLK=>clk2, LSR=>n25204, OFX1=>open, F1=>uart_inst_n35, 
                Q1=>uart_inst_rx_msg_31_N_1839_5, OFX0=>open, 
                F0=>uart_inst_n36, Q0=>uart_inst_rx_msg_31_N_1839_4);
    uart_inst_SLICE_1094I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n34, 
                A0=>uart_inst_rx_byte_cnt_1, B0=>uart_inst_rx_msg_31_N_1850, 
                C0=>uart_inst_rx_byte_cnt_0, D0=>uart_inst_n27, M0=>'X', 
                CE=>uart_inst_clk2_enable_455, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n34, 
                Q0=>uart_inst_rx_msg_31_N_1839_6);
    uart_inst_SLICE_1095I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8CCC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n33, 
                A0=>uart_inst_rx_byte_cnt_0, B0=>uart_inst_n26, 
                C0=>uart_inst_rx_msg_31_N_1850, D0=>uart_inst_rx_byte_cnt_1, 
                M0=>'X', CE=>uart_inst_clk2_enable_455, CLK=>clk2, LSR=>n25206, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n33, 
                Q0=>uart_inst_rx_msg_31_N_1839_7);
    uart_inst_SLICE_1096I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n55_adj_4342, 
                A0=>uart_inst_rx_msg_31_N_1850, B0=>uart_inst_rx_byte_cnt_1, 
                C0=>uart_inst_rx_byte_cnt_0, D0=>uart_inst_n45, M0=>'X', 
                CE=>uart_inst_clk2_enable_444, CLK=>clk2, LSR=>n25202, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n55_adj_4342, Q0=>uart_inst_rx_reg_data_0);
    uart_inst_SLICE_1097I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", 
                   LUT1_INITVAL=>X"F700", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_rx_byte_cnt_1, C1=>uart_inst_rx_byte_cnt_0, 
                D1=>uart_inst_n43, DI1=>uart_inst_n53_adj_4325, 
                DI0=>uart_inst_n54_adj_4386, A0=>uart_inst_rx_msg_31_N_1850, 
                B0=>uart_inst_rx_byte_cnt_1, C0=>uart_inst_rx_byte_cnt_0, 
                D0=>uart_inst_n44, M0=>'X', CE=>uart_inst_clk2_enable_444, 
                CLK=>clk2, LSR=>n25204, OFX1=>open, F1=>uart_inst_n53_adj_4325, 
                Q1=>uart_inst_rx_reg_data_2, OFX0=>open, 
                F0=>uart_inst_n54_adj_4386, Q0=>uart_inst_rx_reg_data_1);
    uart_inst_SLICE_1098I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", 
                   LUT1_INITVAL=>X"F700", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_byte_cnt_1, 
                B1=>uart_inst_rx_msg_31_N_1850, C1=>uart_inst_rx_byte_cnt_0, 
                D1=>uart_inst_n41_adj_4317, DI1=>uart_inst_n51_adj_4323, 
                DI0=>uart_inst_n52_adj_4324, A0=>uart_inst_rx_byte_cnt_1, 
                B0=>uart_inst_rx_msg_31_N_1850, C0=>uart_inst_rx_byte_cnt_0, 
                D0=>uart_inst_n42, M0=>'X', CE=>uart_inst_clk2_enable_444, 
                CLK=>clk2, LSR=>n25205, OFX1=>open, F1=>uart_inst_n51_adj_4323, 
                Q1=>uart_inst_rx_reg_data_4, OFX0=>open, 
                F0=>uart_inst_n52_adj_4324, Q0=>uart_inst_rx_reg_data_3);
    uart_inst_SLICE_1099I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D0F0", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n50_adj_4322, 
                A0=>uart_inst_rx_msg_31_N_1850, B0=>uart_inst_rx_byte_cnt_0, 
                C0=>uart_inst_n40, D0=>uart_inst_rx_byte_cnt_1, M0=>'X', 
                CE=>uart_inst_clk2_enable_444, CLK=>clk2, LSR=>n25206, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n50_adj_4322, Q0=>uart_inst_rx_reg_data_5);
    uart_inst_SLICE_1100I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C4CC", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n49_adj_4385, 
                A0=>uart_inst_rx_msg_31_N_1850, B0=>uart_inst_n39, 
                C0=>uart_inst_rx_byte_cnt_0, D0=>uart_inst_rx_byte_cnt_1, 
                M0=>'X', CE=>uart_inst_clk2_enable_444, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n49_adj_4385, Q0=>uart_inst_rx_reg_data_6);
    uart_inst_SLICE_1101I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"D0F0", 
                   LUT1_INITVAL=>X"FAFA", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_bit_cnt_7, 
                B1=>'X', C1=>uart_inst_rx_bit_cnt_3, D1=>'X', DI1=>'X', 
                DI0=>uart_inst_n48_adj_4315, A0=>uart_inst_rx_msg_31_N_1850, 
                B0=>uart_inst_rx_byte_cnt_0, C0=>uart_inst_n38, 
                D0=>uart_inst_rx_byte_cnt_1, M0=>'X', 
                CE=>uart_inst_clk2_enable_444, CLK=>clk2, LSR=>n25203, 
                OFX1=>open, F1=>uart_inst_n22744, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n48_adj_4315, Q0=>uart_inst_rx_reg_data_7);
    uart_inst_SLICE_1102I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"EEA0", 
                   LUT1_INITVAL=>X"A000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21298, B1=>'X', 
                C1=>uart_inst_rx_msg_31_N_1850, D1=>uart_inst_rx_msg_31_N_1851, 
                DI1=>'X', DI0=>uart_inst_rx_req_N_2760, A0=>uart_inst_n21249, 
                B0=>uart_inst_n21781, C0=>uart_inst_n13047, 
                D0=>rx_msg_31_N_1852, M0=>'X', CE=>'X', CLK=>clk2, LSR=>n25202, 
                OFX1=>open, F1=>uart_inst_n21781, Q1=>open, OFX0=>open, 
                F0=>uart_inst_rx_req_N_2760, Q0=>uart_inst_rx_req);
    uart_inst_SLICE_1103I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"ECA0", LUT1_INITVAL=>X"FFEE", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n20167, 
                B1=>uart_inst_rx_freq_cnt_6, C1=>'X', D1=>uart_inst_n21130, 
                DI1=>'X', DI0=>uart_inst_n11303, A0=>uart_inst_n4_adj_4369, 
                B0=>uart_inst_n24630, C0=>uart_inst_rx_state_3_N_2373, 
                D0=>uart_inst_rx_state_3_N_2375, M0=>'X', CE=>'X', CLK=>clk2, 
                LSR=>n25205, OFX1=>open, F1=>uart_inst_n24630, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n11303, 
                Q0=>uart_inst_rx_state_3_N_2373);
    uart_inst_SLICE_1104I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F1F0", 
                   LUT1_INITVAL=>X"EEEE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n20167, 
                B1=>uart_inst_rx_freq_cnt_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uart_inst_n11305, A0=>uart_inst_n21130, 
                B0=>uart_inst_n24638, C0=>uart_inst_n24653, 
                D0=>uart_inst_rx_state_3_N_2374, M0=>'X', CE=>'X', CLK=>clk2, 
                LSR=>n25206, OFX1=>open, F1=>uart_inst_n24638, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n11305, 
                Q0=>uart_inst_rx_state_3_N_2374);
    uart_inst_SLICE_1105I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FF10", 
                   LUT1_INITVAL=>X"FEFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_freq_cnt_8, 
                B1=>uart_inst_rx_freq_cnt_9, C1=>uart_inst_rx_freq_cnt_7, 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n11309, A0=>uart_inst_n24638, 
                B0=>uart_inst_n21130, C0=>uart_inst_rx_state_3_N_2375, 
                D0=>uart_inst_clk2_enable_291, M0=>'X', CE=>'X', CLK=>clk2, 
                LSR=>n25203, OFX1=>open, F1=>uart_inst_n21130, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n11309, 
                Q0=>uart_inst_rx_state_3_N_2375);
    uart_inst_SLICE_1106I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"EAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n1516, 
                B1=>uart_inst_tx_bit_cnt_1, C1=>uart_inst_tx_state_2_N_2273, 
                D1=>uart_inst_tx_state_1, DI1=>uart_inst_tx_bit_cnt_7_N_2365_1, 
                DI0=>uart_inst_tx_bit_cnt_7_N_2365_0, 
                A0=>uart_inst_tx_state_2_N_2273, B0=>uart_inst_tx_state_1, 
                C0=>uart_inst_n1517, D0=>uart_inst_tx_bit_cnt_0, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_bit_cnt_7_N_2365_1, 
                Q1=>uart_inst_tx_bit_cnt_1, OFX0=>open, 
                F0=>uart_inst_tx_bit_cnt_7_N_2365_0, 
                Q0=>uart_inst_tx_bit_cnt_0);
    uart_inst_SLICE_1107I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n1514, 
                B1=>uart_inst_tx_state_1, C1=>uart_inst_tx_bit_cnt_3, 
                D1=>uart_inst_tx_state_2_N_2273, 
                DI1=>uart_inst_tx_bit_cnt_7_N_2365_3, 
                DI0=>uart_inst_tx_bit_cnt_7_N_2365_2, 
                A0=>uart_inst_tx_state_2_N_2273, B0=>uart_inst_tx_state_1, 
                C0=>uart_inst_n1515, D0=>uart_inst_tx_bit_cnt_2, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_bit_cnt_7_N_2365_3, 
                Q1=>uart_inst_tx_bit_cnt_3, OFX0=>open, 
                F0=>uart_inst_tx_bit_cnt_7_N_2365_2, 
                Q0=>uart_inst_tx_bit_cnt_2);
    uart_inst_SLICE_1108I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_state_2_N_2273, 
                B1=>uart_inst_tx_bit_cnt_5, C1=>uart_inst_tx_state_1, 
                D1=>uart_inst_n1512, DI1=>uart_inst_tx_bit_cnt_7_N_2365_5, 
                DI0=>uart_inst_tx_bit_cnt_7_N_2365_4, A0=>uart_inst_n1513, 
                B0=>uart_inst_tx_bit_cnt_4, C0=>uart_inst_tx_state_1, 
                D0=>uart_inst_tx_state_2_N_2273, M0=>'X', CE=>sys_rst_N, 
                CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_bit_cnt_7_N_2365_5, 
                Q1=>uart_inst_tx_bit_cnt_5, OFX0=>open, 
                F0=>uart_inst_tx_bit_cnt_7_N_2365_4, 
                Q0=>uart_inst_tx_bit_cnt_4);
    uart_inst_SLICE_1109I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_state_2_N_2273, 
                B1=>uart_inst_tx_bit_cnt_7, C1=>uart_inst_tx_state_1, 
                D1=>uart_inst_n1510, DI1=>uart_inst_tx_bit_cnt_7_N_2365_7, 
                DI0=>uart_inst_tx_bit_cnt_7_N_2365_6, 
                A0=>uart_inst_tx_state_2_N_2273, B0=>uart_inst_tx_state_1, 
                C0=>uart_inst_n1511, D0=>uart_inst_tx_bit_cnt_6, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_bit_cnt_7_N_2365_7, 
                Q1=>uart_inst_tx_bit_cnt_7, OFX0=>open, 
                F0=>uart_inst_tx_bit_cnt_7_N_2365_6, 
                Q0=>uart_inst_tx_bit_cnt_6);
    uart_inst_SLICE_1110I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"EAC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_state_1, 
                B1=>uart_inst_tx_state_2_N_2273, C1=>uart_inst_tx_byte_cnt_1, 
                D1=>uart_inst_n38_adj_4367, 
                DI1=>uart_inst_tx_byte_cnt_7_N_2357_1, 
                DI0=>uart_inst_tx_byte_cnt_7_N_2357_0, 
                A0=>uart_inst_tx_state_2_N_2273, B0=>uart_inst_n41_adj_4378, 
                C0=>uart_inst_tx_state_1, D0=>uart_inst_tx_byte_cnt_0, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_byte_cnt_7_N_2357_1, 
                Q1=>uart_inst_tx_byte_cnt_1, OFX0=>open, 
                F0=>uart_inst_tx_byte_cnt_7_N_2357_0, 
                Q0=>uart_inst_tx_byte_cnt_0);
    uart_inst_SLICE_1111I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ECA0", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_state_2_N_2273, 
                B1=>uart_inst_tx_byte_cnt_3, C1=>uart_inst_tx_state_1, 
                D1=>uart_inst_n32_adj_4365, 
                DI1=>uart_inst_tx_byte_cnt_7_N_2357_3, 
                DI0=>uart_inst_tx_byte_cnt_7_N_2357_2, 
                A0=>uart_inst_n35_adj_4366, B0=>uart_inst_tx_state_2_N_2273, 
                C0=>uart_inst_tx_state_1, D0=>uart_inst_tx_byte_cnt_2, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_byte_cnt_7_N_2357_3, 
                Q1=>uart_inst_tx_byte_cnt_3, OFX0=>open, 
                F0=>uart_inst_tx_byte_cnt_7_N_2357_2, 
                Q0=>uart_inst_tx_byte_cnt_2);
    uart_inst_SLICE_1112I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F888", 
                   LUT1_INITVAL=>X"F888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_state_2_N_2273, 
                B1=>uart_inst_tx_byte_cnt_5, C1=>uart_inst_n26_adj_4363, 
                D1=>uart_inst_tx_state_1, 
                DI1=>uart_inst_tx_byte_cnt_7_N_2357_5, 
                DI0=>uart_inst_tx_byte_cnt_7_N_2357_4, 
                A0=>uart_inst_n29_adj_4364, B0=>uart_inst_tx_state_1, 
                C0=>uart_inst_tx_state_2_N_2273, D0=>uart_inst_tx_byte_cnt_4, 
                M0=>'X', CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_byte_cnt_7_N_2357_5, 
                Q1=>uart_inst_tx_byte_cnt_5, OFX0=>open, 
                F0=>uart_inst_tx_byte_cnt_7_N_2357_4, 
                Q0=>uart_inst_tx_byte_cnt_4);
    uart_inst_SLICE_1113I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EAC0", 
                   LUT1_INITVAL=>X"ECA0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n20_adj_4361, 
                B1=>uart_inst_tx_byte_cnt_7, C1=>uart_inst_tx_state_1, 
                D1=>uart_inst_tx_state_2_N_2273, 
                DI1=>uart_inst_tx_byte_cnt_7_N_2357_7, 
                DI0=>uart_inst_tx_byte_cnt_7_N_2357_6, 
                A0=>uart_inst_tx_state_2_N_2273, B0=>uart_inst_n23_adj_4362, 
                C0=>uart_inst_tx_state_1, D0=>uart_inst_tx_byte_cnt_6, M0=>'X', 
                CE=>sys_rst_N, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_byte_cnt_7_N_2357_7, 
                Q1=>uart_inst_tx_byte_cnt_7, OFX0=>open, 
                F0=>uart_inst_tx_byte_cnt_7_N_2357_6, 
                Q0=>uart_inst_tx_byte_cnt_6);
    uart_inst_SLICE_1114I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_0, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_1, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_0);
    uart_inst_SLICE_1115I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_2, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_3, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_2);
    uart_inst_SLICE_1116I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_4, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_5, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_4);
    uart_inst_SLICE_1117I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_6, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_7, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_6);
    uart_inst_SLICE_1118I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_9, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_8, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_9, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_8);
    uart_inst_SLICE_1119I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_11, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_10, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_11, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_10);
    uart_inst_SLICE_1120I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_13, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_12, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_13, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_12);
    uart_inst_SLICE_1121I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_15, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_14, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_15, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_14);
    uart_inst_SLICE_1122I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_17, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_16, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_17, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_16);
    uart_inst_SLICE_1123I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_19, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_18, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_19, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_18);
    uart_inst_SLICE_1124I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_21, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_20, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_21, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_20);
    uart_inst_SLICE_1125I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_23, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_22, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_23, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_22);
    uart_inst_SLICE_1126I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_25, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_24, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_25, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_24);
    uart_inst_SLICE_1127I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_27, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_26, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_27, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_26);
    uart_inst_SLICE_1128I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_29, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_28, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_29, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_28);
    uart_inst_SLICE_1129I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_31, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_30, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_31, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_30);
    uart_inst_SLICE_1130I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_33, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_32, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_33, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_32);
    uart_inst_SLICE_1131I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_35, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_34, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_35, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_34);
    uart_inst_SLICE_1132I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_37, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_36, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_37, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_36);
    uart_inst_SLICE_1133I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_39, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_38, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_39, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_38);
    uart_inst_SLICE_1134I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_41, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_40, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_41, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_40);
    uart_inst_SLICE_1135I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_43, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_42, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_43, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_42);
    uart_inst_SLICE_1136I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_45, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_44, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_45, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_44);
    uart_inst_SLICE_1137I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_47, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_46, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_47, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_46);
    uart_inst_SLICE_1138I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_49, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_48, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_49, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_48);
    uart_inst_SLICE_1139I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_51, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_50, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_51, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_50);
    uart_inst_SLICE_1140I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_53, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_52, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_53, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_52);
    uart_inst_SLICE_1141I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_55, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_54, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_55, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_54);
    uart_inst_SLICE_1142I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_57, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_56, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_57, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_56);
    uart_inst_SLICE_1143I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_59, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_58, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_59, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_58);
    uart_inst_SLICE_1144I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_61, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_60, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_61, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_60);
    uart_inst_SLICE_1145I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uart_inst_data_63, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uart_inst_data_62, 
                CE=>uart_inst_clk2_enable_377, CLK=>clk2, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uart_inst_tx_data_63, OFX0=>open, F0=>open, 
                Q0=>uart_inst_tx_data_62);
    uart_inst_SLICE_1146I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"00C0", 
                   LUT1_INITVAL=>X"0088", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n53_adj_4382, 
                B1=>uart_inst_n21364, C1=>'X', D1=>uart_inst_tx_state_0, 
                DI1=>uart_inst_n21708, DI0=>uart_inst_n21706, A0=>'X', 
                B0=>uart_inst_n21364, C0=>uart_inst_n54_adj_4383, 
                D0=>uart_inst_tx_state_0, M0=>'X', 
                CE=>uart_inst_clk2_enable_277, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n21708, Q1=>uart_inst_tx_freq_cnt_2, 
                OFX0=>open, F0=>uart_inst_n21706, Q0=>uart_inst_tx_freq_cnt_1);
    uart_inst_SLICE_1147I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"00C0", 
                   LUT1_INITVAL=>X"0088", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n51_adj_4380, 
                B1=>uart_inst_n21364, C1=>'X', D1=>uart_inst_tx_state_0, 
                DI1=>uart_inst_n21702, DI0=>uart_inst_n21709, A0=>'X', 
                B0=>uart_inst_n21364, C0=>uart_inst_n52_adj_4381, 
                D0=>uart_inst_tx_state_0, M0=>'X', 
                CE=>uart_inst_clk2_enable_277, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n21702, Q1=>uart_inst_tx_freq_cnt_4, 
                OFX0=>open, F0=>uart_inst_n21709, Q0=>uart_inst_tx_freq_cnt_3);
    uart_inst_SLICE_1148I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"00A0", 
                   LUT1_INITVAL=>X"0088", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21364, 
                B1=>uart_inst_n49_adj_4377, C1=>'X', D1=>uart_inst_tx_state_0, 
                DI1=>uart_inst_n21707, DI0=>uart_inst_n21710, 
                A0=>uart_inst_n21364, B0=>'X', C0=>uart_inst_n50_adj_4379, 
                D0=>uart_inst_tx_state_0, M0=>'X', 
                CE=>uart_inst_clk2_enable_277, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n21707, Q1=>uart_inst_tx_freq_cnt_6, 
                OFX0=>open, F0=>uart_inst_n21710, Q0=>uart_inst_tx_freq_cnt_5);
    uart_inst_SLICE_1149I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0C00", 
                   LUT1_INITVAL=>X"0808", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n47_adj_4375, 
                B1=>uart_inst_n21364, C1=>uart_inst_tx_state_0, D1=>'X', 
                DI1=>uart_inst_n21701, DI0=>uart_inst_n21704, A0=>'X', 
                B0=>uart_inst_n21364, C0=>uart_inst_tx_state_0, 
                D0=>uart_inst_n48_adj_4376, M0=>'X', 
                CE=>uart_inst_clk2_enable_277, CLK=>clk2, LSR=>n25204, 
                OFX1=>open, F1=>uart_inst_n21701, Q1=>uart_inst_tx_freq_cnt_8, 
                OFX0=>open, F0=>uart_inst_n21704, Q0=>uart_inst_tx_freq_cnt_7);
    uart_inst_SLICE_1150I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0C00", 
                   LUT1_INITVAL=>X"F1F3", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n14, 
                B1=>uart_inst_tx_freq_cnt_9, C1=>uart_inst_n22668, 
                D1=>uart_inst_n22664, DI1=>'X', DI0=>uart_inst_n21705, A0=>'X', 
                B0=>uart_inst_n21364, C0=>uart_inst_tx_state_0, 
                D0=>uart_inst_n46_adj_4374, M0=>'X', 
                CE=>uart_inst_clk2_enable_277, CLK=>clk2, LSR=>n25202, 
                OFX1=>open, F1=>uart_inst_n21364, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n21705, Q0=>uart_inst_tx_freq_cnt_9);
    uart_inst_SLICE_1151I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"0A0A", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_n24702, 
                A0=>uart_inst_tx_state_2_N_2273, B0=>'X', C0=>uart_inst_empty, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>clk2, LSR=>n25204, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n24702, 
                Q0=>uart_inst_tx_state_0);
    uart_inst_SLICE_1152I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FF10", 
                   LUT1_INITVAL=>X"FFEF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21127, 
                B1=>uart_inst_tx_byte_cnt_3, C1=>uart_inst_tx_state_1, 
                D1=>uart_inst_n21343, DI1=>'X', DI0=>uart_inst_n11299, 
                A0=>uart_inst_n21343, B0=>uart_inst_tx_byte_cnt_3, 
                C0=>uart_inst_tx_state_1, D0=>uart_inst_tx_state_0, M0=>'X', 
                CE=>'X', CLK=>clk2, LSR=>n25206, OFX1=>open, 
                F1=>uart_inst_n22668, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11299, Q0=>uart_inst_tx_state_1);
    uart_inst_SLICE_1153I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"EAC0", LUT1_INITVAL=>X"0313", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21424, 
                B1=>uart_inst_tx_state_2_N_2273, C1=>uart_inst_tx_state_1, 
                D1=>uart_inst_n24662, DI1=>'X', DI0=>uart_inst_n11297, 
                A0=>uart_inst_n24662, B0=>uart_inst_tx_state_2_N_2273, 
                C0=>uart_inst_empty, D0=>uart_inst_tx_state_1, M0=>'X', 
                CE=>'X', CLK=>clk2, LSR=>n25205, OFX1=>open, 
                F1=>uart_inst_clk2_enable_277, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11297, Q0=>uart_inst_tx_state_2_N_2273);
    uart_inst_u1_SLICE_1154I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uart_inst_u1_ifcount_3, CE=>uart_inst_u1_fcnt_en, 
                CLK=>clk2, LSR=>sys_rst, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>uart_inst_u1_fcount_3);
    uart_inst_SLICE_1155I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   LUT1_INITVAL=>X"0507", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_u_state_3_N_2154, 
                B1=>u_req_0, C1=>uart_inst_u_state_0, D1=>uart_inst_rx_req, 
                DI1=>'X', DI0=>uart_inst_n4445, A0=>uart_inst_u_state_3_N_2154, 
                B0=>u_req_0, C0=>u_req_1, D0=>uart_inst_rx_req, M0=>'X', 
                CE=>'X', CLK=>clk2, LSR=>n25206, OFX1=>open, 
                F1=>uart_inst_clk2_enable_435, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n4445, Q0=>uart_inst_u_state_0);
    uart_inst_SLICE_1157I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"AAAE", LUT1_INITVAL=>X"0C0C", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_u_state_3_N_2154, C1=>uart_inst_rx_req, D1=>'X', 
                DI1=>'X', DI0=>uart_inst_n10726, A0=>uart_inst_u_state_1, 
                B0=>uart_inst_n24706, C0=>u_req_1, D0=>u_req_0, M0=>'X', 
                CE=>'X', CLK=>clk2, LSR=>n25206, OFX1=>open, 
                F1=>uart_inst_n24706, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n10726, Q0=>uart_inst_u_state_3_N_2154);
    uart_inst_SLICE_1158I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"F444", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uart_inst_wr_N_2751, 
                A0=>uart_inst_full, B0=>uart_inst_u_state_0, 
                C0=>uart_inst_u_state_3_N_2154, D0=>uart_inst_wr, M0=>'X', 
                CE=>'X', CLK=>clk2, LSR=>n25205, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uart_inst_wr_N_2751, 
                Q0=>uart_inst_wr);
    uart_inst_SLICE_1159I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"FEBA", LUT1_INITVAL=>X"AAA8", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_N_2743, 
                B1=>uart_inst_tx_bit_cnt_1, C1=>uart_inst_tx_bit_cnt_2, 
                D1=>uart_inst_tx_bit_cnt_0, DI1=>'X', DI0=>uart_inst_tx_N_2729, 
                A0=>uart_inst_n21127, B0=>uart_inst_tx_bit_cnt_3, 
                C0=>uart_inst_n8379, D0=>uart_inst_n8368, M0=>'X', 
                CE=>uart_inst_clk2_enable_335, CLK=>clk2, LSR=>n25202, 
                OFX1=>open, F1=>uart_inst_n8379, Q1=>open, OFX0=>open, 
                F0=>uart_inst_tx_N_2729, Q0=>uart_tx1_c);
    XPADC_inst_SLICE_1160I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n32, 
                A0=>XPADC_inst_sck_cnt_5, B0=>'X', C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_recv_reg_16, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n32, Q0=>xdout_0_N);
    XPADC_inst_SLICE_1161I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n22, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_recv_reg_26, 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n22, Q0=>xdout_10_N);
    XPADC_inst_SLICE_1162I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n21, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_recv_reg_27, 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n21, Q0=>xdout_11_N);
    XPADC_inst_SLICE_1163I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n20, 
                A0=>XPADC_inst_sck_cnt_5, B0=>'X', C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_recv_reg_28, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n20, Q0=>xdout_12_N);
    XPADC_inst_SLICE_1164I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n19, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_recv_reg_29, 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n19, Q0=>xdout_13_N);
    XPADC_inst_SLICE_1165I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n18, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_recv_reg_30, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n18, Q0=>xdout_14_N);
    XPADC_inst_SLICE_1166I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n17, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_recv_reg_31, 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n17, Q0=>xdout_15_N);
    XPADC_inst_SLICE_1167I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n31_adj_4541, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_recv_reg_17, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n31_adj_4541, Q0=>xdout_1_N);
    XPADC_inst_SLICE_1168I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8800", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n30_adj_4540, 
                A0=>XPADC_inst_recv_reg_18, B0=>XPADC_inst_sck_cnt_5, C0=>'X', 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n30_adj_4540, Q0=>xdout_2_N);
    XPADC_inst_SLICE_1169I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8080", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n29, 
                A0=>XPADC_inst_recv_reg_19, B0=>XPADC_inst_sck_cnt_5, 
                C0=>XPADC_inst_sck_cnt_4, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>XPADC_inst_n29, Q0=>xdout_3_N);
    XPADC_inst_SLICE_1170I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n28, 
                A0=>XPADC_inst_sck_cnt_5, B0=>'X', C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_recv_reg_20, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n28, Q0=>xdout_4_N);
    XPADC_inst_SLICE_1171I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n27, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_recv_reg_21, 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n27, Q0=>xdout_5_N);
    XPADC_inst_SLICE_1172I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"A000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n26, 
                A0=>XPADC_inst_sck_cnt_5, B0=>'X', C0=>XPADC_inst_sck_cnt_4, 
                D0=>XPADC_inst_recv_reg_22, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n26, Q0=>xdout_6_N);
    XPADC_inst_SLICE_1173I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n25, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_recv_reg_23, 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n25, Q0=>xdout_7_N);
    XPADC_inst_SLICE_1174I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"C000", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n24_adj_4539, A0=>'X', 
                B0=>XPADC_inst_sck_cnt_5, C0=>XPADC_inst_recv_reg_24, 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n24_adj_4539, Q0=>xdout_8_N);
    XPADC_inst_SLICE_1175I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8800", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>XPADC_inst_n23, 
                A0=>XPADC_inst_recv_reg_25, B0=>XPADC_inst_sck_cnt_5, C0=>'X', 
                D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', CLK=>TEMP_CLK_c, 
                LSR=>XPADC_inst_n24737, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XPADC_inst_n23, Q0=>xdout_9_N);
    XPADC_inst_SLICE_1176I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"CC00", 
                   LUT1_INITVAL=>X"EEEE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sck_cnt_2, 
                B1=>XPADC_inst_sck_cnt_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>XPADC_inst_n24736, A0=>'X', B0=>XPADC_inst_sck_cnt_5, 
                C0=>'X', D0=>XPADC_inst_sck_cnt_4, M0=>'X', CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>XPADC_inst_n24737, OFX1=>open, 
                F1=>XPADC_inst_n6, Q1=>open, OFX0=>open, F0=>XPADC_inst_n24736, 
                Q0=>xdvalid_N);
    top_reveal_coretop_instance_core0_trig_u_mux_6810_i3_SLICE_1177I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"3210", LUT1_INITVAL=>X"A280")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24691, 
                B1=>top_reveal_coretop_instance_core0_n24724, 
                C1=>top_reveal_coretop_instance_core0_trig_u_rd_dout_tcnt_15_N_3674_2
                , D1=>top_reveal_coretop_instance_core0_even_parity, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_8, 
                B0=>top_reveal_coretop_instance_core0_addr_4, 
                C0=>top_reveal_coretop_instance_core0_trig_u_op_code_2, 
                D0=>top_reveal_coretop_instance_core0_op_code_2, 
                M0=>top_reveal_coretop_instance_core0_n3, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_rd_dout_trig_2, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_tu_0_i19880_SLICE_1178I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EF0C", LUT1_INITVAL=>X"1004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_mask_reg_0_0_adj_4455
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d1_0, 
                C1=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d2_0, 
                D1=>top_reveal_coretop_instance_core0_op_code_0_adj_4471, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_mask_reg_0_0_adj_4455
                , 
                B0=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d1_0, 
                C0=>top_reveal_coretop_instance_core0_compare_reg_0_0_adj_4473, 
                D0=>top_reveal_coretop_instance_core0_op_code_0_adj_4471, 
                M0=>top_reveal_coretop_instance_core0_trig_u_op_code_2, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_tu_0_n24470, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_tu_0_i63_SLICE_1179I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"12ED", LUT1_INITVAL=>X"F510")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d1_0, 
                B1=>top_reveal_coretop_instance_core0_trig_u_mask_reg_0_0_adj_4455
                , 
                C1=>top_reveal_coretop_instance_core0_compare_reg_0_0_adj_4473, 
                D1=>top_reveal_coretop_instance_core0_op_code_0_adj_4471, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_tu_0_input_a_d1_0, 
                B0=>top_reveal_coretop_instance_core0_trig_u_mask_reg_0_0_adj_4455
                , 
                C0=>top_reveal_coretop_instance_core0_compare_reg_0_0_adj_4473, 
                D0=>top_reveal_coretop_instance_core0_op_code_0_adj_4471, 
                M0=>top_reveal_coretop_instance_core0_trig_u_op_code_2, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_tu_0_n25, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_i19937_SLICE_1180I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AFA0", LUT1_INITVAL=>X"CACA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_1, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_event_cnt_cntg_reg_1
                , C1=>top_reveal_coretop_instance_core0_trig_u_n24738, D1=>'X', 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_event_cnt_cntg_reg_1
                , B0=>'X', C0=>top_reveal_coretop_instance_core0_trig_u_n24738, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_next_then_reg_1_adj_4442
                , M0=>top_reveal_coretop_instance_core0_addr_8, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_n24761, F0=>open, 
                Q0=>open);

      top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_det_I_0_SLICE_1181I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EAC0", LUT1_INITVAL=>X"CF45")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_reg2_0, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_out_1, 
                C1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg2_1, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_out_0, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_reg2_0, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_out_1, 
                C0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg2_1, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_out_0, 
                M0=>top_reveal_coretop_instance_core0_reg0_0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_det, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_i19927_SLICE_1182I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"5000", LUT1_INITVAL=>X"3210")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_2, 
                B1=>top_reveal_coretop_instance_core0_addr_0, 
                C1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_7, 
                D1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_7, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_2, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_7, 
                M0=>top_reveal_coretop_instance_core0_addr_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_tm_u_n24746, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_i19899_SLICE_1183I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"2320", LUT1_INITVAL=>X"FA0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_2, 
                B1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_2, 
                C1=>top_reveal_coretop_instance_core0_addr_0, 
                D1=>top_reveal_coretop_instance_core0_addr_2, DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_2, 
                B0=>top_reveal_coretop_instance_core0_addr_2, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_tm_u_full_reg, 
                M0=>top_reveal_coretop_instance_core0_addr_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_tm_u_n24542, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_i19868_SLICE_1184I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8088", LUT1_INITVAL=>X"5D08")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n19, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n51, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                D1=>top_reveal_coretop_instance_core0_num_post_trig_frm_0, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24718, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n51, 
                C0=>top_reveal_coretop_instance_core0_tm_u_start_d, 
                D0=>top_reveal_coretop_instance_core0_start, 
                M0=>top_reveal_coretop_instance_core0_tm_u_capture, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_tm_u_n24455, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_i19925_SLICE_1185I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"4400", LUT1_INITVAL=>X"00B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_8, 
                B1=>top_reveal_coretop_instance_core0_addr_2, 
                C1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_8, 
                D1=>top_reveal_coretop_instance_core0_addr_0, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_2, 
                B0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_8, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_addr_0, 
                M0=>top_reveal_coretop_instance_core0_addr_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_n24743, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_mux_5077_Mux_6_i7_SLICE_1186I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"0AC0", LUT1_INITVAL=>X"C8C8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_6, 
                B1=>top_reveal_coretop_instance_core0_addr_1, 
                C1=>top_reveal_coretop_instance_core0_addr_0, D1=>'X', 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_6, 
                B0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_6, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_addr_1, 
                M0=>top_reveal_coretop_instance_core0_addr_2, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_tm_u_n8658, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_mux_5077_Mux_3_i7_SLICE_1187I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"6420", LUT1_INITVAL=>X"AAA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_3, 
                D1=>top_reveal_coretop_instance_core0_addr_0, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_addr_0, 
                C0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_3, 
                D0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_3, 
                M0=>top_reveal_coretop_instance_core0_addr_2, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_tm_u_n8661, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_i18950_SLICE_1188I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"7250", LUT1_INITVAL=>X"4A40")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, 
                B1=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_1, 
                C1=>top_reveal_coretop_instance_core0_addr_0, 
                D1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_1, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_addr_0, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n1, 
                D0=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_1, 
                M0=>top_reveal_coretop_instance_core0_addr_2, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_tm_u_n23114, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_i19933_SLICE_1189I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"4040", LUT1_INITVAL=>X"0A0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_4, 
                B1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_4, 
                C1=>top_reveal_coretop_instance_core0_addr_0, 
                D1=>top_reveal_coretop_instance_core0_addr_2, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_2, 
                B0=>top_reveal_coretop_instance_core0_addr_0, 
                C0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_4, 
                D0=>'X', M0=>top_reveal_coretop_instance_core0_addr_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_n24755, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_i19929_SLICE_1190I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"0088", LUT1_INITVAL=>X"3120")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_2, 
                B1=>top_reveal_coretop_instance_core0_addr_0, 
                C1=>top_reveal_coretop_instance_core0_tm_u_last_addr_written_5, 
                D1=>top_reveal_coretop_instance_core0_tm_u_num_post_trig_frm_5, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_5, 
                B0=>top_reveal_coretop_instance_core0_addr_0, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_addr_2, 
                M0=>top_reveal_coretop_instance_core0_addr_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_n24749, F0=>open, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_i18953_SLICE_1191I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FA50", 
                   LUT1_INITVAL=>X"DD88")
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_n23186, 
                FXA=>top_reveal_coretop_instance_core0_jtag_int_u_rd_dout_trig_15_N_3361_0
                , FXB=>top_reveal_coretop_instance_core0_jtag_int_u_n19258, 
                A1=>top_reveal_coretop_instance_core0_addr_4, 
                B1=>top_reveal_coretop_instance_core0_compare_reg_0_0, C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_op_code_0, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_4, 
                B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_op_code_0_adj_4471, 
                D0=>top_reveal_coretop_instance_core0_compare_reg_0_0_adj_4473, 
                M0=>top_reveal_coretop_instance_core0_addr_8, CE=>'X', 
                CLK=>'X', LSR=>'X', 
                OFX1=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3260
                , F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_rd_dout_trig_15_N_3361_0
                , F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_i19888_SLICE_1192I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"F3C0")
      port map (M1=>top_reveal_coretop_instance_core0_addr_1, 
                FXA=>top_reveal_coretop_instance_core0_jtag_int_u_n24486, 
                FXB=>top_reveal_coretop_instance_core0_jtag_int_u_n24484, 
                A1=>'X', B1=>top_reveal_coretop_instance_core0_addr_0, 
                C1=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_0, 
                D1=>top_reveal_coretop_instance_core0_tm_u_mem_full_cntr_0, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_addr_0, 
                C0=>top_reveal_coretop_instance_core0_num_pre_trig_frm_0, 
                D0=>top_reveal_coretop_instance_core0_start, 
                M0=>top_reveal_coretop_instance_core0_addr_2, CE=>'X', 
                CLK=>'X', LSR=>'X', 
                OFX1=>top_reveal_coretop_instance_core0_n24487, F1=>open, 
                Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_n24486, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_i19886_SLICE_1193I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_addr_2, C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_trig_det_cntr_0, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_addr_2, 
                C0=>top_reveal_coretop_instance_core0_num_post_trig_frm_0, 
                D0=>top_reveal_coretop_instance_core0_last_addr_written_0, 
                M0=>top_reveal_coretop_instance_core0_addr_0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_n24484, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_mux_4959_i1_SLICE_1194I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"EEE2", 
                   LUT1_INITVAL=>X"FA0A")
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_n23209, 
                FXA=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3258
                , 
                FXB=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3257
                , 
                A1=>top_reveal_coretop_instance_core0_rd_dout_trig_15_N_3377_0, 
                B1=>'X', C1=>addr_15, 
                D1=>top_reveal_coretop_instance_core0_trace_dout_0, DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0, 
                B0=>top_reveal_coretop_instance_core0_n24678, 
                C0=>top_reveal_coretop_instance_core0_trig_u_n8, 
                D0=>top_reveal_coretop_instance_core0_n21898, 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_n23207, 
                CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>top_reveal_coretop_instance_core0_jtag_int_u_n23119, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3258
                , F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_i21_SLICE_1195I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F088", LUT1_INITVAL=>X"F780")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B1=>top_reveal_coretop_instance_core0_r_w, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_1, 
                D1=>top_reveal_coretop_instance_core0_wr_din_1, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_n24761, 
                B0=>top_reveal_coretop_instance_core0_n24678, 
                C0=>top_reveal_coretop_instance_core0_rd_dout_tcnt_1, 
                D0=>top_reveal_coretop_instance_core0_n24691, M0=>n23742, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_n7_adj_4390, 
                F0=>open, Q0=>open);

      top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_I_87_SLICE_1196I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FE10", LUT1_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_N_3220, 
                B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_0
                , D1=>addr_15, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_n24724, 
                B0=>top_reveal_coretop_instance_core0_addr_2, 
                C0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0_adj_4460
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_rd_dout_te_15_N_3489_0
                , M0=>top_reveal_coretop_instance_core0_jtag_int_u_n24631, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3257
                , F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_i15335_SLICE_1197I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"ACAA", 
                   LUT1_INITVAL=>X"B8F0")
      port map (M1=>top_reveal_coretop_instance_core0_jtag_int_u_n23203, 
                FXA=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_first_bit_N_3260
                , FXB=>top_reveal_coretop_instance_core0_jtag_int_u_n23119, 
                A1=>top_reveal_coretop_instance_core0_rd_dout_tm_0, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n19257, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_reg2_0, 
                B0=>top_reveal_coretop_instance_core0_reg1_0, 
                C0=>top_reveal_coretop_instance_core0_addr_1, 
                D0=>top_reveal_coretop_instance_core0_addr_0, 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_n23188, 
                CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>top_reveal_coretop_instance_core0_jtag_int_u_n21, 
                F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_jtag_int_u_n19258, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_i19935_SLICE_1198I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"2200", LUT1_INITVAL=>X"0B08")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_last_addr_written_9, 
                B1=>top_reveal_coretop_instance_core0_addr_2, 
                C1=>top_reveal_coretop_instance_core0_addr_0, 
                D1=>top_reveal_coretop_instance_core0_num_post_trig_frm_9, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_num_pre_trig_frm_9, 
                B0=>top_reveal_coretop_instance_core0_addr_2, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_addr_0, 
                M0=>top_reveal_coretop_instance_core0_addr_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>top_reveal_coretop_instance_core0_n24758, F0=>open, 
                Q0=>open);
    uart_inst_i19115_SLICE_1199I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_116, 
                D1=>uart_inst_regs_124, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_100, 
                D0=>uart_inst_regs_108, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23280, F0=>open, Q0=>open);
    uart_inst_i19116_SLICE_1200I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AACC", 
                   LUT1_INITVAL=>X"CCAA")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23281, 
                FXB=>uart_inst_n23282, A1=>uart_inst_regs_148, 
                B1=>uart_inst_regs_156, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_140, B0=>uart_inst_regs_132, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23287, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23281, F0=>open, Q0=>open);
    uart_inst_i19298_SLICE_1201I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC0C", 
                   LUT1_INITVAL=>X"AFA0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23463, 
                FXB=>uart_inst_n23464, A1=>uart_inst_regs_25, B1=>'X', 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_17, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_1, 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_9, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23471, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23463, F0=>open, Q0=>open);
    uart_inst_i19299_SLICE_1202I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"ACAC", 
                   LUT1_INITVAL=>X"CFC0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23471, 
                FXB=>uart_inst_n23472, A1=>'X', B1=>uart_inst_regs_57, 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_49, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_41, 
                B0=>uart_inst_regs_33, C0=>uart_inst_rx_msg_31_N_1839_3, 
                D0=>'X', M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>uart_inst_n23475, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23464, F0=>open, Q0=>open);
    uart_inst_i19300_SLICE_1203I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AACC", 
                   LUT1_INITVAL=>X"AAF0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23465, 
                FXB=>uart_inst_n23466, A1=>uart_inst_regs_89, B1=>'X', 
                C1=>uart_inst_regs_81, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_73, 
                B0=>uart_inst_regs_65, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23472, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23465, F0=>open, Q0=>open);
    uart_inst_i19364_SLICE_1204I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC0C", 
                   LUT1_INITVAL=>X"CFC0")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23529, 
                FXB=>uart_inst_n23530, A1=>'X', B1=>uart_inst_tx_data_18, 
                C1=>uart_inst_tx_bit_cnt_0, D1=>uart_inst_tx_data_19, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_tx_data_17, 
                C0=>uart_inst_tx_bit_cnt_0, D0=>uart_inst_tx_data_16, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23535, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23529, F0=>open, Q0=>open);
    uart_inst_i19365_SLICE_1205I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CACA", 
                   LUT1_INITVAL=>X"CFC0")
      port map (M1=>uart_inst_tx_N_2744_3, FXA=>uart_inst_n23535, 
                FXB=>uart_inst_n23536, A1=>'X', B1=>uart_inst_tx_data_22, 
                C1=>uart_inst_tx_bit_cnt_0, D1=>uart_inst_tx_data_23, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_tx_data_21, B0=>uart_inst_tx_data_20, 
                C0=>uart_inst_tx_bit_cnt_0, D0=>'X', M0=>uart_inst_tx_N_2744_1, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23538, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23530, F0=>open, Q0=>open);
    uart_inst_i19366_SLICE_1206I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AACC", 
                   LUT1_INITVAL=>X"F0AA")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23531, 
                FXB=>uart_inst_n23532, A1=>uart_inst_tx_data_27, B1=>'X', 
                C1=>uart_inst_tx_data_26, D1=>uart_inst_tx_bit_cnt_0, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_tx_data_24, B0=>uart_inst_tx_data_25, 
                C0=>'X', D0=>uart_inst_tx_bit_cnt_0, M0=>uart_inst_tx_N_2744_1, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23536, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23531, F0=>open, Q0=>open);
    uart_inst_i19367_SLICE_1207I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_data_30, 
                B1=>uart_inst_tx_data_31, C1=>'X', D1=>uart_inst_tx_bit_cnt_0, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_tx_data_28, 
                C0=>uart_inst_tx_data_29, D0=>uart_inst_tx_bit_cnt_0, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23532, 
                F0=>open, Q0=>open);
    uart_inst_i19114_SLICE_1208I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC30", 
                   LUT1_INITVAL=>X"E2E2")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23279, 
                FXB=>uart_inst_n23280, A1=>uart_inst_regs_84, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_92, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_68, 
                D0=>uart_inst_regs_76, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23286, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23279, F0=>open, Q0=>open);
    uart_inst_i19143_SLICE_1209I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AFA0", 
                   LUT1_INITVAL=>X"ACAC")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23308, 
                FXB=>uart_inst_n23309, A1=>uart_inst_regs_27, 
                B1=>uart_inst_regs_19, C1=>uart_inst_rx_msg_31_N_1839_3, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_regs_11, B0=>'X', 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23316, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23308, F0=>open, Q0=>open);
    uart_inst_i19144_SLICE_1210I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"FC0C")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23316, 
                FXB=>uart_inst_n23317, A1=>'X', B1=>uart_inst_regs_51, 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_59, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_43, 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_35, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23320, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23309, F0=>open, Q0=>open);
    uart_inst_i19145_SLICE_1211I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"CCF0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23310, 
                FXB=>uart_inst_n23311, A1=>'X', B1=>uart_inst_regs_91, 
                C1=>uart_inst_regs_83, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_75, 
                C0=>uart_inst_regs_67, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23317, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23310, F0=>open, Q0=>open);
    uart_inst_i19146_SLICE_1212I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_115, 
                B1=>uart_inst_regs_123, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_107, B0=>uart_inst_regs_99, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23311, 
                F0=>open, Q0=>open);
    uart_inst_i19147_SLICE_1213I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"D8D8", 
                   LUT1_INITVAL=>X"EE44")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23312, 
                FXB=>uart_inst_n23313, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>uart_inst_regs_147, C1=>'X', D1=>uart_inst_regs_155, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, 
                B0=>uart_inst_regs_139, C0=>uart_inst_regs_131, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23318, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23312, F0=>open, Q0=>open);
    uart_inst_i19148_SLICE_1214I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"D8D8", 
                   LUT1_INITVAL=>X"D8D8")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23318, 
                FXB=>uart_inst_n23319, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>uart_inst_regs_187, C1=>uart_inst_regs_179, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, 
                B0=>uart_inst_regs_171, C0=>uart_inst_regs_163, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23321, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23313, F0=>open, Q0=>open);
    uart_inst_i19117_SLICE_1215I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"F0AA")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23287, 
                FXB=>uart_inst_n23288, A1=>uart_inst_regs_180, B1=>'X', 
                C1=>uart_inst_regs_188, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_172, 
                C0=>uart_inst_regs_164, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23290, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23282, F0=>open, Q0=>open);
    uart_inst_i19149_SLICE_1216I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC30", 
                   LUT1_INITVAL=>X"BB88")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23314, 
                FXB=>uart_inst_n23315, A1=>uart_inst_regs_219, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>'X', 
                D1=>uart_inst_regs_211, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_195, 
                D0=>uart_inst_regs_203, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23319, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23314, F0=>open, Q0=>open);
    uart_inst_i19150_SLICE_1217I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_251, 
                D1=>uart_inst_regs_243, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_235, B0=>uart_inst_rx_msg_31_N_1839_3, 
                C0=>uart_inst_regs_227, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23315, 
                F0=>open, Q0=>open);
    uart_inst_i19174_SLICE_1218I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FA0A", 
                   LUT1_INITVAL=>X"AFA0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23339, 
                FXB=>uart_inst_n23340, A1=>uart_inst_regs_26, B1=>'X', 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_18, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_2, B0=>'X', 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_10, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23347, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23339, F0=>open, Q0=>open);
    uart_inst_i19175_SLICE_1219I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"ACAC", 
                   LUT1_INITVAL=>X"CFC0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23347, 
                FXB=>uart_inst_n23348, A1=>'X', B1=>uart_inst_regs_58, 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_50, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_42, 
                B0=>uart_inst_regs_34, C0=>uart_inst_rx_msg_31_N_1839_3, 
                D0=>'X', M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>uart_inst_n23351, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23340, F0=>open, Q0=>open);
    uart_inst_i19176_SLICE_1220I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"CCAA")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23341, 
                FXB=>uart_inst_n23342, A1=>uart_inst_regs_82, 
                B1=>uart_inst_regs_90, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_regs_74, C0=>uart_inst_regs_66, 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23348, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23341, F0=>open, Q0=>open);
    uart_inst_i19301_SLICE_1221I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0AA", LUT1_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_113, 
                B1=>uart_inst_regs_121, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_97, B0=>'X', C0=>uart_inst_regs_105, 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23466, 
                F0=>open, Q0=>open);
    uart_inst_i19118_SLICE_1222I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F0CC", 
                   LUT1_INITVAL=>X"F0AA")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23283, 
                FXB=>uart_inst_n23284, A1=>uart_inst_regs_212, B1=>'X', 
                C1=>uart_inst_regs_220, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_196, 
                C0=>uart_inst_regs_204, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23288, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23283, F0=>open, Q0=>open);
    uart_inst_i19119_SLICE_1223I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0AA", LUT1_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>'X', C1=>uart_inst_regs_244, D1=>uart_inst_regs_252, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_228, B0=>'X', 
                C0=>uart_inst_regs_236, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23284, 
                F0=>open, Q0=>open);
    uart_inst_i19302_SLICE_1224I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AFA0", 
                   LUT1_INITVAL=>X"FA0A")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23467, 
                FXB=>uart_inst_n23468, A1=>uart_inst_regs_145, B1=>'X', 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_153, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_137, B0=>'X', 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_129, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23473, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23467, F0=>open, Q0=>open);
    uart_inst_i19303_SLICE_1225I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"ACAC")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23473, 
                FXB=>uart_inst_n23474, A1=>uart_inst_regs_185, 
                B1=>uart_inst_regs_177, C1=>uart_inst_rx_msg_31_N_1839_3, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_169, 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_161, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23476, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23468, F0=>open, Q0=>open);
    uart_inst_i1364118_i1_SLICE_1226I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B8E2", LUT1_INITVAL=>X"DE84")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n9331, 
                B1=>uart_inst_n23538, C1=>uart_inst_n24650, 
                D1=>uart_inst_n23537, DI1=>'X', DI0=>'X', A0=>uart_inst_n23507, 
                B0=>uart_inst_n9331, C0=>uart_inst_n23506, 
                D0=>uart_inst_n24650, M0=>uart_inst_n21964, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_tx_N_2743, F0=>open, Q0=>open);
    uart_inst_i19304_SLICE_1227I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AACC", 
                   LUT1_INITVAL=>X"AACC")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23469, 
                FXB=>uart_inst_n23470, A1=>uart_inst_regs_217, 
                B1=>uart_inst_regs_209, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_201, B0=>uart_inst_regs_193, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23474, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23469, F0=>open, Q0=>open);
    uart_inst_i19305_SLICE_1228I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0AA", LUT1_INITVAL=>X"CCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uart_inst_regs_249, 
                C1=>uart_inst_regs_241, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_225, B0=>'X', 
                C0=>uart_inst_regs_233, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23470, 
                F0=>open, Q0=>open);
    uart_inst_i19329_SLICE_1229I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"E4E4")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23494, 
                FXB=>uart_inst_n23495, A1=>uart_inst_tx_bit_cnt_0, 
                B1=>uart_inst_tx_data_35, C1=>uart_inst_tx_data_34, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_bit_cnt_0, 
                B0=>uart_inst_tx_data_32, C0=>'X', D0=>uart_inst_tx_data_33, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23502, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23494, F0=>open, Q0=>open);
    uart_inst_i19330_SLICE_1230I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"E4E4", 
                   LUT1_INITVAL=>X"FA50")
      port map (M1=>uart_inst_tx_N_2744_3, FXA=>uart_inst_n23502, 
                FXB=>uart_inst_n23503, A1=>uart_inst_tx_bit_cnt_0, B1=>'X', 
                C1=>uart_inst_tx_data_39, D1=>uart_inst_tx_data_38, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_tx_bit_cnt_0, B0=>uart_inst_tx_data_37, 
                C0=>uart_inst_tx_data_36, D0=>'X', M0=>uart_inst_tx_N_2744_1, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23506, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23495, F0=>open, Q0=>open);
    uart_inst_i19331_SLICE_1231I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"E2E2", 
                   LUT1_INITVAL=>X"FC30")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23496, 
                FXB=>uart_inst_n23497, A1=>'X', B1=>uart_inst_tx_bit_cnt_0, 
                C1=>uart_inst_tx_data_43, D1=>uart_inst_tx_data_42, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_tx_data_41, B0=>uart_inst_tx_bit_cnt_0, 
                C0=>uart_inst_tx_data_40, D0=>'X', M0=>uart_inst_tx_N_2744_1, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23503, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23496, F0=>open, Q0=>open);
    uart_inst_mux_52_i25_SLICE_1232I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"AAF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_24, B1=>'X', 
                C1=>u0_msg_24, D1=>uart_inst_rx_req, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_msg_24, B0=>u1_msg_24, C0=>'X', D0=>u_req_1, 
                M0=>uart_inst_n23155, CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>uart_inst_n823, F0=>open, Q0=>open);
    uart_inst_mux_52_i26_SLICE_1233I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_25, B1=>'X', 
                C1=>uart_inst_rx_req, D1=>u0_msg_25, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_msg_25, B0=>u1_msg_25, C0=>'X', D0=>u_req_1, 
                M0=>uart_inst_n23155, CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>uart_inst_n822, F0=>open, Q0=>open);
    uart_inst_mux_52_i27_SLICE_1234I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_req, 
                B1=>u0_msg_26, C1=>'X', D1=>uart_inst_rx_msg_26, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>u1_msg_26, C0=>u_req_1, 
                D0=>uart_inst_msg_26, M0=>uart_inst_n23155, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n821, 
                F0=>open, Q0=>open);
    uart_inst_mux_52_i28_SLICE_1235I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>u0_msg_27, B1=>'X', 
                C1=>uart_inst_rx_req, D1=>uart_inst_rx_msg_27, DI1=>'X', 
                DI0=>'X', A0=>u1_msg_27, B0=>uart_inst_msg_27, C0=>'X', 
                D0=>u_req_1, M0=>uart_inst_n23155, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n820, F0=>open, 
                Q0=>open);
    uart_inst_mux_52_i29_SLICE_1236I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AAF0", LUT1_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_28, 
                B1=>u0_msg_28, C1=>uart_inst_rx_req, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>u1_msg_28, B0=>'X', C0=>uart_inst_msg_28, 
                D0=>u_req_1, M0=>uart_inst_n23155, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n819, F0=>open, 
                Q0=>open);
    uart_inst_i19177_SLICE_1237I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0AA", LUT1_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_114, B1=>'X', 
                C1=>uart_inst_regs_122, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_98, B0=>'X', 
                C0=>uart_inst_regs_106, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23342, 
                F0=>open, Q0=>open);
    uart_inst_mux_52_i30_SLICE_1238I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0CC", LUT1_INITVAL=>X"CFC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uart_inst_rx_msg_29, 
                C1=>uart_inst_rx_req, D1=>u0_msg_29, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uart_inst_msg_29, C0=>u1_msg_29, D0=>u_req_1, 
                M0=>uart_inst_n23155, CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>uart_inst_n818, F0=>open, Q0=>open);
    uart_inst_mux_52_i31_SLICE_1239I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AFA0", LUT1_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>u0_msg_30, 
                C1=>uart_inst_rx_msg_30, D1=>uart_inst_rx_req, DI1=>'X', 
                DI0=>'X', A0=>u1_msg_30, B0=>'X', C0=>u_req_1, 
                D0=>uart_inst_msg_30, M0=>uart_inst_n23155, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n817, 
                F0=>open, Q0=>open);
    uart_inst_i19178_SLICE_1240I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FA50", 
                   LUT1_INITVAL=>X"E4E4")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23343, 
                FXB=>uart_inst_n23344, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>uart_inst_regs_146, C1=>uart_inst_regs_154, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, B0=>'X', 
                C0=>uart_inst_regs_130, D0=>uart_inst_regs_138, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23349, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23343, F0=>open, Q0=>open);
    uart_inst_mux_52_i32_SLICE_1241I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_req, B1=>'X', 
                C1=>u0_msg_31, D1=>uart_inst_rx_msg_31, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_msg_31, B0=>u1_msg_31, C0=>'X', D0=>u_req_1, 
                M0=>uart_inst_n23155, CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>uart_inst_n816, F0=>open, Q0=>open);
    uart_inst_i19332_SLICE_1242I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_data_47, 
                B1=>uart_inst_tx_bit_cnt_0, C1=>'X', D1=>uart_inst_tx_data_46, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_tx_bit_cnt_0, 
                C0=>uart_inst_tx_data_45, D0=>uart_inst_tx_data_44, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23497, 
                F0=>open, Q0=>open);
    uart_inst_i19333_SLICE_1243I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"D8D8", 
                   LUT1_INITVAL=>X"EE44")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23498, 
                FXB=>uart_inst_n23499, A1=>uart_inst_tx_bit_cnt_0, 
                B1=>uart_inst_tx_data_51, C1=>'X', D1=>uart_inst_tx_data_50, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_bit_cnt_0, 
                B0=>uart_inst_tx_data_48, C0=>uart_inst_tx_data_49, D0=>'X', 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23504, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23498, F0=>open, Q0=>open);
    uart_inst_i19179_SLICE_1244I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FA50", 
                   LUT1_INITVAL=>X"FA50")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23349, 
                FXB=>uart_inst_n23350, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>'X', C1=>uart_inst_regs_178, D1=>uart_inst_regs_186, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, B0=>'X', 
                C0=>uart_inst_regs_162, D0=>uart_inst_regs_170, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23352, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23344, F0=>open, Q0=>open);
    uart_inst_i19180_SLICE_1245I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"E2E2", 
                   LUT1_INITVAL=>X"FC30")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23345, 
                FXB=>uart_inst_n23346, A1=>'X', 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_210, 
                D1=>uart_inst_regs_218, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_194, B0=>uart_inst_rx_msg_31_N_1839_3, 
                C0=>uart_inst_regs_202, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23350, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23345, F0=>open, Q0=>open);
    uart_inst_i19181_SLICE_1246I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_242, 
                D1=>uart_inst_regs_250, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_234, 
                D0=>uart_inst_regs_226, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23346, F0=>open, Q0=>open);
    uart_inst_i19334_SLICE_1247I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"EE44")
      port map (M1=>uart_inst_tx_N_2744_3, FXA=>uart_inst_n23504, 
                FXB=>uart_inst_n23505, A1=>uart_inst_tx_bit_cnt_0, 
                B1=>uart_inst_tx_data_55, C1=>'X', D1=>uart_inst_tx_data_54, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_bit_cnt_0, 
                B0=>uart_inst_tx_data_52, C0=>'X', D0=>uart_inst_tx_data_53, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23507, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23499, F0=>open, Q0=>open);
    uart_inst_i19335_SLICE_1248I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"EE22", 
                   LUT1_INITVAL=>X"E2E2")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23500, 
                FXB=>uart_inst_n23501, A1=>uart_inst_tx_data_59, 
                B1=>uart_inst_tx_bit_cnt_0, C1=>uart_inst_tx_data_58, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_data_57, 
                B0=>uart_inst_tx_bit_cnt_0, C0=>'X', D0=>uart_inst_tx_data_56, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23505, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23500, F0=>open, Q0=>open);
    uart_inst_i19336_SLICE_1249I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_data_63, 
                B1=>uart_inst_tx_bit_cnt_0, C1=>'X', D1=>uart_inst_tx_data_62, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_data_61, 
                B0=>uart_inst_tx_bit_cnt_0, C0=>'X', D0=>uart_inst_tx_data_60, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23501, 
                F0=>open, Q0=>open);
    uart_inst_i19205_SLICE_1250I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"AAF0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23370, 
                FXB=>uart_inst_n23371, A1=>uart_inst_regs_24, B1=>'X', 
                C1=>uart_inst_regs_16, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_8, 
                C0=>uart_inst_regs_0, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23378, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23370, F0=>open, Q0=>open);
    uart_inst_i19236_SLICE_1251I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"EE22", 
                   LUT1_INITVAL=>X"E2E2")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23401, 
                FXB=>uart_inst_n23402, A1=>uart_inst_regs_23, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_31, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_regs_7, 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>'X', 
                D0=>uart_inst_regs_15, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23409, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23401, F0=>open, Q0=>open);
    uart_inst_i19237_SLICE_1252I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"EE22", 
                   LUT1_INITVAL=>X"BB88")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23409, 
                FXB=>uart_inst_n23410, A1=>uart_inst_regs_63, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>'X', 
                D1=>uart_inst_regs_55, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_39, B0=>uart_inst_rx_msg_31_N_1839_3, 
                C0=>'X', D0=>uart_inst_regs_47, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23413, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23402, F0=>open, Q0=>open);
    uart_inst_i19238_SLICE_1253I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"EE22")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23403, 
                FXB=>uart_inst_n23404, A1=>uart_inst_regs_87, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>'X', 
                D1=>uart_inst_regs_95, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_79, 
                D0=>uart_inst_regs_71, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23410, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23403, F0=>open, Q0=>open);
    uart_inst_i19360_SLICE_1254I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC0C", 
                   LUT1_INITVAL=>X"FC0C")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23525, 
                FXB=>uart_inst_n23526, A1=>'X', B1=>uart_inst_tx_data_3, 
                C1=>uart_inst_tx_bit_cnt_0, D1=>uart_inst_tx_data_2, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_tx_data_1, 
                C0=>uart_inst_tx_bit_cnt_0, D0=>uart_inst_tx_data_0, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23533, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23525, F0=>open, Q0=>open);
    uart_inst_i19239_SLICE_1255I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_127, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_119, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_103, 
                D0=>uart_inst_regs_111, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23404, F0=>open, Q0=>open);
    uart_inst_i19240_SLICE_1256I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"D8D8", 
                   LUT1_INITVAL=>X"D8D8")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23405, 
                FXB=>uart_inst_n23406, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>uart_inst_regs_159, C1=>uart_inst_regs_151, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, 
                B0=>uart_inst_regs_143, C0=>uart_inst_regs_135, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23411, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23405, F0=>open, Q0=>open);
    uart_inst_i19241_SLICE_1257I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"E4E4", 
                   LUT1_INITVAL=>X"FA50")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23411, 
                FXB=>uart_inst_n23412, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>'X', C1=>uart_inst_regs_183, D1=>uart_inst_regs_191, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, 
                B0=>uart_inst_regs_167, C0=>uart_inst_regs_175, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23414, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23406, F0=>open, Q0=>open);
    uart_inst_i19242_SLICE_1258I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"E2E2")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23407, 
                FXB=>uart_inst_n23408, A1=>uart_inst_regs_215, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_223, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_207, 
                D0=>uart_inst_regs_199, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23412, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23407, F0=>open, Q0=>open);
    uart_inst_i19243_SLICE_1259I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"E2E2", LUT1_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_255, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>'X', 
                D1=>uart_inst_regs_247, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_231, B0=>uart_inst_rx_msg_31_N_1839_3, 
                C0=>uart_inst_regs_239, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23408, 
                F0=>open, Q0=>open);
    uart_inst_i19267_SLICE_1260I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC30", 
                   LUT1_INITVAL=>X"B8B8")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23432, 
                FXB=>uart_inst_n23433, A1=>uart_inst_regs_30, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_22, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_6, 
                D0=>uart_inst_regs_14, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23440, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23432, F0=>open, Q0=>open);
    uart_inst_i19268_SLICE_1261I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"BB88", 
                   LUT1_INITVAL=>X"B8B8")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23440, 
                FXB=>uart_inst_n23441, A1=>uart_inst_regs_62, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_54, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_regs_46, 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>'X', 
                D0=>uart_inst_regs_38, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23444, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23433, F0=>open, Q0=>open);
    uart_inst_i19269_SLICE_1262I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"B8B8", 
                   LUT1_INITVAL=>X"F3C0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23434, 
                FXB=>uart_inst_n23435, A1=>'X', 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_94, 
                D1=>uart_inst_regs_86, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_78, B0=>uart_inst_rx_msg_31_N_1839_3, 
                C0=>uart_inst_regs_70, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23441, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23434, F0=>open, Q0=>open);
    uart_inst_i19270_SLICE_1263I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_126, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_118, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_102, 
                D0=>uart_inst_regs_110, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23435, F0=>open, Q0=>open);
    uart_inst_i19271_SLICE_1264I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AFA0", 
                   LUT1_INITVAL=>X"FC0C")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23436, 
                FXB=>uart_inst_n23437, A1=>'X', B1=>uart_inst_regs_150, 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_158, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_142, B0=>'X', 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_134, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23442, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23436, F0=>open, Q0=>open);
    uart_inst_i19272_SLICE_1265I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"ACAC", 
                   LUT1_INITVAL=>X"CACA")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23442, 
                FXB=>uart_inst_n23443, A1=>uart_inst_regs_182, 
                B1=>uart_inst_regs_190, C1=>uart_inst_rx_msg_31_N_1839_3, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_regs_174, 
                B0=>uart_inst_regs_166, C0=>uart_inst_rx_msg_31_N_1839_3, 
                D0=>'X', M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>uart_inst_n23445, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23437, F0=>open, Q0=>open);
    uart_inst_i19273_SLICE_1266I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F0AA", 
                   LUT1_INITVAL=>X"F0CC")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23438, 
                FXB=>uart_inst_n23439, A1=>'X', B1=>uart_inst_regs_214, 
                C1=>uart_inst_regs_222, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_198, B0=>'X', 
                C0=>uart_inst_regs_206, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23443, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23438, F0=>open, Q0=>open);
    uart_inst_i19274_SLICE_1267I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"CCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uart_inst_regs_254, 
                C1=>uart_inst_regs_246, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_238, 
                C0=>uart_inst_regs_230, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23439, 
                F0=>open, Q0=>open);
    uart_inst_i19112_SLICE_1268I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"B8B8", 
                   LUT1_INITVAL=>X"BB88")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23277, 
                FXB=>uart_inst_n23278, A1=>uart_inst_regs_28, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>'X', 
                D1=>uart_inst_regs_20, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_12, B0=>uart_inst_rx_msg_31_N_1839_3, 
                C0=>uart_inst_regs_4, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23285, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23277, F0=>open, Q0=>open);
    uart_inst_i19113_SLICE_1269I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC30", 
                   LUT1_INITVAL=>X"BB88")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23285, 
                FXB=>uart_inst_n23286, A1=>uart_inst_regs_60, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>'X', 
                D1=>uart_inst_regs_52, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_36, 
                D0=>uart_inst_regs_44, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23289, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23278, F0=>open, Q0=>open);
    uart_inst_i19361_SLICE_1270I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FA0A", 
                   LUT1_INITVAL=>X"CACA")
      port map (M1=>uart_inst_tx_N_2744_3, FXA=>uart_inst_n23533, 
                FXB=>uart_inst_n23534, A1=>uart_inst_tx_data_7, 
                B1=>uart_inst_tx_data_6, C1=>uart_inst_tx_bit_cnt_0, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_data_5, B0=>'X', 
                C0=>uart_inst_tx_bit_cnt_0, D0=>uart_inst_tx_data_4, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23537, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23526, F0=>open, Q0=>open);
    uart_inst_i19206_SLICE_1271I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F0AA", 
                   LUT1_INITVAL=>X"F0CC")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23378, 
                FXB=>uart_inst_n23379, A1=>'X', B1=>uart_inst_regs_48, 
                C1=>uart_inst_regs_56, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_32, B0=>'X', 
                C0=>uart_inst_regs_40, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23382, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23371, F0=>open, Q0=>open);
    uart_inst_i19081_SLICE_1272I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"E4E4", 
                   LUT1_INITVAL=>X"EE44")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23246, 
                FXB=>uart_inst_n23247, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>uart_inst_regs_21, C1=>'X', D1=>uart_inst_regs_29, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, 
                B0=>uart_inst_regs_5, C0=>uart_inst_regs_13, D0=>'X', 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23254, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23246, F0=>open, Q0=>open);
    uart_inst_i19082_SLICE_1273I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"E4E4")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23254, 
                FXB=>uart_inst_n23255, A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>uart_inst_regs_53, C1=>uart_inst_regs_61, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, 
                B0=>uart_inst_regs_45, C0=>'X', D0=>uart_inst_regs_37, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23258, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23247, F0=>open, Q0=>open);
    uart_inst_i19083_SLICE_1274I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"FC30", 
                   LUT1_INITVAL=>X"EE22")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23248, 
                FXB=>uart_inst_n23249, A1=>uart_inst_regs_85, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>'X', 
                D1=>uart_inst_regs_93, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_69, 
                D0=>uart_inst_regs_77, M0=>uart_inst_rx_msg_31_N_1839_4, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uart_inst_n23255, F1=>open, 
                Q1=>open, OFX0=>uart_inst_n23248, F0=>open, Q0=>open);
    uart_inst_i19084_SLICE_1275I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"E2E2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_117, 
                B1=>uart_inst_rx_msg_31_N_1839_3, C1=>uart_inst_regs_125, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_regs_109, 
                B0=>uart_inst_rx_msg_31_N_1839_3, C0=>uart_inst_regs_101, 
                D0=>'X', M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23249, F0=>open, Q0=>open);
    uart_inst_i19085_SLICE_1276I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AAF0", 
                   LUT1_INITVAL=>X"CCAA")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23250, 
                FXB=>uart_inst_n23251, A1=>uart_inst_regs_149, 
                B1=>uart_inst_regs_157, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_regs_141, B0=>'X', C0=>uart_inst_regs_133, 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23256, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23250, F0=>open, Q0=>open);
    uart_inst_i19086_SLICE_1277I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F0CC", 
                   LUT1_INITVAL=>X"AACC")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23256, 
                FXB=>uart_inst_n23257, A1=>uart_inst_regs_189, 
                B1=>uart_inst_regs_181, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_regs_165, C0=>uart_inst_regs_173, 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23259, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23251, F0=>open, Q0=>open);
    uart_inst_i19087_SLICE_1278I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"AACC", 
                   LUT1_INITVAL=>X"CCF0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23252, 
                FXB=>uart_inst_n23253, A1=>'X', B1=>uart_inst_regs_221, 
                C1=>uart_inst_regs_213, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_205, 
                B0=>uart_inst_regs_197, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23257, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23252, F0=>open, Q0=>open);
    uart_inst_i19088_SLICE_1279I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AAF0", LUT1_INITVAL=>X"AAF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_253, B1=>'X', 
                C1=>uart_inst_regs_245, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_237, B0=>'X', 
                C0=>uart_inst_regs_229, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23253, 
                F0=>open, Q0=>open);
    uart_inst_i19362_SLICE_1280I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F0CC", 
                   LUT1_INITVAL=>X"F0CC")
      port map (M1=>uart_inst_tx_N_2744_2, FXA=>uart_inst_n23527, 
                FXB=>uart_inst_n23528, A1=>'X', B1=>uart_inst_tx_data_11, 
                C1=>uart_inst_tx_data_10, D1=>uart_inst_tx_bit_cnt_0, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_tx_data_9, 
                C0=>uart_inst_tx_data_8, D0=>uart_inst_tx_bit_cnt_0, 
                M0=>uart_inst_tx_N_2744_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23534, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23527, F0=>open, Q0=>open);
    uart_inst_i19207_SLICE_1281I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F0AA", 
                   LUT1_INITVAL=>X"AAF0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23372, 
                FXB=>uart_inst_n23373, A1=>uart_inst_regs_88, B1=>'X', 
                C1=>uart_inst_regs_80, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_64, B0=>'X', 
                C0=>uart_inst_regs_72, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23379, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23372, F0=>open, Q0=>open);
    uart_inst_i19208_SLICE_1282I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0AA", LUT1_INITVAL=>X"AAF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_regs_120, B1=>'X', 
                C1=>uart_inst_regs_112, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_96, B0=>'X', 
                C0=>uart_inst_regs_104, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23373, 
                F0=>open, Q0=>open);
    uart_inst_i19209_SLICE_1283I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"CFC0")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23374, 
                FXB=>uart_inst_n23375, A1=>'X', B1=>uart_inst_regs_152, 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_144, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_136, 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_128, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23380, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23374, F0=>open, Q0=>open);
    uart_inst_i19210_SLICE_1284I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"FC0C")
      port map (M1=>uart_inst_rx_msg_31_N_1839_6, FXA=>uart_inst_n23380, 
                FXB=>uart_inst_n23381, A1=>'X', B1=>uart_inst_regs_176, 
                C1=>uart_inst_rx_msg_31_N_1839_3, D1=>uart_inst_regs_184, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_regs_168, 
                C0=>uart_inst_rx_msg_31_N_1839_3, D0=>uart_inst_regs_160, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23383, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23375, F0=>open, Q0=>open);
    uart_inst_i19211_SLICE_1285I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"F0CC", 
                   LUT1_INITVAL=>X"AACC")
      port map (M1=>uart_inst_rx_msg_31_N_1839_5, FXA=>uart_inst_n23376, 
                FXB=>uart_inst_n23377, A1=>uart_inst_regs_216, 
                B1=>uart_inst_regs_208, C1=>'X', 
                D1=>uart_inst_rx_msg_31_N_1839_3, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_regs_192, C0=>uart_inst_regs_200, 
                D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uart_inst_n23381, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23376, F0=>open, Q0=>open);
    uart_inst_i19212_SLICE_1286I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AAF0", LUT1_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uart_inst_regs_240, 
                C1=>uart_inst_regs_248, D1=>uart_inst_rx_msg_31_N_1839_3, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_regs_232, B0=>'X', 
                C0=>uart_inst_regs_224, D0=>uart_inst_rx_msg_31_N_1839_3, 
                M0=>uart_inst_rx_msg_31_N_1839_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uart_inst_n23377, 
                F0=>open, Q0=>open);
    uart_inst_i19363_SLICE_1287I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_data_15, B1=>'X', 
                C1=>uart_inst_tx_data_14, D1=>uart_inst_tx_bit_cnt_0, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_tx_data_12, B0=>uart_inst_tx_data_13, 
                C0=>'X', D0=>uart_inst_tx_bit_cnt_0, M0=>uart_inst_tx_N_2744_1, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uart_inst_n23528, F0=>open, Q0=>open);
    mg5ahub_SLICE_1288I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"0413", 
                   LUT1_INITVAL=>X"0080")
      port map (M1=>mg5ahub_rom_rd_addr_5, FXA=>mg5ahub_jtaghub_rom_0_0_0_f5a, 
                FXB=>mg5ahub_jtaghub_rom_0_0_1_f5b, A1=>mg5ahub_rom_rd_addr_3, 
                B1=>mg5ahub_rom_rd_addr_2, C1=>mg5ahub_rom_rd_addr_0, 
                D1=>mg5ahub_rom_rd_addr_1, DI1=>'X', DI0=>'X', 
                A0=>mg5ahub_rom_rd_addr_3, B0=>mg5ahub_rom_rd_addr_2, 
                C0=>mg5ahub_rom_rd_addr_0, D0=>mg5ahub_rom_rd_addr_1, 
                M0=>mg5ahub_rom_rd_addr_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>mg5ahub_jtaghub_rom_0_0_f5a, F1=>open, Q1=>open, 
                OFX0=>mg5ahub_jtaghub_rom_0_0_0_f5a, F0=>open, Q0=>open);
    mg5ahub_SLICE_1289I: SLOGICB
      generic map (M1MUX=>"SIG", LUT0_INITVAL=>X"0000")
      port map (M1=>mg5ahub_rom_rd_addr_6, FXA=>mg5ahub_jtaghub_rom_0_0_f5a, 
                FXB=>mg5ahub_jtaghub_rom_0_1_f5b, A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>mg5ahub_jtaghub_rom_0_f5a, F1=>open, Q1=>open, 
                OFX0=>mg5ahub_jtaghub_rom_0_0_1_f5b, F0=>open, Q0=>open);
    mg5ahub_SLICE_1290I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>mg5ahub_jtaghub_rom_0_1_0_f5a, FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>mg5ahub_jtaghub_rom_0_1_f5b, F1=>open, 
                Q1=>open, OFX0=>mg5ahub_jtaghub_rom_0_1_0_f5a, F0=>open, 
                Q0=>open);
    mg5ahub_SLICE_1292I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>mg5ahub_jtaghub_rom_1_0_0_f5a, FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>mg5ahub_jtaghub_rom_1_0_f5a, F1=>open, 
                Q1=>open, OFX0=>mg5ahub_jtaghub_rom_1_0_0_f5a, F0=>open, 
                Q0=>open);
    SLICE_1293I: SLOGICB
      port map (M1=>'X', FXA=>mg5ahub_jtaghub_rom_1_0_f5a, FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>mg5ahub_jtaghub_rom_1_f5b, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>open);
    SLICE_1295I: SLOGICB
      generic map (M1MUX=>"SIG")
      port map (M1=>mg5ahub_rom_rd_addr_7, FXA=>mg5ahub_jtaghub_rom_0_f5a, 
                FXB=>mg5ahub_jtaghub_rom_1_f5b, A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>mg5ahub_rom_dout, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1296I: SLOGICB
      generic map (LUT0_INITVAL=>X"00C4", LUT1_INITVAL=>X"FEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24739, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                C1=>jtaghub16_jce2, D1=>jtaghub16_jshift, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n503, 
                C0=>jtaghub16_jshift, D0=>top_reveal_coretop_instance_n24683, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n503, 
                Q1=>open, OFX0=>open, F0=>top_reveal_coretop_instance_n12758, 
                Q0=>open);
    mg5ahub_SLICE_1297I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCCD", 
                   LUT1_INITVAL=>X"553F", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>mg5ahub_rom_dout, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n21, 
                C1=>jtaghub16_ip_enable0, D1=>mg5ahub_id_enable, DI1=>'X', 
                DI0=>'X', A0=>mg5ahub_id_enable, 
                B0=>mg5ahub_genblk0_genblk5_jtage_u_RNO_6, 
                C0=>mg5ahub_ip_enable_1, D0=>jtaghub16_ip_enable0, 
                M0=>mg5ahub_er1_shift_reg_4, CE=>jtaghub16_jupdate, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>mg5ahub_genblk0_genblk5_jtage_u_RNO_6, Q1=>open, 
                OFX0=>open, F0=>mg5ahub_genblk0_genblk5_jtage_u_RNO_2, 
                Q0=>jtaghub16_ip_enable0);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1298I: SLOGICB
      generic map (LUT0_INITVAL=>X"CDCC", LUT1_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n19, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n24718, 
                C1=>top_reveal_coretop_instance_core0_tm_u_capture, D1=>'X', 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_n19, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24645, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24729, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24645, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n7441, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1299I: SLOGICB
      generic map (LUT0_INITVAL=>X"C8FF", LUT1_INITVAL=>X"FFEF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B1=>top_reveal_coretop_instance_core0_addr_9, 
                C1=>top_reveal_coretop_instance_core0_addr_8, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24694, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n22156, 
                C0=>top_reveal_coretop_instance_core0_n24655, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n22156, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n21442, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1300I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFC", 
                   LUT1_INITVAL=>X"CD00", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34, 
                C1=>top_reveal_coretop_instance_core0_n21805, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24692, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>parity_err_lat, 
                C0=>parity_err, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34, 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_35, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_reg0_read_N_3730, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                Q0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1301I: SLOGICB
      generic map (LUT0_INITVAL=>X"8AAA", LUT1_INITVAL=>X"FFF7")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                C1=>top_reveal_coretop_instance_core0_n24690, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n22598, 
                DI1=>'X', DI0=>'X', A0=>n19, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                C0=>n25182, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>n19, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23190, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1302I: SLOGICB
      generic map (LUT0_INITVAL=>X"CF8A", LUT1_INITVAL=>X"AE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n73, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                C1=>jshift_d1, D1=>jtaghub16_ip_enable0, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24698, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_59
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n73, Q0=>open);
    uart_inst_SLICE_1303I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0E4", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_bit_cnt_4, 
                B1=>uart_inst_n17430, C1=>uart_inst_tx_bit_cnt_6, 
                D1=>uart_inst_n6, DI1=>'X', DI0=>'X', A0=>uart_inst_n24662, 
                B0=>uart_inst_n23, C0=>uart_inst_tx_bit_cnt_6, 
                D0=>uart_inst_n21424, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uart_inst_n21424, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n1511, Q0=>open);
    YPADC_inst_SLICE_1304I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"004C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_reg_cfg_cnt_0, 
                B1=>YPADC_inst_clk_ref_N_870_enable_46, 
                C1=>YPADC_inst_reg_cfg_cnt_1, D1=>YPADC_inst_n24740, DI1=>'X', 
                DI0=>'X', A0=>YPADC_inst_reg_cfg_cnt_2, B0=>'X', C0=>'X', 
                D0=>YPADC_inst_reg_cfg_cnt_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>YPADC_inst_clk_ref_N_870_enable_74, 
                Q1=>open, OFX0=>open, F0=>YPADC_inst_n24740, Q0=>open);
    YPADC_inst_SLICE_1305I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE", LUT1_INITVAL=>X"FFEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sckcfg_cnt_1, 
                B1=>YPADC_inst_sckcfg_cnt_0, C1=>'X', D1=>YPADC_inst_n12873, 
                DI1=>'X', DI0=>'X', A0=>YPADC_inst_sckcfg_cnt_4, 
                B0=>YPADC_inst_sckcfg_cnt_3, C0=>YPADC_inst_sckcfg_cnt_2, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>YPADC_inst_n24671, Q1=>open, OFX0=>open, 
                F0=>YPADC_inst_n12873, Q0=>open);
    YPADC_inst_SLICE_1306I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C44", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>TEMP_CLK_c, 
                D1=>YPADC_inst_sys_rstn_d3, DI1=>'X', DI0=>'X', 
                A0=>YPADC_inst_conv_cfg2, B0=>n21292, C0=>YPADC_inst_conv_reg2, 
                D0=>YPADC_inst_reg_cfg_done, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>n21292, Q1=>open, OFX0=>open, 
                F0=>YPADC_SCK_c, Q0=>open);
    YPADC_inst_SLICE_1307I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>YPADC_inst_sck_cnt_1, B1=>'X', 
                C1=>YPADC_inst_sck_cnt_2, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>YPADC_inst_sck_cnt_3, B0=>YPADC_inst_n6, 
                C0=>YPADC_inst_sck_cnt_4, D0=>YPADC_inst_sck_cnt_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>YPADC_inst_n6, 
                Q1=>open, OFX0=>open, F0=>YPADC_inst_n23_adj_4558, Q0=>open);
    SLICE_1308I: SLOGICB
      generic map (LUT0_INITVAL=>X"3030", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n21298, 
                B1=>uart_inst_rx_msg_31_N_1850, C1=>uart_inst_rx_msg_31_N_1851, 
                D1=>n22772, DI1=>'X', DI0=>'X', A0=>'X', B0=>sys_rst_N, 
                C0=>rx_msg_31_N_1852, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_437, Q1=>open, 
                OFX0=>open, F0=>n22772, Q0=>open);
    SLICE_1309I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0E0", LUT1_INITVAL=>X"FFAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XY_X_POS_15, B1=>'X', C1=>'X', 
                D1=>XY_X_POS_9, DI1=>'X', DI0=>'X', A0=>n13_adj_4596, 
                B0=>n14_adj_4595, C0=>XY_STATUS_N_400, D0=>n18_adj_4594, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>n14_adj_4595, Q1=>open, OFX0=>open, F0=>XY_STATUS_c, 
                Q0=>open);
    SLICE_1310I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FCFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>XY_Y_POS_15, 
                C1=>XY_Y_POS_9, D1=>'X', DI1=>'X', DI0=>'X', A0=>XY_Y_POS_12, 
                B0=>n14_adj_4590, C0=>n18, D0=>XY_Y_POS_7, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>n14_adj_4590, Q1=>open, 
                OFX0=>open, F0=>XY_STATUS_N_400, Q0=>open);
    SLICE_1311I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>XY_X_POS_14, C1=>'X', 
                D1=>XY_X_POS_13, DI1=>'X', DI0=>'X', A0=>XY_X_POS_8, 
                B0=>n12_adj_4597, C0=>n11_adj_4598, D0=>XY_X_POS_11, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>n12_adj_4597, 
                Q1=>open, OFX0=>open, F0=>n18_adj_4594, Q0=>open);
    SLICE_1312I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>XY_Y_POS_14, C1=>'X', 
                D1=>XY_Y_POS_13, DI1=>'X', DI0=>'X', A0=>XY_Y_POS_8, 
                B0=>n12_adj_4591, C0=>n11_adj_4592, D0=>XY_Y_POS_11, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>n12_adj_4591, 
                Q1=>open, OFX0=>open, F0=>n18, Q0=>open);
    SLICE_1313I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAAA", LUT1_INITVAL=>X"FFC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XY_Y_POS_1, B1=>XY_Y_POS_2, 
                C1=>XY_Y_POS_0, D1=>n4, DI1=>'X', DI0=>'X', A0=>XY_Y_POS_10, 
                B0=>n21889, C0=>XY_Y_POS_6, D0=>XY_Y_POS_5, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>n21889, Q1=>open, 
                OFX0=>open, F0=>n11_adj_4592, Q0=>open);
    SLICE_1314I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAAA", LUT1_INITVAL=>X"FFC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XY_X_POS_1, B1=>XY_X_POS_2, 
                C1=>XY_X_POS_0, D1=>n4_adj_4593, DI1=>'X', DI0=>'X', 
                A0=>XY_X_POS_10, B0=>n21914, C0=>XY_X_POS_6, D0=>XY_X_POS_5, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>n21914, 
                Q1=>open, OFX0=>open, F0=>n11_adj_4598, Q0=>open);
    SLICE_1315I: SLOGICB
      generic map (LUT0_INITVAL=>X"22F0", LUT1_INITVAL=>X"FAAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n25182, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                DI1=>'X', DI0=>'X', A0=>tt_crc_11, B0=>n11534, C0=>tm_crc_11, 
                D0=>n19, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>n11534, Q1=>open, OFX0=>open, F0=>n3_adj_4572, Q0=>open);
    SLICE_1316I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"2800", 
                   LUT1_INITVAL=>X"FFFE", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sck_cnt_1, 
                B1=>XPADC_inst_n6, C1=>XPADC_inst_sck_cnt_0, 
                D1=>XPADC_inst_sck_cnt_4, DI1=>'X', DI0=>'X', 
                A0=>XPADC_inst_reg_cfg_done, B0=>XPADC_inst_n14973, 
                C0=>XPADC_inst_sck_cnt_5, D0=>sys_rstn_d2, 
                M0=>YPADC_inst_sys_rstn_d1, CE=>'X', CLK=>TEMP_CLK_c, LSR=>'X', 
                OFX1=>open, F1=>XPADC_inst_n14973, Q1=>open, OFX0=>open, 
                F0=>XPADC_inst_TEMP_CLK_c_enable_39, Q0=>sys_rstn_d2);
    XPADC_inst_SLICE_1317I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE", LUT1_INITVAL=>X"FFFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_1, 
                B1=>'X', C1=>XPADC_inst_sckcfg_cnt_0, D1=>XPADC_inst_n12871, 
                DI1=>'X', DI0=>'X', A0=>XPADC_inst_sckcfg_cnt_4, 
                B0=>XPADC_inst_sckcfg_cnt_3, C0=>XPADC_inst_sckcfg_cnt_2, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>XPADC_inst_n24673, Q1=>open, OFX0=>open, 
                F0=>XPADC_inst_n12871, Q0=>open);
    XPADC_inst_SLICE_1318I: SLOGICB
      generic map (LUT0_INITVAL=>X"040C", LUT1_INITVAL=>X"8888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XPADC_inst_sckcfg_cnt_5, 
                B1=>XPADC_inst_sckcfg_cnt_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>XPADC_inst_reg_cfg_cnt_0, 
                B0=>XPADC_inst_clk_ref_N_870_enable_50, C0=>XPADC_inst_n24715, 
                D0=>XPADC_inst_reg_cfg_cnt_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_clk_ref_N_870_enable_50, 
                Q1=>open, OFX0=>open, F0=>XPADC_inst_clk_ref_N_870_enable_70, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_1319I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFB", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>reveal_ist_27_N, D1=>reveal_ist_25_N, DI1=>'X', DI0=>'X', 
                A0=>reveal_ist_17_N, B0=>XIADC_Filter_Inst_n23072, 
                C0=>XIADC_Filter_Inst_n25_adj_4534, D0=>reveal_ist_15_N, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>XIADC_Filter_Inst_n23072, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_n28_adj_4531, Q0=>open);
    XIADC_Filter_Inst_SLICE_1320I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>XIADC_Filter_Inst_diff3_8, 
                B1=>XIADC_Filter_Inst_diff3_12, C1=>XIADC_Filter_Inst_diff3_3, 
                D1=>XIADC_Filter_Inst_diff3_11, DI1=>'X', DI0=>'X', 
                A0=>XIADC_Filter_Inst_diff3_13, B0=>XIADC_Filter_Inst_n23024, 
                C0=>XIADC_Filter_Inst_diff3_14, D0=>XIADC_Filter_Inst_diff3_5, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>XIADC_Filter_Inst_n23024, Q1=>open, OFX0=>open, 
                F0=>XIADC_Filter_Inst_n23026, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1321I: SLOGICB
      generic map (LUT0_INITVAL=>X"7430", LUT1_INITVAL=>X"CAAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_rd_dout_trig_1, 
                B1=>top_reveal_coretop_instance_core0_rd_dout_tm_1, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_4, B0=>n25182, 
                C0=>top_reveal_coretop_instance_core0_tt_crc_1, 
                D0=>top_reveal_coretop_instance_core0_n13, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_rd_dout_trig_1, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1322I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE", LUT1_INITVAL=>X"0004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24696, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24633, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24694, 
                D1=>top_reveal_coretop_instance_core0_n24721, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_5, 
                B0=>top_reveal_coretop_instance_core0_addr_4, C0=>'X', D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_op_code_2_N_3420, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n24721, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1323I: SLOGICB
      generic map (LUT0_INITVAL=>X"0044", LUT1_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24633, 
                B1=>top_reveal_coretop_instance_core0_addr_9, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_11, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n7, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_5, 
                B0=>top_reveal_coretop_instance_core0_wen_tu_1, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_addr_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_wen_tu_1, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_op_code_2_N_3420, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_SLICE_1324I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"4040", 
                   LUT1_INITVAL=>X"FC30", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_trig_u_n24738, 
                C1=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0_adj_4461
                , 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_event_cnt_cntg_reg_0
                , DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_2, 
                B0=>top_reveal_coretop_instance_core0_addr_1, 
                C0=>top_reveal_coretop_instance_core0_addr_0, D0=>'X', 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_next_then_reg_wen, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_rd_dout_te_15_N_3489_0
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_n24738, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0_adj_4461
                );
    top_reveal_coretop_instance_core0_trig_u_SLICE_1325I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"C080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jshift_d1, 
                B1=>top_reveal_coretop_instance_core0_trig_u_tt_prog_active, 
                C1=>top_reveal_coretop_instance_core0_trig_u_n31, 
                D1=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22868, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22870, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22852, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22858, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_jtck_N_2810_enable_96
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_n31, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1326I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_7, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_12, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22860, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_9, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_11, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22866, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n22860, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22870, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1327I: SLOGICB
      generic map (LUT0_INITVAL=>X"0400", LUT1_INITVAL=>X"0100")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n21697, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                C1=>top_reveal_coretop_instance_core0_n24691, 
                D1=>top_reveal_coretop_instance_core0_n24656, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                B0=>top_reveal_coretop_instance_core0_clk_N_keep_enable_5, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_n23052, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24689, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_5, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_clk_N_keep_enable_124
                , Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1328I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n21283, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n21442, 
                D1=>top_reveal_coretop_instance_core0_n24656, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_addr_4, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_addr_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_cnt_contig_reg_wen, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n21283, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1329I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFBA", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2
                , B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1
                , D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_0
                , B0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24711, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22986, 
                D0=>top_reveal_coretop_instance_core0_clear, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n24711, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_17
                , Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1330I: SLOGICB
      generic map (LUT0_INITVAL=>X"0010", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                B1=>top_reveal_coretop_instance_core0_n21166, 
                C1=>top_reveal_coretop_instance_core0_n24656, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n21442, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_2, 
                B0=>top_reveal_coretop_instance_core0_addr_4, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22756, 
                D0=>top_reveal_coretop_instance_core0_addr_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n21166, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1331I: SLOGICB
      generic map (LUT0_INITVAL=>X"11F0", LUT1_INITVAL=>X"FFF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_addr_0, 
                D1=>top_reveal_coretop_instance_core0_addr_1, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_n24724, 
                B0=>top_reveal_coretop_instance_core0_addr_2, 
                C0=>top_reveal_coretop_instance_core0_n24749, 
                D0=>top_reveal_coretop_instance_core0_addr_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24724, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n10662, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1332I: SLOGICB
      generic map (LUT0_INITVAL=>X"5702", LUT1_INITVAL=>X"5140")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_9, 
                B1=>top_reveal_coretop_instance_core0_addr_8, 
                C1=>top_reveal_coretop_instance_core0_pre_trig_cap_reg_0, 
                D1=>top_reveal_coretop_instance_core0_n17, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_3, 
                B0=>top_reveal_coretop_instance_core0_n24724, 
                C0=>top_reveal_coretop_instance_core0_addr_2, 
                D0=>top_reveal_coretop_instance_core0_n24487, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n20, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n17, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1333I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_prog_active, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24728, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24731, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22886, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22896, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22898, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22880, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_jtck_N_2810_enable_356
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n31, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1334I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_7, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_12, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_14, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22888, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22894, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n22888, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22898, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_SLICE_1335I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FF3F", 
                   LUT1_INITVAL=>X"0080", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                B1=>top_reveal_coretop_instance_core0_trig_u_tt_prog_en, 
                C1=>top_reveal_coretop_instance_core0_tt_prog_en_0, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24675, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_1
                , 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_addr_cntr_0
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0
                , M0=>jshift_d1, CE=>'X', CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_n24632, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24675, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_jshift_d2);
    top_reveal_coretop_instance_core0_SLICE_1336I: SLOGICB
      generic map (LUT0_INITVAL=>X"00C0", LUT1_INITVAL=>X"0020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                C1=>top_reveal_coretop_instance_core0_n24656, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_n24629, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_addr_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24629, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_clk_N_keep_enable_126
                , Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1337I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C0C", LUT1_INITVAL=>X"0010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24696, 
                B1=>top_reveal_coretop_instance_core0_addr_3, 
                C1=>top_reveal_coretop_instance_core0_n24625, 
                D1=>top_reveal_coretop_instance_core0_n24695, DI1=>'X', 
                DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_n21254, 
                C0=>top_reveal_coretop_instance_core0_addr_2, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n21254, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_84, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1338I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE00", LUT1_INITVAL=>X"0F00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_tm_u_start_d, 
                D1=>top_reveal_coretop_instance_core0_start, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n9241, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n24634, 
                D0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24734, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_39, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1339I: SLOGICB
      generic map (LUT0_INITVAL=>X"BAAA", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n22716, 
                B1=>top_reveal_coretop_instance_core0_tm_u_n22718, 
                C1=>top_reveal_coretop_instance_core0_tm_u_n22722, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n22712, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n19, 
                C0=>top_reveal_coretop_instance_core0_tm_u_capture, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n19, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n24620, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1340I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"8A88", 
                   LUT1_INITVAL=>X"3C3C", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_start, 
                C1=>top_reveal_coretop_instance_core0_tm_u_start_d, D1=>'X', 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24679, 
                C0=>top_reveal_coretop_instance_core0_tm_u_n20, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_27, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24679, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_105, 
                Q0=>top_reveal_coretop_instance_core0_start);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1341I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA33", LUT1_INITVAL=>X"FEFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_force_trig, 
                B1=>top_reveal_coretop_instance_core0_trigger_reg, 
                C1=>top_reveal_coretop_instance_core0_tm_u_trig_stretch, 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_n19, 
                B0=>top_reveal_coretop_instance_core0_tm_u_n24718, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_tm_u_capture, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n24718, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n20, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1342I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"F0D0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, 
                B1=>top_reveal_coretop_instance_core0_addr_3, 
                C1=>top_reveal_coretop_instance_core0_n24657, 
                D1=>top_reveal_coretop_instance_core0_n24690, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_2, 
                D0=>top_reveal_coretop_instance_core0_addr_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n21697, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n24690, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1343I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFB", LUT1_INITVAL=>X"0004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24658, 
                B1=>top_reveal_coretop_instance_core0_n24636, 
                C1=>top_reveal_coretop_instance_core0_n24696, 
                D1=>top_reveal_coretop_instance_core0_n24655, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_0, 
                B0=>top_reveal_coretop_instance_core0_addr_1, 
                C0=>top_reveal_coretop_instance_core0_addr_3, 
                D0=>top_reveal_coretop_instance_core0_addr_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_57, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n24655, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1344I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                DI1=>'X', DI0=>'X', A0=>n24699, 
                B0=>top_reveal_coretop_instance_core0_addr_14, 
                C0=>top_reveal_coretop_instance_core0_n6, 
                D0=>top_reveal_coretop_instance_core0_n24696, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>n24699, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n6_adj_4425, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1345I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"0010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, 
                B1=>top_reveal_coretop_instance_core0_addr_4, 
                C1=>top_reveal_coretop_instance_core0_addr_2, 
                D1=>top_reveal_coretop_instance_core0_addr_0, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_n24636, 
                B0=>top_reveal_coretop_instance_core0_n21152, 
                C0=>top_reveal_coretop_instance_core0_n21697, 
                D0=>top_reveal_coretop_instance_core0_n24691, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n21152, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_next_then_reg_wen_adj_4475, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1346I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"0100")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n21805, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_n21166, 
                B0=>top_reveal_coretop_instance_core0_n24636, 
                C0=>top_reveal_coretop_instance_core0_n24691, 
                D0=>top_reveal_coretop_instance_core0_n21697, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24636, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n24622, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1347I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"CFCF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_n21283, 
                B0=>top_reveal_coretop_instance_core0_n24636, 
                C0=>top_reveal_coretop_instance_core0_n24691, 
                D0=>top_reveal_coretop_instance_core0_n21697, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24691, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_cnt_contig_reg_wen_adj_4474, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1348I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"5055", 
                   LUT1_INITVAL=>X"AA08", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                B1=>top_reveal_coretop_instance_core0_start, 
                C1=>top_reveal_coretop_instance_core0_tm_u_start_d, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24723, DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_1, 
                B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_tm_u_trig_cntr_0, 
                D0=>top_reveal_coretop_instance_core0_tm_u_trig_enbl_0, 
                M0=>top_reveal_coretop_instance_core0_start, 
                CE=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_30, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n24723, 
                Q0=>top_reveal_coretop_instance_core0_tm_u_start_d);
    top_reveal_coretop_instance_core0_SLICE_1349I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE", LUT1_INITVAL=>X"0004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24647, 
                B1=>top_reveal_coretop_instance_core0_n24636, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n23060, 
                D1=>top_reveal_coretop_instance_core0_n24727, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_addr_2, C0=>'X', D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_27, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n24727, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1350I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n21905, 
                B1=>top_reveal_coretop_instance_core0_n24658, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24677, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n12257, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_n6_adj_4425, 
                B0=>top_reveal_coretop_instance_core0_n24678, 
                C0=>top_reveal_coretop_instance_core0_n9, 
                D0=>top_reveal_coretop_instance_core0_addr_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_95, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n21905, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1351I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0FF", LUT1_INITVAL=>X"FDFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B1=>top_reveal_coretop_instance_core0_n6, 
                C1=>top_reveal_coretop_instance_core0_addr_14, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_8, 
                D0=>top_reveal_coretop_instance_core0_addr_9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24648, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n6, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1352I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34, 
                B1=>top_reveal_coretop_instance_core0_n21166, 
                C1=>parity_err_lat, D1=>parity_err, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_n21697, 
                B0=>top_reveal_coretop_instance_core0_n22602, 
                C0=>top_reveal_coretop_instance_core0_n24656, 
                D0=>top_reveal_coretop_instance_core0_n24691, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n22602, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tt_wr_bit_cntr_0_N_3459_adj_4476
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1353I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCFF", LUT1_INITVAL=>X"FFBF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4389, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>top_reveal_coretop_instance_core0_addr_14, DI1=>'X', 
                DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24647, 
                C0=>top_reveal_coretop_instance_core0_addr_3, 
                D0=>top_reveal_coretop_instance_core0_n9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n9, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n21844, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1354I: SLOGICB
      generic map (LUT0_INITVAL=>X"3300", LUT1_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_11, 
                B1=>top_reveal_coretop_instance_core0_addr_9, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n7, DI1=>'X', 
                DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_10, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_addr_8, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n22054, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n7, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1355I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24656, 
                B1=>top_reveal_coretop_instance_core0_n3, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24633, 
                Q1=>open, OFX0=>open, F0=>top_reveal_coretop_instance_core0_n3, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1356I: SLOGICB
      generic map (LUT0_INITVAL=>X"ABA8", LUT1_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_0, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_5, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_wr_din_0, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n22700, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n22706, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_parity_calc, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n22700, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtdo_N_3220, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1357I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"BFBF", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, 
                B1=>top_reveal_coretop_instance_core0_addr_2, 
                C1=>top_reveal_coretop_instance_core0_addr_0, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>n25182, 
                C0=>top_reveal_coretop_instance_core0_reg0_0, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_0, 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_128, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>n25182, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n19257, 
                Q0=>top_reveal_coretop_instance_core0_reg0_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1358I: SLOGICB
      generic map (LUT0_INITVAL=>X"A888", LUT1_INITVAL=>X"0F00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>jtaghub16_jshift, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_clr, 
                DI1=>'X', DI0=>'X', A0=>jtaghub16_ip_enable0, 
                B0=>top_reveal_coretop_instance_core0_n24660, C0=>tt_crc_en, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24660, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_58
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1359I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_6
                , 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                , 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n10_adj_4398, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n14, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_trace_dout_44, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_45
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n15, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n213, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1360I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F00", LUT1_INITVAL=>X"0100")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24658, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                C1=>top_reveal_coretop_instance_core0_n21805, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24692, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24625, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n24692, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1361I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"1100", 
                   LUT1_INITVAL=>X"FEFE", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_cmd_block_extend, 
                B1=>addr_15, C1=>top_reveal_coretop_instance_te_block, D1=>'X', 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_n21805, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_3, 
                C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_jupdate_reclk_2, 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_64
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n21805, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n24656, 
                Q0=>addr_15);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1362I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"CFCF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>tm_shift_en, 
                C1=>addr_15, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24698, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24639, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24698, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n21286, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1363I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE", LUT1_INITVAL=>X"FFEF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_9, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4396, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24694, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_10, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_11, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n22598, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n24694, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1364I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0100")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15, 
                B1=>top_reveal_coretop_instance_core0_n3, 
                C1=>top_reveal_coretop_instance_core0_n24657, 
                D1=>top_reveal_coretop_instance_core0_n24636, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_9, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_11, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_10, 
                D0=>top_reveal_coretop_instance_core0_addr_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_28, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n24657, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1365I: SLOGICB
      generic map (LUT0_INITVAL=>X"9909", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n22788, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_4
                , C1=>top_reveal_coretop_instance_core0_jtag_int_u_n22806, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_5
                , DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_6
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n12, 
                C0=>addr_15, D0=>tm_shift_en, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n12, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n802, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1366I: SLOGICB
      generic map (LUT0_INITVAL=>X"C341", LUT1_INITVAL=>X"FCFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_1
                , 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                , D1=>'X', DI1=>'X', DI0=>'X', A0=>addr_15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n22788, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_2
                , D0=>tm_shift_en, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n22788, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n806, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1367I: SLOGICB
      generic map (LUT0_INITVAL=>X"8CCC", LUT1_INITVAL=>X"7F5F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24627, B1=>n24699, 
                C1=>n19, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n23156, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_n3, 
                C0=>top_reveal_coretop_instance_core0_addr_2, 
                D0=>top_reveal_coretop_instance_core0_addr_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n23162, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23156, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1368I: SLOGICB
      generic map (LUT0_INITVAL=>X"7333", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jshift_d1, 
                B1=>top_reveal_coretop_instance_core0_r_w, C1=>jtaghub16_jce2, 
                D1=>jtaghub16_jshift, DI1=>'X', DI0=>'X', A0=>n24699, 
                B0=>top_reveal_coretop_instance_core0_n24627, C0=>n25182, 
                D0=>n19, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24627, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23172, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1369I: SLOGICB
      generic map (LUT0_INITVAL=>X"4444", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                C1=>top_reveal_coretop_instance_core0_n24636, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n14440, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_0, 
                B0=>top_reveal_coretop_instance_core0_addr_1, C0=>'X', D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_127, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n14440, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1370I: SLOGICB
      generic map (LUT0_INITVAL=>X"A808", LUT1_INITVAL=>X"C0C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>jtaghub16_jshift, 
                C1=>jtaghub16_jce2, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>jtaghub16_ip_enable0, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                C0=>jshift_d1, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_60
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1371I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFE", LUT1_INITVAL=>X"0010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n10_adj_4398, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                , C1=>top_reveal_coretop_instance_core0_jtag_int_u_n22176, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n14, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_n30, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                C0=>top_reveal_coretop_instance_core0_tm_first_rd_d2, 
                D0=>jshift_d1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>top_reveal_coretop_instance_core0_n30, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1372I: SLOGICB
      generic map (LUT0_INITVAL=>X"5D55", LUT1_INITVAL=>X"CC00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_addr_8, C1=>'X', D1=>n19, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n23195, 
                C0=>addr_15, D0=>top_reveal_coretop_instance_core0_r_w, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n23195, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23209, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1373I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFA", LUT1_INITVAL=>X"A090")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_4
                , B1=>top_reveal_coretop_instance_core0_jtag_int_u_n22788, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24698, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n22806, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_3
                , B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_2
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n804, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22806, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1374I: SLOGICB
      generic map (LUT0_INITVAL=>X"A900", LUT1_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_1
                , 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_2
                , C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_5
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n22998, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n22800, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24698, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n22998, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n803, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1375I: SLOGICB
      generic map (LUT0_INITVAL=>X"0100", LUT1_INITVAL=>X"F333")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>top_reveal_coretop_instance_core0_tt_end, 
                C1=>top_reveal_coretop_instance_n21209, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n24644, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                B0=>jshift_d1, C0=>top_reveal_coretop_instance_core0_n21805, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24739, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_349, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n24644, 
                Q0=>open);
    uart_inst_SLICE_1376I: SLOGICB
      generic map (LUT0_INITVAL=>X"F7F7", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n4_adj_4319, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n8, 
                D1=>uart_inst_n22452, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_5, 
                B0=>uart_inst_rx_msg_31_N_1839_6, 
                C0=>uart_inst_rx_msg_31_N_1839_7, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_192, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n8, Q0=>open);
    uart_inst_SLICE_1377I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFDD", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n8_adj_4312, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n4_adj_4319, 
                D1=>uart_inst_n22452, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_6, 
                B0=>uart_inst_rx_msg_31_N_1839_7, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_5, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_224, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n8_adj_4312, Q0=>open);
    uart_inst_SLICE_1378I: SLOGICB
      generic map (LUT0_INITVAL=>X"DDFF", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n4_adj_4319, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n8_adj_4313, 
                D1=>uart_inst_n22452, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_5, 
                B0=>uart_inst_rx_msg_31_N_1839_6, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_7, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_128, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n8_adj_4313, Q0=>open);
    uart_inst_SLICE_1379I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFBB", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n22452, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n4_adj_4319, 
                D1=>uart_inst_n8_adj_4314, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_6, 
                B0=>uart_inst_rx_msg_31_N_1839_5, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_7, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_256, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n8_adj_4314, Q0=>open);
    uart_inst_SLICE_1380I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n25191, B1=>uart_inst_msg_36, 
                C1=>u1_msg_36, D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>u_req_0, C0=>u0_msg_36, D0=>uart_inst_n11246, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n11246, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n11247, Q0=>open);
    uart_inst_SLICE_1381I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"FFBF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>uart_inst_rx_msg_31_N_1850, 
                C1=>uart_inst_rx_msg_31_N_1839_4, D1=>uart_inst_n24637, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_n4_adj_4319, 
                B0=>uart_inst_n22464, C0=>uart_inst_n8_adj_4320, 
                D0=>uart_inst_rx_msg_31_N_1851, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n22464, Q1=>open, 
                OFX0=>open, F0=>uart_inst_clk2_enable_80, Q0=>open);
    uart_inst_SLICE_1382I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_cmd_6, 
                B1=>uart_inst_rx_cmd_4, C1=>uart_inst_n22828, 
                D1=>uart_inst_n22826, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_byte_cnt_0, B0=>uart_inst_n20436, 
                C0=>uart_inst_rx_byte_cnt_1, D0=>uart_inst_rx_req, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n20436, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n21298, Q0=>open);
    uart_inst_SLICE_1383I: SLOGICB
      generic map (LUT0_INITVAL=>X"1000", LUT1_INITVAL=>X"FFF7")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_rx_msg_31_N_1839_3, 
                C1=>uart_inst_rx_msg_31_N_1839_4, D1=>uart_inst_n24637, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_n8_adj_4320, 
                B0=>uart_inst_n22512, C0=>uart_inst_rx_msg_31_N_1851, 
                D0=>uart_inst_n4_adj_4319, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n22512, Q1=>open, 
                OFX0=>open, F0=>uart_inst_clk2_enable_88, Q0=>open);
    uart_inst_SLICE_1384I: SLOGICB
      generic map (LUT0_INITVAL=>X"BDBD", LUT1_INITVAL=>X"0C00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>rx_msg_31_N_1852, 
                C1=>uart_inst_n10199, D1=>uart_inst_rx_msg_31_N_1851, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_rx_byte_cnt_0, 
                B0=>uart_inst_rx_msg_31_N_1850, C0=>uart_inst_rx_byte_cnt_1, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_clk2_enable_451, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n10199, Q0=>open);
    uart_inst_SLICE_1385I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"FF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_freq_cnt_8, 
                B1=>uart_inst_n24638, C1=>uart_inst_rx_freq_cnt_7, 
                D1=>uart_inst_rx_freq_cnt_9, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4319, B0=>uart_inst_n22452, 
                C0=>uart_inst_rx_msg_31_N_1851, D0=>uart_inst_n8_adj_4320, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_rx_msg_31_N_1851, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_96, Q0=>open);
    uart_inst_SLICE_1386I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"FF7F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1839_4, 
                B1=>uart_inst_rx_msg_31_N_1839_3, 
                C1=>uart_inst_rx_msg_31_N_1850, D1=>uart_inst_n24637, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_rx_msg_31_N_1851, B0=>uart_inst_n22404, 
                C0=>uart_inst_n8_adj_4313, D0=>uart_inst_n4_adj_4319, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n22404, 
                Q1=>open, OFX0=>open, F0=>uart_inst_clk2_enable_104, Q0=>open);
    uart_inst_SLICE_1387I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_rx_byte_cnt_1, C1=>uart_inst_rx_byte_cnt_0, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_n22464, 
                B0=>uart_inst_n4_adj_4319, C0=>uart_inst_rx_msg_31_N_1851, 
                D0=>uart_inst_n8_adj_4313, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n4_adj_4319, Q1=>open, 
                OFX0=>open, F0=>uart_inst_clk2_enable_112, Q0=>open);
    uart_inst_SLICE_1388I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"FFDF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1839_7, 
                B1=>uart_inst_n24697, C1=>uart_inst_n24688, 
                D1=>uart_inst_n24637, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1851, B0=>uart_inst_n22548, 
                C0=>uart_inst_n4_adj_4319, D0=>uart_inst_rx_msg_31_N_1850, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n22548, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_136, Q0=>open);
    uart_inst_SLICE_1389I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"FF55")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>'X', C1=>'X', D1=>uart_inst_n22474, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1851, B0=>uart_inst_n22452, 
                C0=>uart_inst_n4_adj_4319, D0=>uart_inst_n17487, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n22452, 
                Q1=>open, OFX0=>open, F0=>uart_inst_clk2_enable_64, Q0=>open);
    uart_inst_SLICE_1390I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"FFFB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24697, 
                B1=>uart_inst_rx_msg_31_N_1839_7, C1=>uart_inst_n24686, 
                D1=>uart_inst_n24637, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1851, B0=>uart_inst_rx_msg_31_N_1850, 
                C0=>uart_inst_n4_adj_4319, D0=>uart_inst_n22260, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n22260, 
                Q1=>open, OFX0=>open, F0=>uart_inst_clk2_enable_144, Q0=>open);
    uart_inst_SLICE_1391I: SLOGICB
      generic map (LUT0_INITVAL=>X"8800", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n22512, 
                B1=>uart_inst_n17487, C1=>uart_inst_rx_msg_31_N_1851, 
                D1=>uart_inst_n4_adj_4319, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_6, 
                B0=>uart_inst_rx_msg_31_N_1839_7, C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_5, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_56, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n17487, Q0=>open);
    uart_inst_SLICE_1392I: SLOGICB
      generic map (LUT0_INITVAL=>X"BFBF", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1851, 
                B1=>uart_inst_n4_adj_4319, C1=>uart_inst_n8_adj_4320, 
                D1=>uart_inst_n22404, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_5, 
                B0=>uart_inst_rx_msg_31_N_1839_6, 
                C0=>uart_inst_rx_msg_31_N_1839_7, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_72, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n8_adj_4320, Q0=>open);
    uart_inst_SLICE_1393I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"FFEF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24697, 
                B1=>uart_inst_n24685, C1=>uart_inst_rx_msg_31_N_1839_7, 
                D1=>uart_inst_n24637, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4319, B0=>uart_inst_n22500, 
                C0=>uart_inst_rx_msg_31_N_1851, D0=>uart_inst_rx_msg_31_N_1850, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n22500, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_152, Q0=>open);
    uart_inst_SLICE_1394I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n22744, 
                B1=>uart_inst_rx_bit_cnt_4, C1=>uart_inst_rx_bit_cnt_6, 
                D1=>uart_inst_rx_bit_cnt_5, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4319, B0=>uart_inst_rx_msg_31_N_1851, 
                C0=>uart_inst_n22296, D0=>uart_inst_rx_msg_31_N_1850, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_rx_msg_31_N_1850, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_160, Q0=>open);
    uart_inst_SLICE_1395I: SLOGICB
      generic map (LUT0_INITVAL=>X"8888", LUT1_INITVAL=>X"FEAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_freq_cnt_6, 
                B1=>uart_inst_n22582, C1=>uart_inst_tx_freq_cnt_1, 
                D1=>uart_inst_n22584, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_tx_freq_cnt_8, B0=>uart_inst_n14, C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n14, Q1=>open, OFX0=>open, F0=>uart_inst_n4, 
                Q0=>open);
    uart_inst_SLICE_1396I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFA", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24697, 
                B1=>uart_inst_n24686, C1=>uart_inst_rx_msg_31_N_1839_7, 
                D1=>uart_inst_n24637, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_5, B0=>'X', 
                C0=>uart_inst_rx_msg_31_N_1839_6, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n22536, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n24697, Q0=>open);
    SLICE_1397I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFD", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>rx_msg_31_N_1852, 
                B1=>uart_inst_n6_adj_4387, C1=>uart_inst_n20436, D1=>sys_rst_N, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_5, 
                B0=>uart_inst_n22474, C0=>uart_inst_rx_msg_31_N_1839_6, 
                D0=>uart_inst_rx_msg_31_N_1839_7, M0=>rst_dly_cnt_31_N_173, 
                CE=>'X', CLK=>TEMP_CLK_c, LSR=>pll_locked, OFX1=>open, 
                F1=>uart_inst_n22474, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n22284, Q0=>sys_rst_N);
    uart_inst_SLICE_1398I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"FFFD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24688, 
                B1=>uart_inst_rx_msg_31_N_1839_7, C1=>uart_inst_n24697, 
                D1=>uart_inst_n24637, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1851, B0=>uart_inst_n22212, 
                C0=>uart_inst_rx_msg_31_N_1850, D0=>uart_inst_n4_adj_4319, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n22212, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_264, Q0=>open);
    uart_inst_SLICE_1399I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC88", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n22914, 
                B1=>uart_inst_tx_bit_cnt_5, C1=>uart_inst_tx_bit_cnt_4, 
                D1=>uart_inst_n17430, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_tx_bit_cnt_1, B0=>uart_inst_tx_bit_cnt_3, 
                C0=>'X', D0=>uart_inst_tx_bit_cnt_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n21127, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n17430, Q0=>open);
    uart_inst_SLICE_1400I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24697, 
                B1=>uart_inst_rx_msg_31_N_1839_7, C1=>uart_inst_n24685, 
                D1=>uart_inst_n24637, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4319, B0=>uart_inst_n22428, 
                C0=>uart_inst_rx_msg_31_N_1850, D0=>uart_inst_rx_msg_31_N_1851, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n22428, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_282, Q0=>open);
    uart_inst_SLICE_1401I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F0F2", 
                   LUT1_INITVAL=>X"FFCC", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uart_inst_u_state_1, 
                C1=>'X', D1=>uart_inst_u_state_0, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_u_state_3_N_2154, B0=>n25191, 
                C0=>uart_inst_n24704, D0=>u_req_0, M0=>uart_inst_u_state_0, 
                CE=>'X', CLK=>clk2, LSR=>n25203, OFX1=>open, 
                F1=>uart_inst_n24704, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n28_adj_4352, Q0=>uart_inst_u_state_1);
    uart_inst_SLICE_1402I: SLOGICB
      generic map (LUT0_INITVAL=>X"00F0", LUT1_INITVAL=>X"1113")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_u_state_3_N_2154, 
                B1=>uart_inst_u_state_0, C1=>uart_inst_rx_req, 
                D1=>uart_inst_n24705, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>u_req_1, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uart_inst_clk2_enable_1, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n24705, Q0=>open);
    uart_inst_SLICE_1403I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA30", LUT1_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uart_inst_n21343, 
                C1=>'X', D1=>uart_inst_tx_byte_cnt_3, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_tx_bit_cnt_7, B0=>uart_inst_n21424, 
                C0=>uart_inst_n20, D0=>uart_inst_n24662, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n24662, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n1510, Q0=>open);
    uart_inst_SLICE_1404I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0C0", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_freq_cnt_2, 
                B1=>uart_inst_rx_freq_cnt_3, C1=>uart_inst_n22190, 
                D1=>uart_inst_rx_freq_cnt_1, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_n20167, C0=>uart_inst_rx_freq_cnt_8, 
                D0=>uart_inst_rx_freq_cnt_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n20167, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n4_adj_4350, Q0=>open);
    uart_inst_SLICE_1405I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0FF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uart_inst_rx_msg_31_N_1850, D1=>uart_inst_rx_byte_cnt_1, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_rx_byte_cnt_0, 
                B0=>uart_inst_rx_msg_31_N_1851, C0=>rx_msg_31_N_1852, 
                D0=>uart_inst_n10887, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uart_inst_n10887, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_455, Q0=>open);
    uart_inst_SLICE_1406I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>u1_msg_35, 
                B1=>uart_inst_msg_35, C1=>n25191, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n11248, B0=>u_req_0, C0=>'X', D0=>u0_msg_35, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n11248, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11249, Q0=>open);
    uart_inst_SLICE_1407I: SLOGICB
      generic map (LUT0_INITVAL=>X"0030", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_byte_cnt_7, 
                B1=>uart_inst_tx_byte_cnt_4, C1=>uart_inst_tx_byte_cnt_5, 
                D1=>uart_inst_tx_byte_cnt_6, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uart_inst_n21343, C0=>uart_inst_tx_state_1, 
                D0=>uart_inst_tx_byte_cnt_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n21343, Q1=>open, 
                OFX0=>open, F0=>uart_inst_clk2_enable_335, Q0=>open);
    uart_inst_SLICE_1408I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCC9", LUT1_INITVAL=>X"3C3C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_tx_bit_cnt_3, C1=>uart_inst_tx_byte_cnt_0, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_tx_bit_cnt_2, 
                B0=>uart_inst_n9332, C0=>uart_inst_tx_bit_cnt_1, 
                D0=>uart_inst_tx_bit_cnt_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n9332, Q1=>open, 
                OFX0=>open, F0=>uart_inst_tx_N_2744_3, Q0=>open);
    uart_inst_SLICE_1409I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"E11E")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24650, 
                B1=>uart_inst_n9331, C1=>uart_inst_n4_adj_4384, 
                D1=>uart_inst_n22586, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_tx_bit_cnt_1, B0=>uart_inst_n9332, 
                C0=>uart_inst_tx_bit_cnt_2, D0=>uart_inst_tx_bit_cnt_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n21964, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n24650, Q0=>open);
    uart_inst_SLICE_1410I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_34, B1=>'X', 
                C1=>n25191, D1=>u1_msg_34, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>u_req_0, C0=>uart_inst_n11250, D0=>u0_msg_34, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n11250, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n11251, Q0=>open);
    uart_inst_SLICE_1411I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>u1_msg_33, B1=>'X', 
                C1=>n25191, D1=>uart_inst_msg_33, DI1=>'X', DI0=>'X', 
                A0=>u0_msg_33, B0=>u_req_0, C0=>'X', D0=>uart_inst_n11252, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n11252, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11253, Q0=>open);
    uart_inst_SLICE_1412I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>u_req_0, B1=>u0_msg_37, 
                C1=>'X', D1=>uart_inst_n11244, DI1=>'X', DI0=>'X', 
                A0=>u1_msg_37, B0=>n25191, C0=>uart_inst_msg_37, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n11245, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11244, Q0=>open);
    uart_inst_SLICE_1413I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_msg_32, B1=>'X', 
                C1=>n25191, D1=>u1_msg_32, DI1=>'X', DI0=>'X', A0=>u_req_0, 
                B0=>uart_inst_n11254, C0=>'X', D0=>u0_msg_32, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n11254, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n11255, Q0=>open);
    uart_inst_SLICE_1414I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A", LUT1_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>u0_msg_38, B1=>u_req_0, 
                C1=>'X', D1=>uart_inst_n11242, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_msg_38, B0=>'X', C0=>n25191, D0=>u1_msg_38, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n11243, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11242, Q0=>open);
    uart_inst_SLICE_1415I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>u0_msg_39, B1=>u_req_0, 
                C1=>'X', D1=>uart_inst_n11240, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>u1_msg_39, C0=>uart_inst_msg_39, D0=>n25191, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n11241, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n11240, Q0=>open);
    uart_inst_SLICE_1416I: SLOGICB
      generic map (LUT0_INITVAL=>X"0233", LUT1_INITVAL=>X"FFAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_state_3_N_2375, 
                B1=>'X', C1=>'X', D1=>uart_inst_rx_state_3_N_2374, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_rx_dly_1, B0=>uart_inst_n24687, 
                C0=>uart_inst_rx_dly_0, D0=>uart_inst_rx_state_3_N_2373, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n24687, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_286, Q0=>open);
    mg5ahub_SLICE_1417I: SLOGICB
      generic map (LUT0_INITVAL=>X"2020", LUT1_INITVAL=>X"3325")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>mg5ahub_bit_count_1, 
                B1=>mg5ahub_er1_shift_reg_1, C1=>mg5ahub_bit_count_0, 
                D1=>mg5ahub_jtdo1_i_o4, DI1=>'X', DI0=>'X', 
                A0=>jtaghub16_jshift, B0=>mg5ahub_N_50_i_1, C0=>mg5ahub_jce1, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>mg5ahub_N_50_i_1, Q1=>open, OFX0=>open, F0=>mg5ahub_N_50_i, 
                Q0=>open);
    mg5ahub_SLICE_1418I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0FFF", 
                   LUT1_INITVAL=>X"0010", CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>mg5ahub_ip_enable_4, 
                B1=>mg5ahub_id_enable, C1=>mg5ahub_jtdo2_i_m4_0_a2_3, 
                D1=>mg5ahub_jtdo2_i_0, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>jtaghub16_jce2, D0=>jtaghub16_jshift, 
                M0=>mg5ahub_er1_shift_reg_20, CE=>mg5ahub_id_enable_0_sqmuxa, 
                CLK=>jtaghub16_jtck, LSR=>'X', OFX1=>open, 
                F1=>mg5ahub_genblk0_genblk5_jtage_u_RNO_3, Q1=>open, 
                OFX0=>open, F0=>mg5ahub_jtdo2_i_0, Q0=>mg5ahub_id_enable);
    top_reveal_coretop_instance_core0_SLICE_1419I: SLOGICB
      generic map (LUT0_INITVAL=>X"0004", LUT1_INITVAL=>X"FFFB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_14, B1=>n24699, 
                C1=>top_reveal_coretop_instance_core0_addr_8, 
                D1=>top_reveal_coretop_instance_core0_addr_9, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_14, 
                B0=>n24699, C0=>top_reveal_coretop_instance_core0_addr_8, 
                D0=>top_reveal_coretop_instance_core0_addr_9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24647, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n15287, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1420I: SLOGICB
      generic map (LUT0_INITVAL=>X"B0A0", LUT1_INITVAL=>X"E0A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B1=>top_reveal_coretop_instance_core0_tm_u_capture, 
                C1=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                D1=>top_reveal_coretop_instance_core0_tm_u_armed, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_tm_u_n24734, 
                B0=>top_reveal_coretop_instance_core0_tm_u_capture, 
                C0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_29, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_10, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1421I: SLOGICB
      generic map (LUT0_INITVAL=>X"C8C0", LUT1_INITVAL=>X"C8C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jtaghub16_jce2, 
                B1=>jtaghub16_ip_enable0, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                D1=>jtaghub16_jshift, DI1=>'X', DI0=>'X', A0=>jtaghub16_jce2, 
                B0=>jtaghub16_ip_enable0, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                D0=>jtaghub16_jshift, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_332
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_357
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1422I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCFE", LUT1_INITVAL=>X"FCFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                B1=>top_reveal_coretop_instance_core0_tm_first_rd_d2, 
                C1=>top_reveal_coretop_instance_core0_n30, D1=>jshift_d1, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                B0=>top_reveal_coretop_instance_core0_tm_first_rd_d2, 
                C0=>top_reveal_coretop_instance_core0_n30, D0=>jshift_d1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_195, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_145, 
                Q0=>open);
    uart_inst_SLICE_1423I: SLOGICB
      generic map (LUT0_INITVAL=>X"EA80", LUT1_INITVAL=>X"965A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_bit_cnt_4, 
                B1=>uart_inst_tx_bit_cnt_3, C1=>uart_inst_tx_byte_cnt_1, 
                D1=>uart_inst_tx_byte_cnt_0, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_tx_byte_cnt_1, B0=>uart_inst_tx_bit_cnt_3, 
                C0=>uart_inst_tx_byte_cnt_0, D0=>uart_inst_tx_bit_cnt_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n9331, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n4_adj_4384, Q0=>open);
    uart_inst_u1_SLICE_1424I: SLOGICB
      generic map (LUT0_INITVAL=>X"080A", LUT1_INITVAL=>X"390A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_wr, 
                B1=>uart_inst_empty, C1=>uart_inst_full, D1=>uart_inst_rd, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_wr, B0=>uart_inst_empty, 
                C0=>uart_inst_full, D0=>uart_inst_rd, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_u1_fcnt_en, 
                Q1=>open, OFX0=>open, F0=>uart_inst_u1_cnt_con, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_tu_1_SLICE_1425I: SLOGICB
      generic map (LUT0_INITVAL=>X"1212", LUT1_INITVAL=>X"EF0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_mask_reg_0_0, 
                B1=>top_reveal_coretop_instance_core0_input_a_d1_0, 
                C1=>top_reveal_coretop_instance_core0_compare_reg_0_0, 
                D1=>top_reveal_coretop_instance_core0_op_code_0, DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_compare_reg_0_0, 
                B0=>top_reveal_coretop_instance_core0_mask_reg_0_0, 
                C0=>top_reveal_coretop_instance_core0_input_a_d1_0, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n26, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n25179, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1426I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"DF00", 
                   LUT1_INITVAL=>X"FFEF", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, 
                B1=>top_reveal_coretop_instance_core0_addr_2, 
                C1=>top_reveal_coretop_instance_core0_addr_3, 
                D1=>top_reveal_coretop_instance_core0_addr_0, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_addr_2, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0, 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_next_then_reg_wen_adj_4475, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24649, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_trig_u_n8, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_next_then_reg_0);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1427I: SLOGICB
      generic map (LUT0_INITVAL=>X"3074", LUT1_INITVAL=>X"3074")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_2, 
                B1=>top_reveal_coretop_instance_core0_addr_3, 
                C1=>top_reveal_coretop_instance_core0_n24758, 
                D1=>top_reveal_coretop_instance_core0_n24724, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_2, 
                B0=>top_reveal_coretop_instance_core0_addr_3, 
                C0=>top_reveal_coretop_instance_core0_n24743, 
                D0=>top_reveal_coretop_instance_core0_n24724, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n10658, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n10659, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1428I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"8C80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n19, 
                B1=>top_reveal_coretop_instance_core0_tm_u_armed, 
                C1=>top_reveal_coretop_instance_core0_tm_u_capture, 
                D1=>top_reveal_coretop_instance_core0_tm_u_n24718, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_tm_u_n24718, 
                B0=>top_reveal_coretop_instance_core0_tm_u_capture, 
                C0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                D0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n9241, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_66, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1429I: SLOGICB
      generic map (LUT0_INITVAL=>X"C888", LUT1_INITVAL=>X"E040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jshift_d1, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24739, 
                C1=>jtaghub16_ip_enable0, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                B0=>jtaghub16_ip_enable0, C0=>jshift_d1, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_75
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_21
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1430I: SLOGICB
      generic map (LUT0_INITVAL=>X"F4F0", LUT1_INITVAL=>X"0050")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_1, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                D1=>top_reveal_coretop_instance_core0_addr_0, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_addr_0, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                D0=>top_reveal_coretop_instance_core0_addr_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>n24672, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23186, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1431I: SLOGICB
      generic map (LUT0_INITVAL=>X"B3FF", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n24636, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                D1=>top_reveal_coretop_instance_core0_n24724, DI1=>'X', 
                DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                B0=>n25182, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                D0=>top_reveal_coretop_instance_core0_n24724, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_128, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23188, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1432I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"2000", 
                   LUT1_INITVAL=>X"FFEE", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_0, 
                B1=>top_reveal_coretop_instance_core0_addr_2, C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_addr_1, DI1=>'X', 
                DI0=>'X', A0=>top_reveal_coretop_instance_core0_addr_0, 
                B0=>top_reveal_coretop_instance_core0_addr_2, 
                C0=>top_reveal_coretop_instance_core0_te_event_cnt_cntg_reg_0, 
                D0=>top_reveal_coretop_instance_core0_addr_1, 
                M0=>top_reveal_coretop_instance_core0_wr_din_0, 
                CE=>top_reveal_coretop_instance_core0_cnt_contig_reg_wen_adj_4474, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_n24678, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n21898, 
                Q0=>top_reveal_coretop_instance_core0_te_event_cnt_cntg_reg_0);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1433I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"BFFF", 
                   LUT1_INITVAL=>X"BFFF", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>n24699, 
                B1=>top_reveal_coretop_instance_core0_r_w, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>n19, DI1=>'X', DI0=>'X', A0=>n11534, B0=>n19, 
                C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_r_w, 
                M0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34, 
                CE=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_64
                , CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>n23136, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22041, 
                Q0=>top_reveal_coretop_instance_core0_r_w);
    uart_inst_SLICE_1434I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n4_adj_4319, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n8_adj_4314, 
                D1=>uart_inst_n22512, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n8_adj_4313, B0=>uart_inst_rx_msg_31_N_1851, 
                C0=>uart_inst_n4_adj_4319, D0=>uart_inst_n22512, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_clk2_enable_248, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_120, Q0=>open);
    uart_inst_SLICE_1435I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n4_adj_4319, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n17487, 
                D1=>uart_inst_n22404, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4319, B0=>uart_inst_rx_msg_31_N_1851, 
                C0=>uart_inst_n8, D0=>uart_inst_n22404, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_40, 
                Q1=>open, OFX0=>open, F0=>uart_inst_clk2_enable_168, Q0=>open);
    uart_inst_SLICE_1436I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n22464, 
                B1=>uart_inst_n4_adj_4319, C1=>uart_inst_n17487, 
                D1=>uart_inst_rx_msg_31_N_1851, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1851, B0=>uart_inst_n4_adj_4319, 
                C0=>uart_inst_n8, D0=>uart_inst_n22464, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_48, 
                Q1=>open, OFX0=>open, F0=>uart_inst_clk2_enable_176, Q0=>open);
    uart_inst_SLICE_1437I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n4_adj_4319, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n8_adj_4312, 
                D1=>uart_inst_n22512, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4319, B0=>uart_inst_rx_msg_31_N_1851, 
                C0=>uart_inst_n8, D0=>uart_inst_n22512, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_216, 
                Q1=>open, OFX0=>open, F0=>uart_inst_clk2_enable_184, Q0=>open);
    uart_inst_SLICE_1438I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n4_adj_4319, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n8_adj_4314, 
                D1=>uart_inst_n22404, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n4_adj_4319, B0=>uart_inst_rx_msg_31_N_1851, 
                C0=>uart_inst_n8_adj_4312, D0=>uart_inst_n22404, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_clk2_enable_232, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_200, Q0=>open);
    uart_inst_SLICE_1439I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n4_adj_4319, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n8_adj_4314, 
                D1=>uart_inst_n22464, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n8_adj_4312, B0=>uart_inst_rx_msg_31_N_1851, 
                C0=>uart_inst_n4_adj_4319, D0=>uart_inst_n22464, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_clk2_enable_240, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_208, Q0=>open);
    uart_inst_SLICE_1440I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_rx_msg_31_N_1851, C1=>uart_inst_n4_adj_4319, 
                D1=>uart_inst_n22284, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1850, B0=>uart_inst_rx_msg_31_N_1851, 
                C0=>uart_inst_n4_adj_4319, D0=>uart_inst_n22536, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_clk2_enable_290, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_272, Q0=>open);
    uart_inst_SLICE_1441I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEFF", LUT1_INITVAL=>X"4400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1850, 
                B1=>uart_inst_rx_bit_cnt_0, C1=>'X', 
                D1=>uart_inst_rx_bit_cnt_2, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1850, B0=>uart_inst_rx_bit_cnt_0, 
                C0=>'X', D0=>uart_inst_rx_bit_cnt_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n12798, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n12878, Q0=>open);
    uart_inst_SLICE_1442I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCFC", LUT1_INITVAL=>X"FFAF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n20436, B1=>'X', 
                C1=>rx_msg_31_N_1852, D1=>sys_rst_N, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uart_inst_rx_cmd_2, C0=>uart_inst_rx_cmd_3, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_n24637, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n22826, Q0=>open);
    uart_inst_SLICE_1443I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE", LUT1_INITVAL=>X"8888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_freq_cnt_5, 
                B1=>uart_inst_tx_freq_cnt_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uart_inst_tx_freq_cnt_2, 
                B0=>uart_inst_tx_freq_cnt_3, C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n22584, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n22582, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1444I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_crc_0, 
                B1=>top_reveal_coretop_instance_core0_wr_din_0, C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_r_w, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_1, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_2, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_3, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_bit_cnt_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_rd_dout_trig_15_N_3377_0, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22706, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1445I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCFC", LUT1_INITVAL=>X"FFAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_6, 
                B1=>'X', C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_4, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_8, 
                C0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_0, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n22712, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n22718, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1446I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_3, 
                B1=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_2, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_1, 
                B0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_5, 
                C0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_7, 
                D0=>top_reveal_coretop_instance_core0_tm_u_post_trig_cntr_9, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n22716, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n22722, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1447I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_armed_p1, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cap_reg_15_N_3927
                , D1=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_5, 
                B0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_3, 
                C0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_8, 
                D0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_109, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n21361, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1448I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_6, 
                B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_4, 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_9, 
                B0=>'X', C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_tm_u_pre_trig_cntr_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_n22948, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_tm_u_n22950, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1449I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_9, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_8, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_4, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_15, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_13, 
                C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_6, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n22896, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22880, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1450I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_4, 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_6, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_14, 
                D1=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_1, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_13, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_15, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_n22868, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22852, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1451I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0FF", LUT1_INITVAL=>X"0010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_n21805, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n24693, 
                C1=>top_reveal_coretop_instance_core0_jtag_int_u_n24692, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_n21442, 
                DI1=>'X', DI0=>'X', A0=>top_reveal_coretop_instance_n21209, 
                B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n24644, 
                D0=>top_reveal_coretop_instance_core0_n24646, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_clk_N_keep_enable_4, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_67, 
                Q0=>open);
    mg5ahub_SLICE_1452I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEE", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>mg5ahub_bit_count_0, 
                B1=>mg5ahub_bit_count_2, C1=>mg5ahub_bit_count_3, 
                D1=>mg5ahub_bit_count_1, DI1=>'X', DI0=>'X', 
                A0=>mg5ahub_bit_count_2, B0=>mg5ahub_bit_count_4, C0=>'X', 
                D0=>mg5ahub_bit_count_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>mg5ahub_un8_bit_count_p4, Q1=>open, OFX0=>open, 
                F0=>mg5ahub_jtdo1_i_o4, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1453I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA00", 
                   LUT1_INITVAL=>X"E0E0", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                B1=>jshift_d1, 
                C1=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_prog_active, 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tt_prog_en_0, B0=>'X', 
                C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_start_d1, 
                M0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                CE=>'X', CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_0_n24681, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24731, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_start_d1);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_1454I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFDD", LUT1_INITVAL=>X"2020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_addr_0, 
                B1=>top_reveal_coretop_instance_core0_addr_1, 
                C1=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_2, 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_det, 
                B0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_0, 
                C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_rd_dout_tcnt_15_N_3674_2
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n19877, 
                Q0=>open);
    XPADC_inst_SLICE_1455I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>XPADC_inst_reg_cfg_cnt_0, D1=>XPADC_inst_reg_cfg_cnt_1, 
                DI1=>'X', DI0=>'X', A0=>XPADC_inst_reg_cfg_cnt_3, 
                B0=>XPADC_inst_reg_cfg_cnt_2, C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>XPADC_inst_n24713, 
                Q1=>open, OFX0=>open, F0=>XPADC_inst_n24715, Q0=>open);
    uart_inst_SLICE_1456I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00", LUT1_INITVAL=>X"FFEF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1839_6, 
                B1=>uart_inst_n22474, C1=>uart_inst_rx_msg_31_N_1839_7, 
                D1=>uart_inst_rx_msg_31_N_1839_5, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_3, B0=>'X', C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n22296, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n24688, Q0=>open);
    uart_inst_SLICE_1457I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAFF", LUT1_INITVAL=>X"FF55")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_msg_31_N_1839_3, 
                B1=>'X', C1=>'X', D1=>uart_inst_rx_msg_31_N_1839_4, DI1=>'X', 
                DI0=>'X', A0=>uart_inst_rx_msg_31_N_1839_3, B0=>'X', C0=>'X', 
                D0=>uart_inst_rx_msg_31_N_1839_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uart_inst_n24685, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n24686, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1458I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A55A", 
                   LUT1_INITVAL=>X"0C0C", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>addr_15, 
                C1=>top_reveal_coretop_instance_addr_15_d1, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>tm_crc_15, B0=>'X', C0=>tm_crc_11, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tm_crc_4, 
                M0=>addr_15, CE=>jtaghub16_ip_enable0, CLK=>jtaghub16_jtck, 
                LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n24735, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22106, 
                Q0=>top_reveal_coretop_instance_addr_15_d1);
    YPADC_inst_SLICE_1459I: SLOGICB
      generic map (LUT0_INITVAL=>X"DADA", LUT1_INITVAL=>X"C0C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>YPADC_inst_sckcfg_cnt_4, C1=>YPADC_inst_sckcfg_cnt_5, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>YPADC_inst_n24671, 
                B0=>YPADC_inst_sckcfg_cnt_4, C0=>YPADC_inst_sckcfg_cnt_5, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>YPADC_inst_clk_ref_N_870_enable_46, Q1=>open, OFX0=>open, 
                F0=>YPADC_inst_clk_ref_N_870_enable_65, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1460I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFC", LUT1_INITVAL=>X"FFEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_trig_u_te_1_next_then_shift_0
                , 
                B1=>top_reveal_coretop_instance_core0_trig_u_te_1_selected_tt_out_mask
                , C1=>'X', D1=>top_reveal_coretop_instance_core0_clear, 
                DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_2
                , 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_1
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_te_1_clk_N_keep_enable_106
                , Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24667, 
                Q0=>open);
    uart_inst_SLICE_1461I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFA", LUT1_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uart_inst_tx_state_0, D1=>sys_rst_N, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_msg_31_N_1839_3, B0=>'X', 
                C0=>uart_inst_rx_msg_31_N_1839_4, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_clk2_enable_377, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n6_adj_4387, Q0=>open);
    uart_inst_SLICE_1462I: SLOGICB
      generic map (LUT0_INITVAL=>X"3C3C", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_bit_cnt_7, 
                B1=>'X', C1=>uart_inst_tx_bit_cnt_6, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uart_inst_tx_bit_cnt_5, 
                C0=>uart_inst_tx_byte_cnt_2, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n22914, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n22586, Q0=>open);
    uart_inst_SLICE_1463I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF55", LUT1_INITVAL=>X"FFEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_rx_state_3_N_2375, 
                B1=>uart_inst_rx_state_3_N_2373, C1=>'X', 
                D1=>uart_inst_rx_state_3_N_2374, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_rx_dly_1, B0=>'X', C0=>'X', 
                D0=>uart_inst_rx_dly_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uart_inst_n13047, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n4_adj_4369, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1464I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_21
                , C1=>top_reveal_coretop_instance_core0_trace_dout_20, D1=>'X', 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_5
                , 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_1
                , 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_7
                , 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_3
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n237, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n14, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1465I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B1=>'X', 
                C1=>top_reveal_coretop_instance_core0_trace_dout_21, 
                D1=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_22
                , DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_2
                , 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_4
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n236, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n10_adj_4398, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1466I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_tm_u_n21254, B1=>'X', 
                C1=>'X', D1=>top_reveal_coretop_instance_core0_addr_2, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_9, B0=>'X', C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_addr_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_2, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n24696, Q0=>open);
    uart_inst_SLICE_1467I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFA", LUT1_INITVAL=>X"CE02")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n29_adj_4358, 
                B1=>uart_inst_n24662, C1=>uart_inst_n21424, 
                D1=>uart_inst_tx_bit_cnt_4, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_tx_bit_cnt_7, B0=>'X', 
                C0=>uart_inst_tx_bit_cnt_5, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n1513, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n6, Q0=>open);
    uart_inst_SLICE_1468I: SLOGICB
      generic map (LUT0_INITVAL=>X"F022", LUT1_INITVAL=>X"BA10")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_n24662, 
                B1=>uart_inst_n21424, C1=>uart_inst_n38_adj_4360, 
                D1=>uart_inst_tx_bit_cnt_1, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_n41, B0=>uart_inst_n21424, 
                C0=>uart_inst_tx_bit_cnt_0, D0=>uart_inst_n24662, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uart_inst_n1516, 
                Q1=>open, OFX0=>open, F0=>uart_inst_n1517, Q0=>open);
    uart_inst_SLICE_1469I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA0C", LUT1_INITVAL=>X"AA30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uart_inst_tx_bit_cnt_3, 
                B1=>uart_inst_n21424, C1=>uart_inst_n32, D1=>uart_inst_n24662, 
                DI1=>'X', DI0=>'X', A0=>uart_inst_tx_bit_cnt_2, 
                B0=>uart_inst_n35_adj_4359, C0=>uart_inst_n21424, 
                D0=>uart_inst_n24662, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uart_inst_n1514, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n1515, Q0=>open);
    uart_inst_SLICE_1470I: SLOGICB
      generic map (LUT0_INITVAL=>X"A3A0", LUT1_INITVAL=>X"CC33")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uart_inst_tx_bit_cnt_1, C1=>'X', 
                D1=>uart_inst_tx_bit_cnt_0, DI1=>'X', DI0=>'X', 
                A0=>uart_inst_tx_bit_cnt_5, B0=>uart_inst_n21424, 
                C0=>uart_inst_n24662, D0=>uart_inst_n26_adj_4357, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uart_inst_tx_N_2744_1, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n1512, Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1471I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE0C", LUT1_INITVAL=>X"FF7F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>top_reveal_coretop_instance_core0_r_w, 
                B1=>top_reveal_coretop_instance_core0_jtag_int_u_n23190, 
                C1=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D1=>addr_15, DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_n32, 
                B0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9_N_3991_0
                , C0=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_69, 
                D0=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_jtag_int_u_n23203, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n20_adj_4423, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_SLICE_1472I: SLOGICB
      generic map (LUT0_INITVAL=>X"F5FF", LUT1_INITVAL=>X"CC88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>jshift_d1, 
                B1=>top_reveal_coretop_instance_core0_trig_u_tt_prog_active, 
                C1=>'X', 
                D1=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_addr_cntr_0
                , B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0
                , 
                D0=>top_reveal_coretop_instance_core0_trig_u_tt_wr_addr_cntr_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>top_reveal_coretop_instance_core0_trig_u_n24676, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24668, 
                Q0=>open);
    XPADC_inst_SLICE_1473I: SLOGICB
      generic map (LUT0_INITVAL=>X"3050", LUT1_INITVAL=>X"55FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>sys_rstn_d2, B1=>'X', C1=>'X', 
                D1=>XPADC_inst_reg_cfg_done, DI1=>'X', DI0=>'X', 
                A0=>XPADC_inst_conv_cfg2, B0=>XPADC_inst_conv_reg2, C0=>n21292, 
                D0=>XPADC_inst_reg_cfg_done, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>XPADC_inst_n24737, Q1=>open, 
                OFX0=>open, F0=>XPADC_SCK_c, Q0=>open);
    YPADC_inst_SLICE_1474I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>YPADC_inst_reg_cfg_cnt_1, C0=>'X', 
                D0=>YPADC_inst_reg_cfg_cnt_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>YPADC_inst_n24701, Q0=>open);
    YPADC_inst_SLICE_1475I: SLOGICB
      generic map (LUT0_INITVAL=>X"7777")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>YPADC_inst_reg_cfg_done, 
                B0=>sys_rstn_d2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>YPADC_inst_sck_cnt_7_N_1143, Q0=>open);
    YPADC_inst_SLICE_1476I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>YPADC_inst_conv_reg, 
                B0=>YPADC_inst_conv_cfg, C0=>'X', D0=>YPADC_inst_reg_cfg_done, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>YPADC_CS_c, Q0=>open);
    SLICE_1477I: SLOGICB
      generic map (LUT0_INITVAL=>X"0202")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>XI_DATA_EN_N, B0=>u_req_1, 
                C0=>sys_rst_N, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>clk2_enable_470, Q0=>open);
    SLICE_1478I: SLOGICB
      generic map (LUT0_INITVAL=>X"6996")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jtaghub16_jtdi, B0=>tt_crc_11, 
                C0=>tt_crc_4, D0=>tt_crc_15, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>n21962, Q0=>open);
    SLICE_1479I: SLOGICB
      generic map (LUT0_INITVAL=>X"0500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>sys_rst_N, B0=>'X', 
                C0=>u_req_0, D0=>xdvalid_N, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>n7085, Q0=>open);
    SLICE_1480I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>n19, B0=>rd_dout_tm_3, 
                C0=>tm_crc_3, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>n1, Q0=>open);
    SLICE_1481I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>XY_X_POS_12, C0=>'X', 
                D0=>XY_X_POS_7, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>n13_adj_4596, 
                Q0=>open);
    SLICE_1482I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>XY_Y_POS_4, C0=>'X', 
                D0=>XY_Y_POS_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>n4, Q0=>open);
    SLICE_1483I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>XY_X_POS_4, B0=>'X', 
                C0=>XY_X_POS_3, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>n4_adj_4593, 
                Q0=>open);
    XPADC_inst_SLICE_1484I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>XPADC_inst_conv_cfg, 
                B0=>XPADC_inst_reg_cfg_done, C0=>XPADC_inst_conv_reg, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>XPADC_CS_c, Q0=>open);
    XPADC_inst_SLICE_1485I: SLOGICB
      generic map (LUT0_INITVAL=>X"DADA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>XPADC_inst_n24673, 
                B0=>XPADC_inst_sckcfg_cnt_4, C0=>XPADC_inst_sckcfg_cnt_5, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>XPADC_inst_clk_ref_N_870_enable_71, Q0=>open);
    YDAC_INST_SLICE_1486I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>YDAC_INST_refclk_cnt_0, C0=>'X', 
                D0=>YDAC_INST_refclk_cnt_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>YDAC_INST_TEMP_CLK_c_enable_74, Q0=>open);
    YDAC_INST_SLICE_1487I: SLOGICB
      generic map (LUT0_INITVAL=>X"3300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>YDAC_INST_refclk_cnt_1, C0=>'X', 
                D0=>YDAC_INST_refclk_cnt_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>YDAC_INST_TEMP_CLK_c_enable_57, Q0=>open);
    YDAC_INST_SLICE_1488I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>sys_rst_N, 
                B0=>YDAC_INST_csn_reg_d2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>YDAC_INST_bit_cnt_3_N_1428, Q0=>open);
    XIADC_Filter_Inst_SLICE_1489I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>reveal_ist_9_N, 
                B0=>reveal_ist_3_N, C0=>reveal_ist_11_N, D0=>reveal_ist_13_N, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>XIADC_Filter_Inst_n25_adj_4534, 
                Q0=>open);
    XIADC_Filter_Inst_SLICE_1490I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>XIADC_Filter_Inst_diff3_6, 
                B0=>XIADC_Filter_Inst_diff3_4, C0=>XIADC_Filter_Inst_diff3_7, 
                D0=>XIADC_Filter_Inst_diff3_2, M0=>XIADC_Filter_Inst_n77, 
                CE=>'X', CLK=>reveal_ist_33_N, LSR=>n25205, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>XIADC_Filter_Inst_n23022, 
                Q0=>XIADC_Filter_Inst_diff3_2);
    top_reveal_coretop_instance_core0_trig_u_tu_1_SLICE_1491I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_compare_reg_0_0, 
                D0=>top_reveal_coretop_instance_core0_input_a_d1_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>top_reveal_coretop_instance_core0_n24719, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1492I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_5, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22858, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1493I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_2, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_8, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_10, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_te_precnt_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22866, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1494I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_4, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_0, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n23052, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1495I: SLOGICB
      generic map (LUT0_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_1, 
                D0=>top_reveal_coretop_instance_core0_addr_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n24689, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1496I: SLOGICB
      generic map (LUT0_INITVAL=>X"00AC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_1, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_out_0, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_1_state_cntr_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_1_trig_start_mask_cnt_0
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22986, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1497I: SLOGICB
      generic map (LUT0_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_bit_cntr_0
                , C0=>top_reveal_coretop_instance_core0_trig_u_tt_prog_active, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_tt_wr_en, 
                Q0=>open);

      top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_SLICE_1498I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1499I: SLOGICB
      generic map (LUT0_INITVAL=>X"C000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_addr_1, 
                C0=>jtaghub16_ip_enable0, D0=>jtaghub16_jce2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_1_n22756, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_1_SLICE_1500I: SLOGICB
      generic map (LUT0_INITVAL=>X"05CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_2, 
                B0=>top_reveal_coretop_instance_core0_n24755, 
                C0=>top_reveal_coretop_instance_core0_n24724, 
                D0=>top_reveal_coretop_instance_core0_addr_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n10663, Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1501I: SLOGICB
      generic map (LUT0_INITVAL=>X"4444")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_bit_cntr_0
                , 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_prog_active, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_tt_wr_en, 
                Q0=>open);

      top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_SLICE_1502I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_pmi_distributed_dpramXP2binarynonereg224_scuba_vlo
                , Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1503I: SLOGICB
      generic map (LUT0_INITVAL=>X"0500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_state_cntr_0, 
                B0=>'X', C0=>top_reveal_coretop_instance_core0_clear, 
                D0=>top_reveal_coretop_instance_core0_trig_u_num_then_reg_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22912, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1504I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_5, 
                C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22886, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1505I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trig_u_jshift_d2, 
                C0=>'X', D0=>jshift_d1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n24728, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_te_0_SLICE_1506I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_0, 
                B0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_2, 
                C0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_10, 
                D0=>top_reveal_coretop_instance_core0_trig_u_te_0_te_precnt_11, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_te_0_n22894, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_1507I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"B888", 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg2_1, 
                B0=>top_reveal_coretop_instance_core0_addr_1, 
                C0=>top_reveal_coretop_instance_core0_addr_0, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg1_1, 
                M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_clk_N_keep_enable_127, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_rd_dout_tcnt_1, 
                Q0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg2_1);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_1508I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF0F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_det, 
                D0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_trig_cnt_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_n2, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_1509I: SLOGICB
      generic map (LUT0_INITVAL=>X"00A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_read, 
                B0=>'X', C0=>top_reveal_coretop_instance_core0_capture_reclk_2, 
                D0=>top_reveal_coretop_instance_core0_capture_reclk_3, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_trig_u_tcnt_0_reg0_3_N_3711, 
                Q0=>open);
    top_reveal_coretop_instance_core0_trig_u_tcnt_0_SLICE_1510I: SLOGICB
      generic map (LUT0_INITVAL=>X"0033")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>jtaghub16_ip_enable0, 
                C0=>'X', D0=>jtaghub16_jrstn, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_reset_rvl_n, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1511I: SLOGICB
      generic map (LUT0_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1512I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_selected_tt_out_mask, 
                B0=>top_reveal_coretop_instance_core0_next_then_shift_0, 
                C0=>top_reveal_coretop_instance_core0_clear, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_clk_N_keep_enable_26, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1513I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_n24651, 
                B0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                C0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                D0=>top_reveal_coretop_instance_core0_tm_u_n24734, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_22, 
                Q0=>open);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_SLICE_1514I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1515I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_0, 
                B0=>top_reveal_coretop_instance_core0_tm_u_num_pre_trig_frm_1, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_n1, Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1516I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                B0=>'X', C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_tm_u_armed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_75, 
                Q0=>open);
    top_reveal_coretop_instance_core0_tm_u_SLICE_1517I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_tm_u_armed, 
                B0=>top_reveal_coretop_instance_core0_start, 
                C0=>top_reveal_coretop_instance_core0_tm_u_sample_en_d, 
                D0=>top_reveal_coretop_instance_core0_tm_u_start_d, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_tm_u_clk_N_keep_enable_104, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1518I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_jce2_d2, 
                B0=>jshift_d1, C0=>jtaghub16_ip_enable0, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_jshift_d2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_64
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1519I: SLOGICB
      generic map (LUT0_INITVAL=>X"300C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_input_a_d1_0, 
                C0=>top_reveal_coretop_instance_core0_op_code_0, 
                D0=>top_reveal_coretop_instance_core0_input_a_d2_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n12303, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1520I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n22054, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                C0=>top_reveal_coretop_instance_core0_n24636, 
                D0=>top_reveal_coretop_instance_core0_n21152, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_next_then_reg_wen, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1521I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_34, 
                B0=>parity_err_lat, C0=>parity_err, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n22164, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1522I: SLOGICB
      generic map (LUT0_INITVAL=>X"BBBB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_addr_1, 
                B0=>top_reveal_coretop_instance_core0_addr_0, C0=>'X', D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n24695, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1523I: SLOGICB
      generic map (LUT0_INITVAL=>X"D00D")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>addr_15, B0=>tm_shift_en, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_1
                , 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n807, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1524I: SLOGICB
      generic map (LUT0_INITVAL=>X"0A00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B0=>'X', C0=>top_reveal_coretop_instance_core0_addr_14, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22616, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1525I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_13, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tt_crc_2, 
                C0=>top_reveal_coretop_instance_core0_rd_dout_tm_2, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_addr_12, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n618, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1526I: SLOGICB
      generic map (LUT0_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_46
                , B0=>top_reveal_coretop_instance_core0_trace_dout_45, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n212, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1527I: SLOGICB
      generic map (LUT0_INITVAL=>X"BFBF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>addr_15, B0=>n19, 
                C0=>top_reveal_coretop_instance_core0_r_w, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23207, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1528I: SLOGICB
      generic map (LUT0_INITVAL=>X"A800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n24698, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n24626, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1529I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_117, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_118
                , C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n3_adj_4393, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1530I: SLOGICB
      generic map (LUT0_INITVAL=>X"BFFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jshift_d1, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n24666, 
                C0=>n19, D0=>top_reveal_coretop_instance_core0_r_w, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>n23742, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1531I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_117
                , D0=>top_reveal_coretop_instance_core0_trace_dout_116, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n1, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1532I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_116
                , B0=>top_reveal_coretop_instance_core0_trace_dout_115, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n5, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1533I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_114, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_115
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n143, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1534I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_113, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_114
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n144, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1535I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_112, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_113
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n145, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1536I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_111, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_112
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n146, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1537I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_110, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_111
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n147, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1538I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_110
                , B0=>top_reveal_coretop_instance_core0_trace_dout_109, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n148, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1539I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_108, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_109
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n149, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1540I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_107, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_108
                , C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n150, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1541I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jtaghub16_ip_enable0, B0=>'X', 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_jtag_int_u_n21, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_er2_tdo_0, Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1542I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_60
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_59, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n198, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1543I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_107
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_106, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n151, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1544I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_105, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_106
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n152, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1545I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_104, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_105
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n153, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1546I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_103, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_104
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n154, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1547I: SLOGICB
      generic map (LUT0_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_103
                , B0=>top_reveal_coretop_instance_core0_trace_dout_102, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n155, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1548I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_101, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_102
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n156, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1549I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_101
                , D0=>top_reveal_coretop_instance_core0_trace_dout_100, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n157, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1550I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_100
                , D0=>top_reveal_coretop_instance_core0_trace_dout_99, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n158, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1551I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_98, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_99
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n159, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1552I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_98
                , C0=>top_reveal_coretop_instance_core0_trace_dout_97, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n160, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1553I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_96, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_97
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n161, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1554I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jtaghub16_jce2, 
                B0=>jtaghub16_ip_enable0, C0=>jtaghub16_jshift, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n25181, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_310
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1555I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_96
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_95, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n162, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1556I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_95
                , B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_94, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n163, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1557I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_94
                , B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_93, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n164, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1558I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_3, 
                D0=>top_reveal_coretop_instance_core0_addr_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n23060, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1559I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_92, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_93
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n165, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1560I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_43, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_44
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n214, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1561I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_42, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_43
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n215, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1562I: SLOGICB
      generic map (LUT0_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_92
                , B0=>top_reveal_coretop_instance_core0_trace_dout_91, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n166, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1563I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_41, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_42
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n216, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1564I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_90, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_91
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n167, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1565I: SLOGICB
      generic map (LUT0_INITVAL=>X"DDFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jtaghub16_jshift, 
                B0=>jshift_d1, C0=>'X', D0=>jtaghub16_jce2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n24631, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1566I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_40, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_41
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n217, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1567I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_89, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_90
                , C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n168, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1568I: SLOGICB
      generic map (LUT0_INITVAL=>X"CACA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_39, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_40
                , C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n218, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1569I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_88, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_89
                , C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n169, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1570I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_38, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_39
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n219, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1571I: SLOGICB
      generic map (LUT0_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_38
                , B0=>top_reveal_coretop_instance_core0_trace_dout_37, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n220, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1572I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_8, 
                D0=>top_reveal_coretop_instance_core0_addr_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4396, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1573I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_36, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_37
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n221, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1574I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_35, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_36
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n222, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1575I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_34, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_35
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n223, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1576I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_88
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_87, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n170, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1577I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_34
                , C0=>top_reveal_coretop_instance_core0_trace_dout_33, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n224, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1578I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_33
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_32, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n225, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1579I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_87
                , D0=>top_reveal_coretop_instance_core0_trace_dout_86, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n171, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1580I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_32
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_31, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n226, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1581I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_30, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_31
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n227, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1582I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_30
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_29, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n228, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1583I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_86
                , D0=>top_reveal_coretop_instance_core0_trace_dout_85, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n172, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1584I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_59
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_58, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n199, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1585I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_28, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_29
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n229, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1586I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_28
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_27, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n230, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1587I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_26, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_27
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n231, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1588I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_84, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_85
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n173, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1589I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_25, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_26
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n232, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1590I: SLOGICB
      generic map (LUT0_INITVAL=>X"2020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jtaghub16_jshift, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_6
                , C0=>addr_15, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22176, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1591I: SLOGICB
      generic map (LUT0_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_addr_8, 
                D0=>top_reveal_coretop_instance_core0_addr_9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n12257, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1592I: SLOGICB
      generic map (LUT0_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>jtaghub16_jce2, D0=>jtaghub16_jshift, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22990, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1593I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3F3")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_addr_8, 
                C0=>top_reveal_coretop_instance_core0_addr_9, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n6_adj_4389, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1594I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_83, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_84
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n174, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1595I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_24, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_25
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n233, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1596I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_82, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_83
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n175, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1597I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jtaghub16_ip_enable0, B0=>'X', 
                C0=>'X', D0=>jtaghub16_jrstn, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_jtck_N_2810_enable_74
                , Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1598I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_23, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_24
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n234, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1599I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_23
                , C0=>top_reveal_coretop_instance_core0_trace_dout_22, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n235, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1600I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"SIG", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FC30", 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_19, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_20
                , M0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_19, 
                CE=>top_reveal_coretop_instance_core0_jtck_N_2810_enable_214, 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n238, 
                Q0=>top_reveal_coretop_instance_core0_trace_dout_19);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1601I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_82
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_81, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n176, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1602I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_80, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_81
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n177, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1603I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_18, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_19
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n239, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1604I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_79, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_80
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n178, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1605I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_18
                , C0=>top_reveal_coretop_instance_core0_trace_dout_17, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n240, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1606I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_16, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_17
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n241, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1607I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_78, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_79
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n179, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1608I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_78
                , B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_trace_dout_77, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n180, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1609I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_16
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n242, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1610I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_14, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_15
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n243, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1611I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_76, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_77
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n181, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1612I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_13, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_14
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n244, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1613I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_75, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_76
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n182, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1614I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_3
                , B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_4
                , 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_tr_dout_bit_cnt_0
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n22800, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1615I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_12, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_13
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n245, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1616I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_75
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_74, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n183, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1617I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_73, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_74
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n184, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1618I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_11, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_12
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n246, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1619I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_10, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_11
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n247, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1620I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_72, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_73
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n185, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1621I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_9, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_10
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n248, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1622I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_72
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_71, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n186, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1623I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_8, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_9
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n249, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1624I: SLOGICB
      generic map (LUT0_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_71
                , D0=>top_reveal_coretop_instance_core0_trace_dout_70, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n187, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1625I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_7, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_8
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n250, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1626I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_70
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_69, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n188, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1627I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_7
                , D0=>top_reveal_coretop_instance_core0_trace_dout_6, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n251, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1628I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_6
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_5, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n252, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1629I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_68, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_69
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n189, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1630I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_4, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_5
                , C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n253, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1631I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_67, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_68
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n190, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1632I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_trace_dout_3, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_4
                , D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n254, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1633I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_3
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n255, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1634I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_66, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_67
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n191, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1635I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_1, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_2
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n256, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1636I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_65, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_66
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n192, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1637I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_65
                , D0=>top_reveal_coretop_instance_core0_trace_dout_64, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n193, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1638I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_64
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_63, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n194, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1639I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_63
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_62, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n195, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1640I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_58
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_57, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n200, 
                Q0=>open);
    top_reveal_coretop_instance_core0_SLICE_1641I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CFC0", 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_op_code_1, 
                C0=>top_reveal_coretop_instance_core0_addr_8, 
                D0=>top_reveal_coretop_instance_core0_op_code_1_adj_4472, 
                M0=>top_reveal_coretop_instance_core0_wr_din_1, 
                CE=>top_reveal_coretop_instance_core0_op_code_2_N_3420, 
                CLK=>TEMP_CLK_c, 
                LSR=>top_reveal_coretop_instance_core0_reset_rvl_n, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_n13, 
                Q0=>top_reveal_coretop_instance_core0_op_code_1_adj_4472);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1642I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_56, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_57
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n201, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1643I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_61
                , D0=>top_reveal_coretop_instance_core0_trace_dout_60, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n197, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1644I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_62
                , B0=>top_reveal_coretop_instance_core0_trace_dout_61, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n196, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1645I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_56
                , C0=>top_reveal_coretop_instance_core0_trace_dout_55, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n202, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1646I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_55
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_54, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n203, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1647I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_54
                , B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_53, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n204, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1648I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_53
                , C0=>'X', D0=>top_reveal_coretop_instance_core0_trace_dout_52, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n205, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1649I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_51, 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_52
                , D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n206, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1650I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_trace_dout_50, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_51
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n207, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1651I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                C0=>top_reveal_coretop_instance_core0_trace_dout_49, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_50
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n208, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1652I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_48, 
                B0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_49
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n209, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1653I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_trace_dout_47, B0=>'X', 
                C0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_48
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n210, 
                Q0=>open);
    top_reveal_coretop_instance_core0_jtag_int_u_SLICE_1654I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>top_reveal_coretop_instance_core0_jtag_int_u_n15, 
                B0=>top_reveal_coretop_instance_core0_trace_dout_46, C0=>'X', 
                D0=>top_reveal_coretop_instance_core0_jtag_int_u_shift_reg_tr_dout_47
                , M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>top_reveal_coretop_instance_core0_jtag_int_u_n211, 
                Q0=>open);
    XDAC_INST_SLICE_1655I: SLOGICB
      generic map (LUT0_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>XDAC_INST_refclk_cnt_0, D0=>XDAC_INST_refclk_cnt_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>XDAC_INST_TEMP_CLK_c_enable_73, 
                Q0=>open);
    XDAC_INST_SLICE_1656I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"FFCC", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>sys_rst_N, C0=>'X', 
                D0=>XDAC_INST_csn_reg_d2, M0=>XDAC_INST_csn_reg_d1, CE=>'X', 
                CLK=>TEMP_CLK_c, LSR=>n25205, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>XDAC_INST_bit_cnt_3_N_1354, 
                Q0=>XDAC_INST_csn_reg_d2);
    XDAC_INST_SLICE_1657I: SLOGICB
      generic map (LUT0_INITVAL=>X"00CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>XDAC_INST_refclk_cnt_0, C0=>'X', 
                D0=>XDAC_INST_refclk_cnt_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>XDAC_INST_TEMP_CLK_c_enable_72, Q0=>open);
    uart_inst_SLICE_1658I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_byte_cnt_0, 
                B0=>uart_inst_rx_msg_31_N_1851, C0=>rx_msg_31_N_1852, 
                D0=>uart_inst_rx_byte_cnt_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_clk2_enable_444, Q0=>open);
    uart_inst_SLICE_1659I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_0, B0=>'X', C0=>'X', 
                D0=>uart_inst_rx_req, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n23155, Q0=>open);
    uart_inst_SLICE_1660I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>n25191, C0=>'X', 
                D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n24703, Q0=>open);
    uart_inst_SLICE_1661I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>n25191, C0=>u_req_0, 
                D0=>uart_inst_rx_req, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n24663, Q0=>open);
    uart_inst_SLICE_1662I: SLOGICB
      generic map (LUT0_INITVAL=>X"0A0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_req, B0=>'X', 
                C0=>uart_inst_rx_ack, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n21249, Q0=>open);
    uart_inst_SLICE_1663I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_bit_cnt_2, 
                B0=>uart_inst_rx_msg_31_N_1850, C0=>uart_inst_rx_bit_cnt_0, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n12881, Q0=>open);
    uart_inst_SLICE_1664I: SLOGICB
      generic map (LUT0_INITVAL=>X"2222")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_bit_cnt_0, 
                B0=>uart_inst_rx_msg_31_N_1850, C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n24642, Q0=>open);
    uart_inst_SLICE_1665I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAA5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_tx_bit_cnt_2, 
                B0=>'X', C0=>uart_inst_tx_bit_cnt_1, 
                D0=>uart_inst_tx_bit_cnt_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_tx_N_2744_2, Q0=>open);
    uart_inst_SLICE_1666I: SLOGICB
      generic map (LUT0_INITVAL=>X"1010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_bit_cnt_1, 
                B0=>uart_inst_rx_msg_31_N_1850, C0=>uart_inst_rx_bit_cnt_0, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uart_inst_n12731, Q0=>open);
    uart_inst_SLICE_1667I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_tx_N_2743, B0=>'X', 
                C0=>'X', D0=>uart_inst_tx_bit_cnt_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n8368, Q0=>open);
    uart_inst_SLICE_1668I: SLOGICB
      generic map (LUT0_INITVAL=>X"F202")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_62, B0=>u_req_1, 
                C0=>u_req_0, D0=>u0_msg_62, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11195, Q0=>open);
    uart_inst_SLICE_1669I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u0_msg_61, B0=>u_req_1, 
                C0=>uart_inst_msg_61, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11197, Q0=>open);
    uart_inst_SLICE_1670I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_1, B0=>u0_msg_60, 
                C0=>uart_inst_msg_60, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11199, Q0=>open);
    uart_inst_SLICE_1671I: SLOGICB
      generic map (LUT0_INITVAL=>X"F202")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_59, B0=>u_req_1, 
                C0=>u_req_0, D0=>u0_msg_59, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11201, Q0=>open);
    uart_inst_SLICE_1672I: SLOGICB
      generic map (LUT0_INITVAL=>X"CE02")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_58, B0=>u_req_0, 
                C0=>u_req_1, D0=>u0_msg_58, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11203, Q0=>open);
    uart_inst_SLICE_1673I: SLOGICB
      generic map (LUT0_INITVAL=>X"8B88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u0_msg_57, B0=>u_req_0, 
                C0=>u_req_1, D0=>uart_inst_msg_57, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11205, Q0=>open);
    uart_inst_SLICE_1674I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_1, B0=>u0_msg_56, 
                C0=>uart_inst_msg_56, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11207, Q0=>open);
    uart_inst_SLICE_1675I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_freq_cnt_4, 
                B0=>'X', C0=>'X', D0=>uart_inst_rx_freq_cnt_5, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uart_inst_n22190, Q0=>open);
    uart_inst_SLICE_1676I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_1, B0=>u0_msg_55, 
                C0=>uart_inst_msg_55, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11209, Q0=>open);
    uart_inst_SLICE_1677I: SLOGICB
      generic map (LUT0_INITVAL=>X"8B88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u0_msg_54, B0=>u_req_0, 
                C0=>u_req_1, D0=>uart_inst_msg_54, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11211, Q0=>open);
    uart_inst_SLICE_1678I: SLOGICB
      generic map (LUT0_INITVAL=>X"CE02")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_53, B0=>u_req_0, 
                C0=>u_req_1, D0=>u0_msg_53, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11213, Q0=>open);
    uart_inst_SLICE_1679I: SLOGICB
      generic map (LUT0_INITVAL=>X"F044")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_1, B0=>uart_inst_msg_52, 
                C0=>u0_msg_52, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11215, Q0=>open);
    uart_inst_SLICE_1680I: SLOGICB
      generic map (LUT0_INITVAL=>X"A3A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u0_msg_51, B0=>u_req_1, 
                C0=>u_req_0, D0=>uart_inst_msg_51, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11217, Q0=>open);
    uart_inst_SLICE_1681I: SLOGICB
      generic map (LUT0_INITVAL=>X"CE02")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_50, B0=>u_req_0, 
                C0=>u_req_1, D0=>u0_msg_50, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11219, Q0=>open);
    uart_inst_SLICE_1682I: SLOGICB
      generic map (LUT0_INITVAL=>X"8D88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_0, B0=>u0_msg_49, 
                C0=>u_req_1, D0=>uart_inst_msg_49, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11221, Q0=>open);
    uart_inst_SLICE_1683I: SLOGICB
      generic map (LUT0_INITVAL=>X"F022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_48, B0=>u_req_1, 
                C0=>u0_msg_48, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11223, Q0=>open);
    uart_inst_SLICE_1684I: SLOGICB
      generic map (LUT0_INITVAL=>X"F022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_47, B0=>u_req_1, 
                C0=>u0_msg_47, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11225, Q0=>open);
    uart_inst_SLICE_1685I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_cmd_0, 
                B0=>uart_inst_rx_cmd_7, C0=>uart_inst_rx_cmd_5, 
                D0=>uart_inst_rx_cmd_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n22828, Q0=>open);
    uart_inst_SLICE_1686I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_1, B0=>u0_msg_46, 
                C0=>uart_inst_msg_46, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11227, Q0=>open);
    uart_inst_SLICE_1687I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_1, B0=>u0_msg_45, 
                C0=>uart_inst_msg_45, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11229, Q0=>open);
    uart_inst_SLICE_1688I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_1, B0=>u0_msg_44, 
                C0=>uart_inst_msg_44, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11231, Q0=>open);
    uart_inst_SLICE_1689I: SLOGICB
      generic map (LUT0_INITVAL=>X"F022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_43, B0=>u_req_1, 
                C0=>u0_msg_43, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11233, Q0=>open);
    uart_inst_SLICE_1690I: SLOGICB
      generic map (LUT0_INITVAL=>X"F022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_42, B0=>u_req_1, 
                C0=>u0_msg_42, D0=>u_req_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11235, Q0=>open);
    uart_inst_SLICE_1691I: SLOGICB
      generic map (LUT0_INITVAL=>X"8B88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u0_msg_40, B0=>u_req_0, 
                C0=>u_req_1, D0=>uart_inst_msg_40, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11239, Q0=>open);
    uart_inst_SLICE_1692I: SLOGICB
      generic map (LUT0_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_bit_cnt_1, 
                B0=>'X', C0=>'X', D0=>uart_inst_rx_bit_cnt_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n4_adj_4316, Q0=>open);
    uart_inst_SLICE_1693I: SLOGICB
      generic map (LUT0_INITVAL=>X"88D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>u_req_0, B0=>u0_msg_41, 
                C0=>uart_inst_msg_41, D0=>u_req_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n11237, Q0=>open);
    uart_inst_SLICE_1694I: SLOGICB
      generic map (LUT0_INITVAL=>X"8800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_rx_msg_31_N_1851, 
                B0=>rx_msg_31_N_1852, C0=>'X', D0=>uart_inst_rx_msg_31_N_1850, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uart_inst_clk2_enable_291, Q0=>open);
    SLICE_1695I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0F0A", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_msg_16, B0=>'X', 
                C0=>u_req_0, D0=>u_req_1, M0=>n13394, CE=>'X', CLK=>clk2, 
                LSR=>n25202, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_n22970, Q0=>u_req_1);
    uart_inst_u1_SLICE_1696I: SLOGICB
      generic map (LUT0_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uart_inst_wr, B0=>'X', 
                C0=>'X', D0=>uart_inst_full, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_u1_wren_i, Q0=>open);
    uart_inst_u1_SLICE_1697I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uart_inst_rd, 
                C0=>uart_inst_empty, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uart_inst_u1_rden_i, Q0=>open);
    SLICE_1698I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>VCC_net, Q0=>open);
    SLICE_1699I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>GND_net, Q0=>open);
    mg5ahub_SLICE_1700I: SLOGICB
      generic map (LUT0_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>jtaghub16_jrstn, D0=>jtaghub16_jupdate, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>mg5ahub_id_enable_0_sqmuxa, Q0=>open);
    mg5ahub_SLICE_1701I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"INV", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AA00", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>mg5ahub_jshift_d1, B0=>'X', 
                C0=>'X', D0=>mg5ahub_jce1_d1, M0=>mg5ahub_jce1, CE=>'X', 
                CLK=>jtaghub16_jtck, LSR=>jtaghub16_jrstn, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>mg5ahub_N_45_i, 
                Q0=>mg5ahub_jce1_d1);
    mg5ahub_SLICE_1702I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>mg5ahub_ip_enable_3, 
                B0=>mg5ahub_ip_enable_2, C0=>jtaghub16_ip_enable0, 
                D0=>mg5ahub_ip_enable_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>mg5ahub_jtdo2_i_m4_0_a2_3, Q0=>open);
    mg5ahub_SLICE_1703I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>mg5ahub_VCC, Q0=>open);
    mg5ahub_SLICE_1704I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCEC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>jtaghub16_jshift, 
                B0=>mg5ahub_genblk0_genblk5_jtage_u_RNO_3, C0=>jtaghub16_jce2, 
                D0=>mg5ahub_genblk0_genblk5_jtage_u_RNO_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>mg5ahub_N_51_i, Q0=>open);
    uart_rx1I: uart_rx1B
      port map (PADDI=>uart_rx1_c, uartrx1=>uart_rx1);
    TEMP_DATAI: TEMP_DATAB
      port map (PADDI=>TEMP_CS_c_c, TEMPDATA=>TEMP_DATA);
    XPADC_SDO0I: XPADC_SDO0B
      port map (PADDI=>XPADC_SDO0_c, XPADCSDO0=>XPADC_SDO0);
    XIADC_MDATI: XIADC_MDATB
      port map (PADDI=>XIADC_MDAT_N, XIADCMDAT=>XIADC_MDAT);
    XY_YI: XY_YB
      port map (PADDI=>XY_Y_c, XYY=>XY_Y);
    XY_XI: XY_XB
      port map (PADDI=>XY_X_c, XYX=>XY_X);
    XY_CLKI: XY_CLKB
      port map (PADDI=>XY_CLK_c, XYCLK=>XY_CLK);
    XY_SYNCI: XY_SYNCB
      port map (PADDI=>XY_SYNC_c, XYSYNC=>XY_SYNC);
    clk_inI: clk_inB
      port map (PADDI=>clk_in_c, clkin=>clk_in);
    uart_tx2I: uart_tx2B
      port map (PADDO=>GND_net, uarttx2=>uart_tx2);
    uart_tx1I: uart_tx1B
      port map (PADDO=>uart_tx1_c, uarttx1=>uart_tx1);
    TEMP_CLKI: TEMP_CLKB
      port map (PADDO=>TEMP_CLK_c, TEMPCLK=>TEMP_CLK);
    TEMP_CSI: TEMP_CSB
      port map (PADDO=>TEMP_CS_c_c, TEMPCS=>TEMP_CS);
    YDAC_SDII: YDAC_SDIB
      port map (PADDO=>YDAC_SDI_c_15, YDACSDI=>YDAC_SDI);
    YDAC_SCKI: YDAC_SCKB
      port map (PADDO=>YDAC_SCK_c, YDACSCK=>YDAC_SCK);
    YDAC_RSTSELI: YDAC_RSTSELB
      port map (YDACRSTSEL=>YDAC_RSTSEL);
    YDAC_LDACI: YDAC_LDACB
      port map (PADDO=>YDAC_LDAC_c, YDACLDAC=>YDAC_LDAC);
    YDAC_CSI: YDAC_CSB
      port map (PADDO=>YDAC_CS_c, YDACCS=>YDAC_CS);
    YDAC_RSTI: YDAC_RSTB
      port map (PADDO=>clk2_enable_434, YDACRST=>YDAC_RST);
    XDAC_SDII: XDAC_SDIB
      port map (PADDO=>XDAC_SDI_c_15, XDACSDI=>XDAC_SDI);
    XDAC_SCKI: XDAC_SCKB
      port map (PADDO=>XDAC_SCK_c, XDACSCK=>XDAC_SCK);
    XDAC_RSTSELI: XDAC_RSTSELB
      port map (XDACRSTSEL=>XDAC_RSTSEL);
    XDAC_LDACI: XDAC_LDACB
      port map (PADDO=>XDAC_LDAC_c, XDACLDAC=>XDAC_LDAC);
    XDAC_CSI: XDAC_CSB
      port map (PADDO=>XDAC_CS_c, XDACCS=>XDAC_CS);
    XDAC_RSTI: XDAC_RSTB
      port map (PADDO=>clk2_enable_434, XDACRST=>XDAC_RST);
    YPADC_SDII: YPADC_SDIB
      port map (PADDO=>YPADC_SDI_c, YPADCSDI=>YPADC_SDI);
    YPADC_SCKI: YPADC_SCKB
      port map (PADDO=>YPADC_SCK_c, YPADCSCK=>YPADC_SCK);
    YPADC_RSTI: YPADC_RSTB
      port map (YPADCRST=>YPADC_RST);
    YPADC_CSI: YPADC_CSB
      port map (PADDO=>YPADC_CS_c, YPADCCS=>YPADC_CS);
    XPADC_SDII: XPADC_SDIB
      port map (PADDO=>XPADC_SDI_c, XPADCSDI=>XPADC_SDI);
    XPADC_SCKI: XPADC_SCKB
      port map (PADDO=>XPADC_SCK_c, XPADCSCK=>XPADC_SCK);
    XPADC_RSTI: XPADC_RSTB
      port map (XPADCRST=>XPADC_RST);
    XPADC_CSI: XPADC_CSB
      port map (PADDO=>XPADC_CS_c, XPADCCS=>XPADC_CS);
    YIADC_CLKINI: YIADC_CLKINB
      port map (PADDO=>TEMP_CLK_c, YIADCCLKIN=>YIADC_CLKIN);
    XIADC_CLKINI: XIADC_CLKINB
      port map (PADDO=>TEMP_CLK_c, XIADCCLKIN=>XIADC_CLKIN);
    XY_STATUSI: XY_STATUSB
      port map (PADDO=>XY_STATUS_c, XYSTATUS=>XY_STATUS);
    cfg_doneI: cfg_doneB
      port map (PADDO=>clk2_enable_434, cfgdone=>cfg_done);
    pll_inst_PLLInst_0I: pll_inst_PLLInst_0
      port map (CLKI=>clk_in_c, CLKFB=>clk2, LOCK=>pll_locked, 
                CLKOS=>TEMP_CLK_c, CLKOP=>clk2);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0I: lsblk0ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0
      port map (DIA10=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_118, 
                DIA9=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_117, 
                DIA8=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_116, 
                DIA7=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_115, 
                DIA6=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_114, 
                DIA5=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_113, 
                DIA4=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_112, 
                DIA3=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_111, 
                DIA2=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_110, 
                DIA1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_109, 
                DIA0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_108, 
                ADA13=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                ADA12=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                ADA11=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                ADA10=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                ADA9=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                ADA8=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                ADA7=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                ADA6=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                ADA5=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                ADA4=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                ADA1=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                ADA0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                WEA=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , RSTA=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                CLKA=>TEMP_CLK_c, MORCLKA=>TEMP_CLK_c, MORCLKB=>jtaghub16_jtck, 
                CLKB=>jtaghub16_jtck, 
                RSTB=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                DOB0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_108, 
                DOB1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_109, 
                DOB2=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_110, 
                DOB3=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_111, 
                DOB4=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_112, 
                DOB5=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_113, 
                DOB6=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_114, 
                DOB7=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_115, 
                DOB8=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_116, 
                DOB9=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_117, 
                DOB10=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118, 
                ADB4=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                ADB5=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                ADB6=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                ADB7=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                ADB8=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                ADB9=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                ADB10=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                ADB11=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                ADB12=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                ADB13=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6I: lsblk1ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6
      port map (DIA17=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_17, 
                DIA16=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_16, 
                DIA15=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_15, 
                DIA14=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_14, 
                DIA13=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_13, 
                DIA12=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_12, 
                DIA11=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_11, 
                DIA10=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_10, 
                DIA9=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_9, 
                DIA8=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_8, 
                DIA7=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_7, 
                DIA6=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_6, 
                DIA5=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_5, 
                DIA4=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_4, 
                DIA3=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_3, 
                DIA2=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_2, 
                DIA1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_1, 
                DIA0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_0, 
                ADA13=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                ADA12=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                ADA11=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                ADA10=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                ADA9=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                ADA8=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                ADA7=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                ADA6=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                ADA5=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                ADA4=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                ADA1=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                ADA0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                WEA=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , RSTA=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                CLKA=>TEMP_CLK_c, MORCLKA=>TEMP_CLK_c, MORCLKB=>jtaghub16_jtck, 
                CLKB=>jtaghub16_jtck, 
                RSTB=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                DOB0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_0, 
                DOB1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_1, 
                DOB2=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_2, 
                DOB3=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_3, 
                DOB4=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_4, 
                DOB5=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_5, 
                DOB6=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_6, 
                DOB7=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_7, 
                DOB8=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_8, 
                DOB9=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_9, 
                DOB10=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_10, 
                DOB11=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_11, 
                DOB12=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_12, 
                DOB13=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_13, 
                DOB14=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_14, 
                DOB15=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_15, 
                DOB16=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_16, 
                DOB17=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_17, 
                ADB4=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                ADB5=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                ADB6=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                ADB7=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                ADB8=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                ADB9=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                ADB10=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                ADB11=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                ADB12=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                ADB13=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5I: lsblk2ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5
      port map (DIA17=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_35, 
                DIA16=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_34, 
                DIA15=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_33, 
                DIA14=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_32, 
                DIA13=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_31, 
                DIA12=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_30, 
                DIA11=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_29, 
                DIA10=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_28, 
                DIA9=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_27, 
                DIA8=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_26, 
                DIA7=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_25, 
                DIA6=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_24, 
                DIA5=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_23, 
                DIA4=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_22, 
                DIA3=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_21, 
                DIA2=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_20, 
                DIA1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_19, 
                DIA0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_18, 
                ADA13=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                ADA12=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                ADA11=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                ADA10=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                ADA9=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                ADA8=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                ADA7=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                ADA6=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                ADA5=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                ADA4=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                ADA1=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                ADA0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                WEA=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , RSTA=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                CLKA=>TEMP_CLK_c, MORCLKA=>TEMP_CLK_c, MORCLKB=>jtaghub16_jtck, 
                CLKB=>jtaghub16_jtck, 
                RSTB=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                DOB0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_18, 
                DOB1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_19, 
                DOB2=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_20, 
                DOB3=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_21, 
                DOB4=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_22, 
                DOB5=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_23, 
                DOB6=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_24, 
                DOB7=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_25, 
                DOB8=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_26, 
                DOB9=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_27, 
                DOB10=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_28, 
                DOB11=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_29, 
                DOB12=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_30, 
                DOB13=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_31, 
                DOB14=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_32, 
                DOB15=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_33, 
                DOB16=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_34, 
                DOB17=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_35, 
                ADB4=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                ADB5=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                ADB6=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                ADB7=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                ADB8=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                ADB9=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                ADB10=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                ADB11=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                ADB12=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                ADB13=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4I: lsblk3ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4
      port map (DIA17=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_53, 
                DIA16=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_52, 
                DIA15=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_51, 
                DIA14=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_50, 
                DIA13=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_49, 
                DIA12=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_48, 
                DIA11=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_47, 
                DIA10=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_46, 
                DIA9=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_45, 
                DIA8=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_44, 
                DIA7=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_43, 
                DIA6=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_42, 
                DIA5=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_41, 
                DIA4=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_40, 
                DIA3=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_39, 
                DIA2=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_38, 
                DIA1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_37, 
                DIA0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_36, 
                ADA13=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                ADA12=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                ADA11=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                ADA10=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                ADA9=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                ADA8=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                ADA7=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                ADA6=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                ADA5=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                ADA4=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                ADA1=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                ADA0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                WEA=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , RSTA=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                CLKA=>TEMP_CLK_c, MORCLKA=>TEMP_CLK_c, MORCLKB=>jtaghub16_jtck, 
                CLKB=>jtaghub16_jtck, 
                RSTB=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                DOB0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_36, 
                DOB1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_37, 
                DOB2=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_38, 
                DOB3=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_39, 
                DOB4=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_40, 
                DOB5=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_41, 
                DOB6=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_42, 
                DOB7=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_43, 
                DOB8=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_44, 
                DOB9=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_45, 
                DOB10=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_46, 
                DOB11=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_47, 
                DOB12=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_48, 
                DOB13=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_49, 
                DOB14=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_50, 
                DOB15=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_51, 
                DOB16=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_52, 
                DOB17=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_53, 
                ADB4=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                ADB5=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                ADB6=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                ADB7=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                ADB8=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                ADB9=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                ADB10=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                ADB11=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                ADB12=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                ADB13=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3I: lsblk4ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3
      port map (DIA17=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_71, 
                DIA16=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_70, 
                DIA15=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_69, 
                DIA14=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_68, 
                DIA13=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_67, 
                DIA12=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_66, 
                DIA11=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_65, 
                DIA10=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_64, 
                DIA9=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_63, 
                DIA8=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_62, 
                DIA7=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_61, 
                DIA6=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_60, 
                DIA5=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_59, 
                DIA4=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_58, 
                DIA3=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_57, 
                DIA2=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_56, 
                DIA1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_55, 
                DIA0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_54, 
                ADA13=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                ADA12=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                ADA11=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                ADA10=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                ADA9=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                ADA8=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                ADA7=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                ADA6=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                ADA5=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                ADA4=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                ADA1=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                ADA0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                WEA=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , RSTA=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                CLKA=>TEMP_CLK_c, MORCLKA=>TEMP_CLK_c, MORCLKB=>jtaghub16_jtck, 
                CLKB=>jtaghub16_jtck, 
                RSTB=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                DOB0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_54, 
                DOB1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_55, 
                DOB2=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_56, 
                DOB3=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_57, 
                DOB4=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_58, 
                DOB5=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_59, 
                DOB6=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_60, 
                DOB7=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_61, 
                DOB8=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_62, 
                DOB9=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_63, 
                DOB10=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_64, 
                DOB11=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_65, 
                DOB12=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_66, 
                DOB13=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_67, 
                DOB14=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_68, 
                DOB15=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_69, 
                DOB16=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_70, 
                DOB17=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_71, 
                ADB4=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                ADB5=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                ADB6=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                ADB7=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                ADB8=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                ADB9=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                ADB10=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                ADB11=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                ADB12=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                ADB13=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2I: lsblk5ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2
      port map (DIA17=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_89, 
                DIA16=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_88, 
                DIA15=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_87, 
                DIA14=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_86, 
                DIA13=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_85, 
                DIA12=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_84, 
                DIA11=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_83, 
                DIA10=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_82, 
                DIA9=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_81, 
                DIA8=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_80, 
                DIA7=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_79, 
                DIA6=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_78, 
                DIA5=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_77, 
                DIA4=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_76, 
                DIA3=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_75, 
                DIA2=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_74, 
                DIA1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_73, 
                DIA0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_72, 
                ADA13=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                ADA12=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                ADA11=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                ADA10=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                ADA9=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                ADA8=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                ADA7=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                ADA6=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                ADA5=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                ADA4=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                ADA1=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                ADA0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                WEA=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , RSTA=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                CLKA=>TEMP_CLK_c, MORCLKA=>TEMP_CLK_c, MORCLKB=>jtaghub16_jtck, 
                CLKB=>jtaghub16_jtck, 
                RSTB=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                DOB0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_72, 
                DOB1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_73, 
                DOB2=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_74, 
                DOB3=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_75, 
                DOB4=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_76, 
                DOB5=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_77, 
                DOB6=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_78, 
                DOB7=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_79, 
                DOB8=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_80, 
                DOB9=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_81, 
                DOB10=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_82, 
                DOB11=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_83, 
                DOB12=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_84, 
                DOB13=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_85, 
                DOB14=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_86, 
                DOB15=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_87, 
                DOB16=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_88, 
                DOB17=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_89, 
                ADB4=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                ADB5=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                ADB6=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                ADB7=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                ADB8=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                ADB9=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                ADB10=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                ADB11=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                ADB12=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                ADB13=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);

      top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1I: lsblk6ce_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1
      port map (DIA17=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_107, 
                DIA16=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_106, 
                DIA15=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_105, 
                DIA14=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_104, 
                DIA13=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_103, 
                DIA12=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_102, 
                DIA11=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_101, 
                DIA10=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_100, 
                DIA9=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_99, 
                DIA8=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_98, 
                DIA7=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_97, 
                DIA6=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_96, 
                DIA5=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_95, 
                DIA4=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_94, 
                DIA3=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_93, 
                DIA2=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_92, 
                DIA1=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_91, 
                DIA0=>top_reveal_coretop_instance_core0_tm_u_trace_din_d_90, 
                ADA13=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_9, 
                ADA12=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_8, 
                ADA11=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_7, 
                ADA10=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_6, 
                ADA9=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_5, 
                ADA8=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_4, 
                ADA7=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_3, 
                ADA6=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_2, 
                ADA5=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_1, 
                ADA4=>top_reveal_coretop_instance_core0_tm_u_tm_wr_addr_cntr_0, 
                ADA1=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                ADA0=>top_reveal_coretop_instance_core0_tm_u_pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024_scuba_vhi
                , 
                WEA=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_118_N_3962
                , RSTA=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                CLKA=>TEMP_CLK_c, MORCLKA=>TEMP_CLK_c, MORCLKB=>jtaghub16_jtck, 
                CLKB=>jtaghub16_jtck, 
                RSTB=>top_reveal_coretop_instance_core0_reset_rvl_n, 
                DOB0=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_90, 
                DOB1=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_91, 
                DOB2=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_92, 
                DOB3=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_93, 
                DOB4=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_94, 
                DOB5=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_95, 
                DOB6=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_96, 
                DOB7=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_97, 
                DOB8=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_98, 
                DOB9=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_99, 
                DOB10=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_100, 
                DOB11=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_101, 
                DOB12=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_102, 
                DOB13=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_103, 
                DOB14=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_104, 
                DOB15=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_105, 
                DOB16=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_106, 
                DOB17=>top_reveal_coretop_instance_core0_tm_u_trace_dout_int_107, 
                ADB4=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_0, 
                ADB5=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_1, 
                ADB6=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_2, 
                ADB7=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_3, 
                ADB8=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_4, 
                ADB9=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_5, 
                ADB10=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_6, 
                ADB11=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_7, 
                ADB12=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_8, 
                ADB13=>top_reveal_coretop_instance_core0_tm_u_tm_rd_addr_cntr_9);
    uart_inst_u1_pdp_ram_0_0_1I: uart_inst_u1_pdp_ram_0_0_1
      port map (DIA17=>uart_inst_msg_17, DIA16=>uart_inst_msg_16, 
                DIA14=>uart_inst_msg_14, DIA12=>uart_inst_msg_12, 
                DIA11=>uart_inst_msg_11, DIA9=>uart_inst_msg_9, 
                DIA7=>uart_inst_msg_7, DIA5=>uart_inst_msg_5, 
                DIA2=>uart_inst_msg_2, DIA0=>uart_inst_msg_0, 
                ADA13=>uart_inst_u1_wcount_8, ADA12=>uart_inst_u1_wcount_7, 
                ADA11=>uart_inst_u1_wcount_6, ADA10=>uart_inst_u1_wcount_5, 
                ADA9=>uart_inst_u1_wcount_4, ADA8=>uart_inst_u1_wcount_3, 
                ADA7=>uart_inst_u1_wcount_2, ADA6=>uart_inst_u1_wcount_1, 
                ADA5=>uart_inst_u1_wcount_0, ADA1=>VCC_net, ADA0=>VCC_net, 
                DOA17=>uart_inst_data_17, DOA16=>uart_inst_data_16, 
                DOA15=>uart_inst_data_15, DOA14=>uart_inst_data_14, 
                DOA13=>uart_inst_data_13, DOA12=>uart_inst_data_12, 
                DOA11=>uart_inst_data_11, DOA10=>uart_inst_data_10, 
                DOA9=>uart_inst_data_9, DOA8=>uart_inst_data_8, 
                DOA7=>uart_inst_data_7, DOA6=>uart_inst_data_6, 
                DOA5=>uart_inst_data_5, DOA4=>uart_inst_data_4, 
                DOA3=>uart_inst_data_3, DOA2=>uart_inst_data_2, 
                DOA1=>uart_inst_data_1, DOA0=>uart_inst_data_0, 
                CEA=>uart_inst_u1_wren_i, RSTA=>n25193, CLKA=>clk2, 
                MORCLKA=>clk2, MORCLKB=>clk2, CLKB=>clk2, RSTB=>n25193, 
                CEB=>uart_inst_u1_rden_i, DOB0=>uart_inst_data_18, 
                DOB1=>uart_inst_data_19, DOB2=>uart_inst_data_20, 
                DOB3=>uart_inst_data_21, DOB4=>uart_inst_data_22, 
                DOB5=>uart_inst_data_23, DOB6=>uart_inst_data_24, 
                DOB7=>uart_inst_data_25, DOB8=>uart_inst_data_26, 
                DOB9=>uart_inst_data_27, DOB10=>uart_inst_data_28, 
                DOB11=>uart_inst_data_29, DOB12=>uart_inst_data_30, 
                DOB13=>uart_inst_data_31, DOB14=>uart_inst_data_32, 
                DOB15=>uart_inst_data_33, DOB16=>uart_inst_data_34, 
                DOB17=>uart_inst_data_35, ADB5=>uart_inst_u1_rcount_0, 
                ADB6=>uart_inst_u1_rcount_1, ADB7=>uart_inst_u1_rcount_2, 
                ADB8=>uart_inst_u1_rcount_3, ADB9=>uart_inst_u1_rcount_4, 
                ADB10=>uart_inst_u1_rcount_5, ADB11=>uart_inst_u1_rcount_6, 
                ADB12=>uart_inst_u1_rcount_7, ADB13=>uart_inst_u1_rcount_8, 
                DIB0=>uart_inst_msg_18, DIB1=>uart_inst_msg_19, 
                DIB2=>uart_inst_msg_20, DIB3=>uart_inst_msg_21, 
                DIB4=>uart_inst_msg_22, DIB5=>uart_inst_msg_23, 
                DIB6=>uart_inst_msg_24, DIB7=>uart_inst_msg_25, 
                DIB8=>uart_inst_msg_26, DIB9=>uart_inst_msg_27, 
                DIB10=>uart_inst_msg_28, DIB11=>uart_inst_msg_29, 
                DIB12=>uart_inst_msg_30, DIB13=>uart_inst_msg_31, 
                DIB14=>uart_inst_msg_32, DIB15=>uart_inst_msg_33, 
                DIB16=>uart_inst_msg_34, DIB17=>uart_inst_msg_35, 
                ADB3W=>GND_net);
    uart_inst_u1_pdp_ram_0_1_0I: uart_inst_u1_pdp_ram_0_1_0
      port map (DIA17=>uart_inst_msg_53, DIA16=>uart_inst_msg_52, 
                DIA15=>uart_inst_msg_51, DIA14=>uart_inst_msg_50, 
                DIA13=>uart_inst_msg_49, DIA12=>uart_inst_msg_48, 
                DIA11=>uart_inst_msg_47, DIA10=>uart_inst_msg_46, 
                DIA9=>uart_inst_msg_45, DIA8=>uart_inst_msg_44, 
                DIA7=>uart_inst_msg_43, DIA6=>uart_inst_msg_42, 
                DIA5=>uart_inst_msg_41, DIA4=>uart_inst_msg_40, 
                DIA3=>uart_inst_msg_39, DIA2=>uart_inst_msg_38, 
                DIA1=>uart_inst_msg_37, DIA0=>uart_inst_msg_36, 
                ADA13=>uart_inst_u1_wcount_8, ADA12=>uart_inst_u1_wcount_7, 
                ADA11=>uart_inst_u1_wcount_6, ADA10=>uart_inst_u1_wcount_5, 
                ADA9=>uart_inst_u1_wcount_4, ADA8=>uart_inst_u1_wcount_3, 
                ADA7=>uart_inst_u1_wcount_2, ADA6=>uart_inst_u1_wcount_1, 
                ADA5=>uart_inst_u1_wcount_0, ADA1=>VCC_net, ADA0=>VCC_net, 
                DOA17=>uart_inst_data_53, DOA16=>uart_inst_data_52, 
                DOA15=>uart_inst_data_51, DOA14=>uart_inst_data_50, 
                DOA13=>uart_inst_data_49, DOA12=>uart_inst_data_48, 
                DOA11=>uart_inst_data_47, DOA10=>uart_inst_data_46, 
                DOA9=>uart_inst_data_45, DOA8=>uart_inst_data_44, 
                DOA7=>uart_inst_data_43, DOA6=>uart_inst_data_42, 
                DOA5=>uart_inst_data_41, DOA4=>uart_inst_data_40, 
                DOA3=>uart_inst_data_39, DOA2=>uart_inst_data_38, 
                DOA1=>uart_inst_data_37, DOA0=>uart_inst_data_36, 
                CEA=>uart_inst_u1_wren_i, RSTA=>n25194, CLKA=>clk2, 
                MORCLKA=>clk2, MORCLKB=>clk2, CLKB=>clk2, RSTB=>n25194, 
                CEB=>uart_inst_u1_rden_i, DOB0=>uart_inst_data_54, 
                DOB1=>uart_inst_data_55, DOB2=>uart_inst_data_56, 
                DOB3=>uart_inst_data_57, DOB4=>uart_inst_data_58, 
                DOB5=>uart_inst_data_59, DOB6=>uart_inst_data_60, 
                DOB7=>uart_inst_data_61, DOB8=>uart_inst_data_62, 
                DOB9=>uart_inst_data_63, ADB5=>uart_inst_u1_rcount_0, 
                ADB6=>uart_inst_u1_rcount_1, ADB7=>uart_inst_u1_rcount_2, 
                ADB8=>uart_inst_u1_rcount_3, ADB9=>uart_inst_u1_rcount_4, 
                ADB10=>uart_inst_u1_rcount_5, ADB11=>uart_inst_u1_rcount_6, 
                ADB12=>uart_inst_u1_rcount_7, ADB13=>uart_inst_u1_rcount_8, 
                DIB0=>uart_inst_msg_54, DIB1=>uart_inst_msg_55, 
                DIB2=>uart_inst_msg_56, DIB3=>uart_inst_msg_57, 
                DIB4=>uart_inst_msg_58, DIB5=>uart_inst_msg_59, 
                DIB6=>uart_inst_msg_60, DIB7=>uart_inst_msg_61, 
                DIB8=>uart_inst_msg_62, DIB9=>uart_inst_msg_63, ADB3W=>GND_net);
    mg5ahub_genblk0_genblk5_jtage_uI: mg5ahub_genblk0_genblk5_jtage_u
      port map (JTDO1=>mg5ahub_N_50_i, JTDO2=>mg5ahub_N_51_i, 
                JTDI=>jtaghub16_jtdi, JTCK=>jtaghub16_jtck, 
                JSHIFT=>jtaghub16_jshift, JUPDATE=>jtaghub16_jupdate, 
                JRSTN=>jtaghub16_jrstn, JCE2=>jtaghub16_jce2, 
                JCE1=>mg5ahub_jce1);
    GSR_INST: GSR_INSTB
      port map (GSRNET=>sys_rstn_d2);
    PUR_INST: PUR
      port map (PUR=>mg5ahub_VCC);
    INSERTED_INV0: INV
      port map (A=>uart_inst_u1_wren_i, Z=>uart_inst_u1_wren_i_INV);
  end Structure;



  library IEEE, vital2000, XP2;
  configuration Structure_CON of top is
    for Structure
    end for;
  end Structure_CON;


