// Seed: 1551572904
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1;
  tri1 id_1;
  assign id_1 = 1;
  module_0(
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7 = id_7;
  module_0(
      id_1
  );
endmodule
module module_3 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    output supply0 id_4
    , id_13,
    input uwire id_5,
    input supply0 id_6
    , id_14,
    inout uwire id_7,
    input wand id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply0 id_11
);
  assign id_4 = id_6;
  assign id_9 = id_13;
  wire id_15;
  module_0(
      id_15
  );
endmodule
