###############################################################################
#                                                                             #
#     IAR Assembler V6.10.2.50871/W32  for MSP430 25/Sep/2014  13:05:44       #
#     Copyright 1996-2014 IAR Systems AB.                                     #
#                                                                             #
#           Target option =  MSP430X                                          #
#           Source file   =  D:\lab5\lab5_test\Lab5_D1.s43                    #
#           List file     =  D:\lab5\lab5_test\Debug\List\Lab5_D1.lst         #
#           Object file   =  D:\lab5\lab5_test\Debug\Obj\Lab5_D1.r43          #
#           Command line  =  D:\lab5\lab5_test\Lab5_D1.s43                    #
#                            -OD:\lab5\lab5_test\Debug\Obj\ -s+ -M<> -w+      #
#                            -LD:\lab5\lab5_test\Debug\List\ -t8 -r           #
#                            -D__MSP430FG4618__ -v1                           #
#                            -IC:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\430\INC\ #
#                                                                             #
###############################################################################

                                           jmp     MainLoop                ;
                     Again
                               ---------------^
                               "D:\lab5\lab5_test\Lab5_D1.s43",36  Warning[409
                    ]: Jcc or JMP at end of segment part could possibly trigger
                     hardware problem
                                CPU40, as anything could be placed immediately
                     next to it, including the problematic values 0x0?40 and
                     0x0?50
                               "D:\lab5\lab5_test\Lab5_D1.s43",36  Warning[409
                    ]: Jcc or JMP at end of segment part could possibly trigger
                     hardware problem
                                CPU40, as anything could be placed immediately
                     next to it, including the problematic values 0x0?40 and
                     0x0?50


      1    000000              ;***********************************************
                               *****************************
      2    000000              ; TI Experimenter board demo, blinking leds LED1
                                and LED2 (msp430FG4618)
      3    000000              ;
      4    000000              ; Description: Toggle P2.1 and P2.2 by xoring
                                P2.1 and P2.2 inside a loop. 
      5    000000              ;              The leds are connected to P2.1
                                and P2.2 and are on when
      6    000000              ;              P2.1=1 and P2.2=1; 
      7    000000              ;              The LEDs are initialized P2.1 to
                                be off, and P2.2 to be on;
      8    000000              ;              Clocks: ACLK = 32.768kHz, MCLK =
                                SMCLK = default DCO (~1 MHz)
      9    000000              ;
     10    000000              ;                 MSP430xG461x
     11    000000              ;             -----------------
     12    000000              ;         /|\|                 |
     13    000000              ;          | |                 |
     14    000000              ;          --|RST              |
     15    000000              ;            |             P2.2|-->LED1(GREEN)
     16    000000              ;            |             P2.1|-->LED2(YELLOW)
     17    000000              ;
     18    000000              ; Alex Milenkovich, milenkovic@computer.org
     19    000000              ;***********************************************
                               *****************************
     20    000000              #include  <msp430xG46x.h>
     21    000000              ;-----------------------------------------------
                               -----------------------------
     22    000000                          RSEG    CSTACK                  ;
  Define stack segment
     23    000000              ;-----------------------------------------------
                               -----------------------------
     24    000000                          RSEG    CODE                    ;
  Assemble to Flash memory
     25    000000              ;-----------------------------------------------
                               -----------------------------
     26    000000 3140....     RESET       mov.w   #SFE(CSTACK),SP         ;
                                                                Initialize
                                                                stack
                                                                pointer
     27    000004 B240805A2001 StopWDT     mov.w   #WDTPW+WDTHOLD,&WDTCTL  ;
  Stop WDT
     28    00000A F2D006002A00 SetupP2     bis.b   #006h,&P2DIR            ;
  Set P2.1&P2.2 to output
     29    000010                                                          ;
                                direction (0000_0110)
     30    000010 E2D32900                 bis.b   #002h,&P2OUT            ;
  Set P2OUT to 0x0000_0010 
     31    000014                                                         
                                ;(LED2 is on, LED1 is off)          
     32    000014 F2E006002900 MainLoop    xor.b   #006h,&P2OUT            ;
  Toggle P2.1&P2.2 using XOR
     33    00001A 3F4050C3     Wait        mov.w   #050000,R15             ;
  Delay to R15
     34    00001E 1F83         L1          dec.w   R15                     ;
  Decrement R15
     35    000020 FE23                     jnz     L1                      ;
  Delay over?
     36    000022 F83F                     jmp     MainLoop                ;
  Again
                                           jmp     MainLoop                ;
                     Again
                               ---------------^
                               "D:\lab5\lab5_test\Lab5_D1.s43",36  Warning[409
                    ]: Jcc or JMP at end of segment part could possibly trigger
                     hardware problem
                                CPU40, as anything could be placed immediately
                     next to it, including the problematic values 0x0?40 and
                     0x0?50
                               "D:\lab5\lab5_test\Lab5_D1.s43",36  Warning[409
                    ]: Jcc or JMP at end of segment part could possibly trigger
                     hardware problem
                                CPU40, as anything could be placed immediately
                     next to it, including the problematic values 0x0?40 and
                     0x0?50
     37    000024                                                         
                                ;
     38    000024              ;-----------------------------------------------
                               -----------------------------
     39    000000                          COMMON  INTVEC                  ;
  Interrupt Vectors
     40    000000              ;-----------------------------------------------
                               -----------------------------
     41    00003E                          ORG     RESET_VECTOR            ;
  MSP430 RESET Vector
     42    00003E ....                     DW      RESET                  
                                                     ;
     43    000040                          END
##############################
#          CRC:21C4          #
#        Errors:   0         #
#        Warnings: 2         #
#         Bytes: 38          #
##############################



