Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/AMDXilinx/VitisVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 790d5bb5c52c451492b9153786e52b69 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tes_add_behav xil_defaultlib.Tes_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Tes_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot Tes_add_behav
