{"gems":{"name":"rggen","downloads":75566,"version":"0.30.1","version_created_at":"2023-06-09T14:32:36.263Z","version_downloads":10,"platform":"ruby","authors":"Taichi Ishitani","info":"RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers.\nIt will automatically generate source code related to configuration and status registers (CSR),\ne.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"1abf9d112bde79295afa79e076be8f3ddb55fa60482cab2e3e2c186c1033ff42","project_uri":"https://rubygems.org/gems/rggen","gem_uri":"https://rubygems.org/gems/rggen-0.30.1.gem","homepage_uri":"https://github.com/rggen/rggen","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[{"name":"bundler","requirements":">= 0"}],"runtime":[{"name":"rggen-c-header","requirements":"~> 0.4.0"},{"name":"rggen-core","requirements":"~> 0.30.0"},{"name":"rggen-default-register-map","requirements":"~> 0.30.0"},{"name":"rggen-markdown","requirements":"~> 0.25.0"},{"name":"rggen-spreadsheet-loader","requirements":"~> 0.24.0"},{"name":"rggen-systemverilog","requirements":"~> 0.30.1"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen"}