#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : out:ack_o.outpad[0] (.output at (9,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.764     3.715
| (intra 'io' routing)                                           0.118     3.832
out:ack_o.outpad[0] (.output at (9,0))                           0.000     3.832
data arrival time                                                          3.832

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.832
--------------------------------------------------------------------------------
slack (MET)                                                                1.968


#Path 2
Startpoint: mosi_o.Q[0] (dffsre at (17,11) clocked by clock0)
Endpoint  : out:mosi_o.outpad[0] (.output at (11,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
mosi_o.C[0] (dffsre at (17,11))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
mosi_o.Q[0] (dffsre at (17,11)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.644     3.595
| (intra 'io' routing)                                           0.118     3.712
out:mosi_o.outpad[0] (.output at (11,0))                         0.000     3.712
data arrival time                                                          3.712

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.712
--------------------------------------------------------------------------------
slack (MET)                                                                2.088


#Path 3
Startpoint: sck_o.Q[0] (dffsre at (17,10) clocked by clock0)
Endpoint  : out:sck_o.outpad[0] (.output at (11,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
sck_o.C[0] (dffsre at (17,10))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
sck_o.Q[0] (dffsre at (17,10)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.644     3.595
| (intra 'io' routing)                                           0.118     3.712
out:sck_o.outpad[0] (.output at (11,0))                          0.000     3.712
data arrival time                                                          3.712

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.712
--------------------------------------------------------------------------------
slack (MET)                                                                2.088


#Path 4
Startpoint: dat_o[1].Q[0] (dffsre at (17,7) clocked by clock0)
Endpoint  : out:dat_o[1].outpad[0] (.output at (18,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[1].C[0] (dffsre at (17,7))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[1].Q[0] (dffsre at (17,7)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.524     3.475
| (intra 'io' routing)                                           0.118     3.592
out:dat_o[1].outpad[0] (.output at (18,0))                       0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 5
Startpoint: dat_o[6].Q[0] (dffsre at (19,6) clocked by clock0)
Endpoint  : out:dat_o[6].outpad[0] (.output at (21,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[6].C[0] (dffsre at (19,6))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[6].Q[0] (dffsre at (19,6)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.524     3.475
| (intra 'io' routing)                                           0.118     3.592
out:dat_o[6].outpad[0] (.output at (21,0))                       0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 6
Startpoint: dat_o[7].Q[0] (dffsre at (17,5) clocked by clock0)
Endpoint  : out:dat_o[7].outpad[0] (.output at (21,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[7].C[0] (dffsre at (17,5))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[7].Q[0] (dffsre at (17,5)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.524     3.475
| (intra 'io' routing)                                           0.118     3.592
out:dat_o[7].outpad[0] (.output at (21,0))                       0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 7
Startpoint: dat_o[2].Q[0] (dffsre at (19,6) clocked by clock0)
Endpoint  : out:dat_o[2].outpad[0] (.output at (18,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[2].C[0] (dffsre at (19,6))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[2].Q[0] (dffsre at (19,6)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.524     3.475
| (intra 'io' routing)                                           0.118     3.592
out:dat_o[2].outpad[0] (.output at (18,0))                       0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 8
Startpoint: inta_o.Q[0] (dffsre at (17,5) clocked by clock0)
Endpoint  : out:inta_o.outpad[0] (.output at (10,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
inta_o.C[0] (dffsre at (17,5))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
inta_o.Q[0] (dffsre at (17,5)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.524     3.475
| (intra 'io' routing)                                           0.118     3.592
out:inta_o.outpad[0] (.output at (10,0))                         0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 9
Startpoint: dat_o[4].Q[0] (dffsre at (17,5) clocked by clock0)
Endpoint  : out:dat_o[4].outpad[0] (.output at (19,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[4].C[0] (dffsre at (17,5))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[4].Q[0] (dffsre at (17,5)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.524     3.475
| (intra 'io' routing)                                           0.118     3.592
out:dat_o[4].outpad[0] (.output at (19,0))                       0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 10
Startpoint: dat_o[5].Q[0] (dffsre at (17,5) clocked by clock0)
Endpoint  : out:dat_o[5].outpad[0] (.output at (20,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[5].C[0] (dffsre at (17,5))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[5].Q[0] (dffsre at (17,5)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.524     3.475
| (intra 'io' routing)                                           0.118     3.592
out:dat_o[5].outpad[0] (.output at (20,0))                       0.000     3.592
data arrival time                                                          3.592

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.592
--------------------------------------------------------------------------------
slack (MET)                                                                2.208


#Path 11
Startpoint: dat_o[0].Q[0] (dffsre at (17,5) clocked by clock0)
Endpoint  : out:dat_o[0].outpad[0] (.output at (17,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[0].C[0] (dffsre at (17,5))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[0].Q[0] (dffsre at (17,5)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'io' routing)                                           0.118     3.472
out:dat_o[0].outpad[0] (.output at (17,0))                       0.000     3.472
data arrival time                                                          3.472

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.472
--------------------------------------------------------------------------------
slack (MET)                                                                2.328


#Path 12
Startpoint: dat_o[3].Q[0] (dffsre at (19,6) clocked by clock0)
Endpoint  : out:dat_o[3].outpad[0] (.output at (19,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
dat_o[3].C[0] (dffsre at (19,6))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
dat_o[3].Q[0] (dffsre at (19,6)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'io' routing)                                           0.118     3.472
out:dat_o[3].outpad[0] (.output at (19,0))                       0.000     3.472
data arrival time                                                          3.472

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.472
--------------------------------------------------------------------------------
slack (MET)                                                                2.328


#Path 13
Startpoint: $abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo070.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                         0.000     0.000
clock source latency                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                0.000     0.000
| (intra 'io' routing)                                                           0.099     0.099
| (inter-block routing)                                                          0.000     0.099
| (intra 'clb' routing)                                                          2.000     2.099
$abc$10177$abc$4549$lo064.C[0] (dffsre at (17,7))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                   0.709     2.809
$abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                          0.142     2.951
| (inter-block routing)                                                          0.284     3.235
| (intra 'clb' routing)                                                          0.208     3.443
$abc$10177$new_new_n218__.in[5] (.names at (17,9))                               0.000     3.443
| (primitive '.names' combinational delay)                                       0.160     3.603
$abc$10177$new_new_n218__.out[0] (.names at (17,9))                              0.000     3.603
| (intra 'clb' routing)                                                          0.149     3.751
| (inter-block routing)                                                          0.284     4.035
| (intra 'clb' routing)                                                          0.208     4.243
$abc$10177$new_new_n306__.in[0] (.names at (17,11))                              0.000     4.243
| (primitive '.names' combinational delay)                                       0.280     4.523
$abc$10177$new_new_n306__.out[0] (.names at (17,11))                             0.000     4.523
| (intra 'clb' routing)                                                          0.149     4.672
| (inter-block routing)                                                          0.284     4.955
| (intra 'clb' routing)                                                          0.208     5.163
$abc$10177$abc$4549$li070_li070.in[4] (.names at (19,11))                        0.000     5.163
| (primitive '.names' combinational delay)                                       0.280     5.443
$abc$10177$abc$4549$li070_li070.out[0] (.names at (19,11))                       0.000     5.443
| (intra 'clb' routing)                                                          0.149     5.592
| (inter-block routing)                                                          0.284     5.876
| (intra 'clb' routing)                                                          0.328     6.204
$abc$10177$abc$4549$lo070.D[0] (dffsre at (17,10))                               0.000     6.204
data arrival time                                                                          6.204

clock clock0 (rise edge)                                                         6.800     6.800
clock source latency                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                0.000     6.800
| (intra 'io' routing)                                                           0.099     6.899
| (inter-block routing)                                                          0.000     6.899
| (intra 'clb' routing)                                                          2.000     8.899
$abc$10177$abc$4549$lo070.C[0] (dffsre at (17,10))                               0.000     8.899
clock uncertainty                                                                0.000     8.899
cell setup time                                                                 -0.063     8.836
data required time                                                                         8.836
------------------------------------------------------------------------------------------------
data required time                                                                         8.836
data arrival time                                                                         -6.204
------------------------------------------------------------------------------------------------
slack (MET)                                                                                2.632


#Path 14
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo085.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[1].in[2] (.names at (19,12))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.110     5.096
$abc$10177$abc$2301$verific$n625$116[1].out[0] (.names at (19,12))                       0.000     5.096
| (intra 'clb' routing)                                                                  0.149     5.244
| (inter-block routing)                                                                  0.284     5.528
| (intra 'clb' routing)                                                                  0.488     6.016
$abc$10177$abc$4549$lo085.D[0] (dffsre at (17,12))                                      -0.000     6.016
data arrival time                                                                                  6.016

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo085.C[0] (dffsre at (17,12))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -6.016
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        2.820


#Path 15
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo059.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.363     5.046
$abc$10177$abc$4549$li059_li059.in[0] (.names at (17,9))                        0.000     5.046
| (primitive '.names' combinational delay)                                      0.320     5.366
$abc$10177$abc$4549$li059_li059.out[0] (.names at (17,9))                       0.000     5.366
| (intra 'clb' routing)                                                         0.533     5.898
$abc$10177$abc$4549$lo059.D[0] (dffsre at (17,9))                               0.000     5.898
data arrival time                                                                         5.898

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo059.C[0] (dffsre at (17,9))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.898
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               2.937


#Path 16
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo060.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.363     5.046
$abc$10177$abc$4549$li060_li060.in[0] (.names at (17,9))                        0.000     5.046
| (primitive '.names' combinational delay)                                      0.320     5.366
$abc$10177$abc$4549$li060_li060.out[0] (.names at (17,9))                       0.000     5.366
| (intra 'clb' routing)                                                         0.533     5.898
$abc$10177$abc$4549$lo060.D[0] (dffsre at (17,9))                               0.000     5.898
data arrival time                                                                         5.898

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo060.C[0] (dffsre at (17,9))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.898
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               2.937


#Path 17
Startpoint: $abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7) clocked by clock0)
Endpoint  : sck_o.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.099     0.099
| (inter-block routing)                                                              0.000     0.099
| (intra 'clb' routing)                                                              2.000     2.099
$abc$10177$abc$4549$lo064.C[0] (dffsre at (17,7))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                       0.709     2.809
$abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                                              0.142     2.951
| (inter-block routing)                                                              0.284     3.235
| (intra 'clb' routing)                                                              0.208     3.443
$abc$10177$new_new_n218__.in[5] (.names at (17,9))                                   0.000     3.443
| (primitive '.names' combinational delay)                                           0.160     3.603
$abc$10177$new_new_n218__.out[0] (.names at (17,9))                                  0.000     3.603
| (intra 'clb' routing)                                                              0.149     3.751
| (inter-block routing)                                                              0.284     4.035
| (intra 'clb' routing)                                                              0.208     4.243
$abc$10177$new_new_n230__.in[1] (.names at (17,10))                                  0.000     4.243
| (primitive '.names' combinational delay)                                           0.160     4.403
$abc$10177$new_new_n230__.out[0] (.names at (17,10))                                 0.000     4.403
| (intra 'clb' routing)                                                              0.945     5.348
$abc$10177$abc$2301$verific$n636$61.in[2] (.names at (17,10))                        0.000     5.348
| (primitive '.names' combinational delay)                                           0.280     5.628
$abc$10177$abc$2301$verific$n636$61.out[0] (.names at (17,10))                       0.000     5.628
| (intra 'clb' routing)                                                              0.000     5.628
sck_o.D[0] (dffsre at (17,10))                                                       0.000     5.628
data arrival time                                                                              5.628

clock clock0 (rise edge)                                                             6.800     6.800
clock source latency                                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                    0.000     6.800
| (intra 'io' routing)                                                               0.099     6.899
| (inter-block routing)                                                              0.000     6.899
| (intra 'clb' routing)                                                              2.000     8.899
sck_o.C[0] (dffsre at (17,10))                                                       0.000     8.899
clock uncertainty                                                                    0.000     8.899
cell setup time                                                                     -0.063     8.836
data required time                                                                             8.836
----------------------------------------------------------------------------------------------------
data required time                                                                             8.836
data arrival time                                                                             -5.628
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    3.207


#Path 18
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo066.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.099     0.099
| (inter-block routing)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                 2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                          0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                                                 0.142     2.951
| (inter-block routing)                                                                 0.284     3.235
| (intra 'clb' routing)                                                                 0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                     0.000     3.443
| (primitive '.names' combinational delay)                                              0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                    0.000     3.763
| (intra 'clb' routing)                                                                 0.149     3.911
| (inter-block routing)                                                                 0.284     4.195
| (intra 'clb' routing)                                                                 0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                                     -0.000     4.403
| (primitive '.names' combinational delay)                                              0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                                     0.000     4.683
| (intra 'clb' routing)                                                                 0.149     4.832
| (inter-block routing)                                                                 0.284     5.116
| (intra 'clb' routing)                                                                 0.208     5.324
$abc$10177$abc$2428$verific$n458$93[7].in[0] (.names at (17,10))                        0.000     5.324
| (primitive '.names' combinational delay)                                              0.280     5.604
$abc$10177$abc$2428$verific$n458$93[7].out[0] (.names at (17,10))                       0.000     5.604
| (intra 'clb' routing)                                                                 0.000     5.604
$abc$10177$abc$4549$lo066.D[0] (dffsre at (17,10))                                      0.000     5.604
data arrival time                                                                                 5.604

clock clock0 (rise edge)                                                                6.800     6.800
clock source latency                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                       0.000     6.800
| (intra 'io' routing)                                                                  0.099     6.899
| (inter-block routing)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                 2.000     8.899
$abc$10177$abc$4549$lo066.C[0] (dffsre at (17,10))                                      0.000     8.899
clock uncertainty                                                                       0.000     8.899
cell setup time                                                                        -0.063     8.836
data required time                                                                                8.836
-------------------------------------------------------------------------------------------------------
data required time                                                                                8.836
data arrival time                                                                                -5.604
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       3.232


#Path 19
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wcol.D[0] (dffsre at (19,6) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                 0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.404     3.355
| (intra 'clb' routing)                                                         0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                             0.000     3.563
| (primitive '.names' combinational delay)                                      0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                            0.000     3.673
| (intra 'clb' routing)                                                         0.149     3.821
| (inter-block routing)                                                         0.404     4.225
| (intra 'clb' routing)                                                         0.208     4.433
$abc$10177$abc$4549$li025_li025.in[1] (.names at (19,7))                        0.000     4.433
| (primitive '.names' combinational delay)                                      0.320     4.753
$abc$10177$abc$4549$li025_li025.out[0] (.names at (19,7))                       0.000     4.753
| (intra 'clb' routing)                                                         0.149     4.901
| (inter-block routing)                                                         0.284     5.185
| (intra 'clb' routing)                                                         0.378     5.563
wcol.D[0] (dffsre at (19,6))                                                    0.000     5.563
data arrival time                                                                         5.563

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
wcol.C[0] (dffsre at (19,6))                                                    0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.563
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.273


#Path 20
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo061.D[0] (dffsre at (17,7) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.149     4.832
| (inter-block routing)                                                         0.284     5.116
| (intra 'clb' routing)                                                         0.208     5.324
$abc$10177$abc$4549$li061_li061.in[0] (.names at (17,7))                        0.000     5.324
| (primitive '.names' combinational delay)                                      0.120     5.444
$abc$10177$abc$4549$li061_li061.out[0] (.names at (17,7))                       0.000     5.444
| (intra 'clb' routing)                                                         0.000     5.444
$abc$10177$abc$4549$lo061.D[0] (dffsre at (17,7))                               0.000     5.444
data arrival time                                                                         5.444

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo061.C[0] (dffsre at (17,7))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.444
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.392


#Path 21
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo064.D[0] (dffsre at (17,7) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.149     4.832
| (inter-block routing)                                                         0.284     5.116
| (intra 'clb' routing)                                                         0.208     5.324
$abc$10177$abc$4549$li064_li064.in[0] (.names at (17,7))                        0.000     5.324
| (primitive '.names' combinational delay)                                      0.120     5.444
$abc$10177$abc$4549$li064_li064.out[0] (.names at (17,7))                       0.000     5.444
| (intra 'clb' routing)                                                         0.000     5.444
$abc$10177$abc$4549$lo064.D[0] (dffsre at (17,7))                               0.000     5.444
data arrival time                                                                         5.444

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo064.C[0] (dffsre at (17,7))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.444
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.392


#Path 22
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo069.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                         0.000     0.000
clock source latency                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                0.000     0.000
| (intra 'io' routing)                                                           0.099     0.099
| (inter-block routing)                                                          0.000     0.099
| (intra 'clb' routing)                                                          2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                   0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                          0.142     2.951
| (inter-block routing)                                                          0.284     3.235
| (intra 'clb' routing)                                                          0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                              0.000     3.443
| (primitive '.names' combinational delay)                                       0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                             0.000     3.763
| (intra 'clb' routing)                                                          0.149     3.911
| (inter-block routing)                                                          0.284     4.195
| (intra 'clb' routing)                                                          0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                              -0.000     4.403
| (primitive '.names' combinational delay)                                       0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                              0.000     4.683
| (intra 'clb' routing)                                                          0.149     4.832
| (inter-block routing)                                                          0.284     5.116
| (intra 'clb' routing)                                                          0.208     5.324
$abc$10177$abc$4549$li069_li069.in[0] (.names at (17,11))                        0.000     5.324
| (primitive '.names' combinational delay)                                       0.070     5.394
$abc$10177$abc$4549$li069_li069.out[0] (.names at (17,11))                       0.000     5.394
| (intra 'clb' routing)                                                          0.000     5.394
$abc$10177$abc$4549$lo069.D[0] (dffsre at (17,11))                               0.000     5.394
data arrival time                                                                          5.394

clock clock0 (rise edge)                                                         6.800     6.800
clock source latency                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                0.000     6.800
| (intra 'io' routing)                                                           0.099     6.899
| (inter-block routing)                                                          0.000     6.899
| (intra 'clb' routing)                                                          2.000     8.899
$abc$10177$abc$4549$lo069.C[0] (dffsre at (17,11))                               0.000     8.899
clock uncertainty                                                                0.000     8.899
cell setup time                                                                 -0.063     8.836
data required time                                                                         8.836
------------------------------------------------------------------------------------------------
data required time                                                                         8.836
data arrival time                                                                         -5.394
------------------------------------------------------------------------------------------------
slack (MET)                                                                                3.442


#Path 23
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo062.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.363     5.046
$abc$10177$abc$4549$li062_li062.in[0] (.names at (17,9))                        0.000     5.046
| (primitive '.names' combinational delay)                                      0.320     5.366
$abc$10177$abc$4549$li062_li062.out[0] (.names at (17,9))                       0.000     5.366
| (intra 'clb' routing)                                                         0.000     5.366
$abc$10177$abc$4549$lo062.D[0] (dffsre at (17,9))                               0.000     5.366
data arrival time                                                                         5.366

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo062.C[0] (dffsre at (17,9))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.366
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.470


#Path 24
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo063.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.363     5.046
$abc$10177$abc$4549$li063_li063.in[0] (.names at (17,9))                        0.000     5.046
| (primitive '.names' combinational delay)                                      0.320     5.366
$abc$10177$abc$4549$li063_li063.out[0] (.names at (17,9))                       0.000     5.366
| (intra 'clb' routing)                                                         0.000     5.366
$abc$10177$abc$4549$lo063.D[0] (dffsre at (17,9))                               0.000     5.366
data arrival time                                                                         5.366

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo063.C[0] (dffsre at (17,9))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.366
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.470


#Path 25
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : $abc$10177$abc$4489$lo0.E[0] (dffsre at (16,7) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.099     0.099
| (inter-block routing)                                                                                         0.000     0.099
| (intra 'clb' routing)                                                                                         2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                  0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                 0.000     2.809
| (intra 'clb' routing)                                                                                         0.356     3.165
$abc$10177$new_new_n206__.in[1] (.names at (19,7))                                                              0.000     3.165
| (primitive '.names' combinational delay)                                                                      0.320     3.485
$abc$10177$new_new_n206__.out[0] (.names at (19,7))                                                             0.000     3.485
| (intra 'clb' routing)                                                                                         0.363     3.847
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.in[1] (.names at (19,7))                        0.000     3.847
| (primitive '.names' combinational delay)                                                                      0.220     4.067
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.out[0] (.names at (19,7))                       0.000     4.067
| (intra 'clb' routing)                                                                                         0.363     4.430
$abc$10177$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409.in[5] (.names at (19,7))                        0.000     4.430
| (primitive '.names' combinational delay)                                                                      0.320     4.750
$abc$10177$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409.out[0] (.names at (19,7))                       0.000     4.750
| (intra 'clb' routing)                                                                                         0.149     4.899
| (inter-block routing)                                                                                         0.284     5.182
| (intra 'clb' routing)                                                                                         0.154     5.336
$abc$10177$abc$4489$lo0.E[0] (dffsre at (16,7))                                                                -0.000     5.336
data arrival time                                                                                                         5.336

clock clock0 (rise edge)                                                                                        6.800     6.800
clock source latency                                                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                               0.000     6.800
| (intra 'io' routing)                                                                                          0.099     6.899
| (inter-block routing)                                                                                         0.000     6.899
| (intra 'clb' routing)                                                                                         2.000     8.899
$abc$10177$abc$4489$lo0.C[0] (dffsre at (16,7))                                                                 0.000     8.899
clock uncertainty                                                                                               0.000     8.899
cell setup time                                                                                                -0.081     8.818
data required time                                                                                                        8.818
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        8.818
data arrival time                                                                                                        -5.336
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               3.481


#Path 26
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo084.D[0] (dffsre at (19,12) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[0].in[2] (.names at (19,12))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.320     5.306
$abc$10177$abc$2301$verific$n625$116[0].out[0] (.names at (19,12))                       0.000     5.306
| (intra 'clb' routing)                                                                  0.000     5.306
$abc$10177$abc$4549$lo084.D[0] (dffsre at (19,12))                                       0.000     5.306
data arrival time                                                                                  5.306

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo084.C[0] (dffsre at (19,12))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.306
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.530


#Path 27
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : mosi_o.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[7].in[2] (.names at (17,11))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.320     5.306
$abc$10177$abc$2301$verific$n625$116[7].out[0] (.names at (17,11))                       0.000     5.306
| (intra 'clb' routing)                                                                  0.000     5.306
mosi_o.D[0] (dffsre at (17,11))                                                          0.000     5.306
data arrival time                                                                                  5.306

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
mosi_o.C[0] (dffsre at (17,11))                                                          0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.306
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.530


#Path 28
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo081.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.149     3.911
| (inter-block routing)                                                                  0.284     4.195
| (intra 'clb' routing)                                                                  0.208     4.403
$abc$10177$abc$2301$verific$n621$115[0].in[5] (.names at (17,11))                       -0.000     4.403
| (primitive '.names' combinational delay)                                               0.320     4.723
$abc$10177$abc$2301$verific$n621$115[0].out[0] (.names at (17,11))                       0.000     4.723
| (intra 'clb' routing)                                                                  0.583     5.305
$abc$10177$abc$4549$lo081.D[0] (dffsre at (17,11))                                       0.000     5.305
data arrival time                                                                                  5.305

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo081.C[0] (dffsre at (17,11))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.305
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.530


#Path 29
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo080.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.149     3.911
| (inter-block routing)                                                                  0.284     4.195
| (intra 'clb' routing)                                                                  0.208     4.403
$abc$10177$abc$2301$verific$n618$114[1].in[4] (.names at (17,11))                       -0.000     4.403
| (primitive '.names' combinational delay)                                               0.170     4.573
$abc$10177$abc$2301$verific$n618$114[1].out[0] (.names at (17,11))                       0.000     4.573
| (intra 'clb' routing)                                                                  0.149     4.722
| (inter-block routing)                                                                  0.284     5.006
| (intra 'clb' routing)                                                                  0.278     5.284
$abc$10177$abc$4549$lo080.D[0] (dffsre at (17,10))                                       0.000     5.284
data arrival time                                                                                  5.284

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo080.C[0] (dffsre at (17,10))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.284
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.552


#Path 30
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][7].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][7].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][7].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 31
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][6].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][6].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][6].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 32
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][5].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][5].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][5].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 33
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][3].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][3].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][3].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 34
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][2].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][2].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][2].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 35
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][1].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][1].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][1].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 36
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][0].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][0].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][0].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 37
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[0][4].E[0] (dffsre at (16,12) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.500     5.081
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.235
wfifo.mem[0][4].E[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     5.235
data arrival time                                                                                                                                                                                                                    5.235

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[0][4].C[0] (dffsre at (16,12))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.582


#Path 38
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo068.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.363     5.046
$abc$10177$abc$4549$li068_li068.in[0] (.names at (17,9))                        0.000     5.046
| (primitive '.names' combinational delay)                                      0.200     5.246
$abc$10177$abc$4549$li068_li068.out[0] (.names at (17,9))                       0.000     5.246
| (intra 'clb' routing)                                                         0.000     5.246
$abc$10177$abc$4549$lo068.D[0] (dffsre at (17,9))                               0.000     5.246
data arrival time                                                                         5.246

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo068.C[0] (dffsre at (17,9))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.246
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.590


#Path 39
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo067.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.363     5.046
$abc$10177$abc$4549$li067_li067.in[0] (.names at (17,9))                        0.000     5.046
| (primitive '.names' combinational delay)                                      0.200     5.246
$abc$10177$abc$4549$li067_li067.out[0] (.names at (17,9))                       0.000     5.246
| (intra 'clb' routing)                                                         0.000     5.246
$abc$10177$abc$4549$lo067.D[0] (dffsre at (17,9))                               0.000     5.246
data arrival time                                                                         5.246

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.246
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.590


#Path 40
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo065.D[0] (dffsre at (17,9) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                            0.000     3.763
| (intra 'clb' routing)                                                         0.149     3.911
| (inter-block routing)                                                         0.284     4.195
| (intra 'clb' routing)                                                         0.208     4.403
$abc$10177$new_new_n262__.in[2] (.names at (17,9))                             -0.000     4.403
| (primitive '.names' combinational delay)                                      0.280     4.683
$abc$10177$new_new_n262__.out[0] (.names at (17,9))                             0.000     4.683
| (intra 'clb' routing)                                                         0.363     5.046
$abc$10177$abc$4549$li065_li065.in[0] (.names at (17,9))                        0.000     5.046
| (primitive '.names' combinational delay)                                      0.200     5.246
$abc$10177$abc$4549$li065_li065.out[0] (.names at (17,9))                       0.000     5.246
| (intra 'clb' routing)                                                         0.000     5.246
$abc$10177$abc$4549$lo065.D[0] (dffsre at (17,9))                               0.000     5.246
data arrival time                                                                         5.246

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$10177$abc$4549$lo065.C[0] (dffsre at (17,9))                               0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.246
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.590


#Path 41
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : $abc$10177$abc$4354$lo0.D[0] (dffsre at (20,12) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                              0.000     2.809
| (intra 'clb' routing)                                                      0.142     2.951
| (inter-block routing)                                                      0.404     3.355
| (intra 'clb' routing)                                                      0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                          0.000     3.563
| (primitive '.names' combinational delay)                                   0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                         0.000     3.673
| (intra 'clb' routing)                                                      0.363     4.035
$abc$10177$abc$4354$li0_li0.in[1] (.names at (19,12))                        0.000     4.035
| (primitive '.names' combinational delay)                                   0.320     4.355
$abc$10177$abc$4354$li0_li0.out[0] (.names at (19,12))                       0.000     4.355
| (intra 'clb' routing)                                                      0.149     4.504
| (inter-block routing)                                                      0.284     4.787
| (intra 'clb' routing)                                                      0.378     5.165
$abc$10177$abc$4354$lo0.D[0] (dffsre at (20,12))                            -0.000     5.165
data arrival time                                                                      5.165

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$10177$abc$4354$lo0.C[0] (dffsre at (20,12))                             0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -5.165
--------------------------------------------------------------------------------------------
slack (MET)                                                                            3.670


#Path 42
Startpoint: $abc$10177$abc$4345$lo0.Q[0] (dffsre at (19,5) clocked by clock0)
Endpoint  : spif.D[0] (dffsre at (20,7) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4345$lo0.C[0] (dffsre at (19,5))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4345$lo0.Q[0] (dffsre at (19,5)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n283__.in[4] (.names at (19,7))                              0.000     3.443
| (primitive '.names' combinational delay)                                      0.280     3.723
$abc$10177$new_new_n283__.out[0] (.names at (19,7))                             0.000     3.723
| (intra 'clb' routing)                                                         0.363     4.085
$abc$10177$abc$4549$li024_li024.in[0] (.names at (19,7))                        0.000     4.085
| (primitive '.names' combinational delay)                                      0.220     4.305
$abc$10177$abc$4549$li024_li024.out[0] (.names at (19,7))                       0.000     4.305
| (intra 'clb' routing)                                                         0.149     4.454
| (inter-block routing)                                                         0.284     4.738
| (intra 'clb' routing)                                                         0.378     5.116
spif.D[0] (dffsre at (20,7))                                                    0.000     5.116
data arrival time                                                                         5.116

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
spif.C[0] (dffsre at (20,7))                                                    0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -5.116
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.720


#Path 43
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo089.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[5].in[2] (.names at (17,12))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.070     5.056
$abc$10177$abc$2301$verific$n625$116[5].out[0] (.names at (17,12))                       0.000     5.056
| (intra 'clb' routing)                                                                  0.000     5.056
$abc$10177$abc$4549$lo089.D[0] (dffsre at (17,12))                                       0.000     5.056
data arrival time                                                                                  5.056

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo089.C[0] (dffsre at (17,12))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.056
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.780


#Path 44
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo086.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[2].in[2] (.names at (17,12))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.070     5.056
$abc$10177$abc$2301$verific$n625$116[2].out[0] (.names at (17,12))                       0.000     5.056
| (intra 'clb' routing)                                                                  0.000     5.056
$abc$10177$abc$4549$lo086.D[0] (dffsre at (17,12))                                       0.000     5.056
data arrival time                                                                                  5.056

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo086.C[0] (dffsre at (17,12))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.056
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.780


#Path 45
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo090.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[6].in[2] (.names at (17,12))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.070     5.056
$abc$10177$abc$2301$verific$n625$116[6].out[0] (.names at (17,12))                       0.000     5.056
| (intra 'clb' routing)                                                                  0.000     5.056
$abc$10177$abc$4549$lo090.D[0] (dffsre at (17,12))                                       0.000     5.056
data arrival time                                                                                  5.056

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo090.C[0] (dffsre at (17,12))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.056
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.780


#Path 46
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo082.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n621$115[1].in[3] (.names at (17,11))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.070     5.056
$abc$10177$abc$2301$verific$n621$115[1].out[0] (.names at (17,11))                       0.000     5.056
| (intra 'clb' routing)                                                                  0.000     5.056
$abc$10177$abc$4549$lo082.D[0] (dffsre at (17,11))                                       0.000     5.056
data arrival time                                                                                  5.056

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo082.C[0] (dffsre at (17,11))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.056
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.780


#Path 47
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo087.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[3].in[2] (.names at (17,12))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.070     5.056
$abc$10177$abc$2301$verific$n625$116[3].out[0] (.names at (17,12))                       0.000     5.056
| (intra 'clb' routing)                                                                  0.000     5.056
$abc$10177$abc$4549$lo087.D[0] (dffsre at (17,12))                                       0.000     5.056
data arrival time                                                                                  5.056

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo087.C[0] (dffsre at (17,12))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.056
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.780


#Path 48
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo088.D[0] (dffsre at (17,12) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                                      0.000     3.443
| (primitive '.names' combinational delay)                                               0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                                     0.000     3.763
| (intra 'clb' routing)                                                                  0.363     4.125
$abc$10177$new_new_n219__.in[1] (.names at (17,10))                                      0.000     4.125
| (primitive '.names' combinational delay)                                               0.220     4.345
$abc$10177$new_new_n219__.out[0] (.names at (17,10))                                     0.000     4.345
| (intra 'clb' routing)                                                                  0.149     4.494
| (inter-block routing)                                                                  0.284     4.778
| (intra 'clb' routing)                                                                  0.208     4.986
$abc$10177$abc$2301$verific$n625$116[4].in[2] (.names at (17,12))                        0.000     4.986
| (primitive '.names' combinational delay)                                               0.070     5.056
$abc$10177$abc$2301$verific$n625$116[4].out[0] (.names at (17,12))                       0.000     5.056
| (intra 'clb' routing)                                                                  0.000     5.056
$abc$10177$abc$4549$lo088.D[0] (dffsre at (17,12))                                       0.000     5.056
data arrival time                                                                                  5.056

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo088.C[0] (dffsre at (17,12))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -5.056
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.780


#Path 49
Startpoint: $abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo083.D[0] (dffsre at (17,11) clocked by clock0)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                         0.000     0.000
clock source latency                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                0.000     0.000
| (intra 'io' routing)                                                           0.099     0.099
| (inter-block routing)                                                          0.000     0.099
| (intra 'clb' routing)                                                          2.000     2.099
$abc$10177$abc$4549$lo067.C[0] (dffsre at (17,9))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                   0.709     2.809
$abc$10177$abc$4549$lo067.Q[0] (dffsre at (17,9)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                          0.142     2.951
| (inter-block routing)                                                          0.284     3.235
| (intra 'clb' routing)                                                          0.208     3.443
$abc$10177$new_new_n217__.in[2] (.names at (17,10))                              0.000     3.443
| (primitive '.names' combinational delay)                                       0.320     3.763
$abc$10177$new_new_n217__.out[0] (.names at (17,10))                             0.000     3.763
| (intra 'clb' routing)                                                          0.363     4.125
$abc$10177$new_new_n309__.in[1] (.names at (17,10))                              0.000     4.125
| (primitive '.names' combinational delay)                                       0.220     4.345
$abc$10177$new_new_n309__.out[0] (.names at (17,10))                             0.000     4.345
| (intra 'clb' routing)                                                          0.149     4.494
| (inter-block routing)                                                          0.284     4.778
| (intra 'clb' routing)                                                          0.208     4.986
$abc$10177$abc$4549$li083_li083.in[3] (.names at (17,11))                        0.000     4.986
| (primitive '.names' combinational delay)                                       0.070     5.056
$abc$10177$abc$4549$li083_li083.out[0] (.names at (17,11))                       0.000     5.056
| (intra 'clb' routing)                                                          0.000     5.056
$abc$10177$abc$4549$lo083.D[0] (dffsre at (17,11))                               0.000     5.056
data arrival time                                                                          5.056

clock clock0 (rise edge)                                                         6.800     6.800
clock source latency                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                0.000     6.800
| (intra 'io' routing)                                                           0.099     6.899
| (inter-block routing)                                                          0.000     6.899
| (intra 'clb' routing)                                                          2.000     8.899
$abc$10177$abc$4549$lo083.C[0] (dffsre at (17,11))                               0.000     8.899
clock uncertainty                                                                0.000     8.899
cell setup time                                                                 -0.063     8.836
data required time                                                                         8.836
------------------------------------------------------------------------------------------------
data required time                                                                         8.836
data arrival time                                                                         -5.056
------------------------------------------------------------------------------------------------
slack (MET)                                                                                3.780


#Path 50
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][7].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][7].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][7].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 51
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][1].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][1].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][1].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 52
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][6].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][6].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][6].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 53
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][5].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][5].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][5].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 54
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][4].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][4].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][4].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 55
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][3].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][3].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][3].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 56
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][2].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][2].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][2].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 57
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[2][0].E[0] (dffsre at (16,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.099     0.099
| (inter-block routing)                                                                                                                                                                                                   0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                            0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                           0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                   0.142     2.951
| (inter-block routing)                                                                                                                                                                                                   0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                       0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                      0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     3.821
| (inter-block routing)                                                                                                                                                                                                   0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                   0.208     4.313
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                0.120     4.433
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                   0.149     4.582
| (inter-block routing)                                                                                                                                                                                                   0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                   0.154     5.019
wfifo.mem[2][0].E[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     5.019
data arrival time                                                                                                                                                                                                                   5.019

clock clock0 (rise edge)                                                                                                                                                                                                  6.800     6.800
clock source latency                                                                                                                                                                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                         0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                    0.099     6.899
| (inter-block routing)                                                                                                                                                                                                   0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                   2.000     8.899
wfifo.mem[2][0].C[0] (dffsre at (16,11))                                                                                                                                                                                  0.000     8.899
clock uncertainty                                                                                                                                                                                                         0.000     8.899
cell setup time                                                                                                                                                                                                          -0.081     8.818
data required time                                                                                                                                                                                                                  8.818
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  8.818
data arrival time                                                                                                                                                                                                                  -5.019
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         3.798


#Path 58
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][7].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][7].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][7].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 59
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][6].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][6].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][6].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 60
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][5].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][5].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][5].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 61
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][4].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][4].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][4].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 62
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][3].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][3].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][3].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 63
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][2].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][2].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][2].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 64
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][0].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][0].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][0].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 65
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[3][1].E[0] (dffsre at (19,10) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.284     4.865
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.019
wfifo.mem[3][1].E[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     5.019
data arrival time                                                                                                                                                                                                                    5.019

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[3][1].C[0] (dffsre at (19,10))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.019
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.798


#Path 66
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][1].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][1].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][1].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 67
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][0].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][0].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][0].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 68
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][2].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][2].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][2].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 69
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][7].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][7].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][7].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 70
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][6].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][6].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][6].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 71
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][5].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][5].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][5].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 72
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][4].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][4].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][4].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 73
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : wfifo.mem[1][3].E[0] (dffsre at (19,11) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.099     0.099
| (inter-block routing)                                                                                                                                                                                                    0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                                                                                                                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                             0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                                                                                                                            0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                    0.142     2.951
| (inter-block routing)                                                                                                                                                                                                    0.404     3.355
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                                                                                                                                        0.000     3.563
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                                                                                                                                       0.000     3.673
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     3.821
| (inter-block routing)                                                                                                                                                                                                    0.284     4.105
| (intra 'clb' routing)                                                                                                                                                                                                    0.208     4.313
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names at (19,11))                        0.000     4.313
| (primitive '.names' combinational delay)                                                                                                                                                                                 0.120     4.433
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names at (19,11))                       0.000     4.433
| (intra 'clb' routing)                                                                                                                                                                                                    0.149     4.582
| (inter-block routing)                                                                                                                                                                                                    0.272     4.853
| (intra 'clb' routing)                                                                                                                                                                                                    0.154     5.007
wfifo.mem[1][3].E[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     5.007
data arrival time                                                                                                                                                                                                                    5.007

clock clock0 (rise edge)                                                                                                                                                                                                   6.800     6.800
clock source latency                                                                                                                                                                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                          0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                     0.099     6.899
| (inter-block routing)                                                                                                                                                                                                    0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                    2.000     8.899
wfifo.mem[1][3].C[0] (dffsre at (19,11))                                                                                                                                                                                   0.000     8.899
clock uncertainty                                                                                                                                                                                                          0.000     8.899
cell setup time                                                                                                                                                                                                           -0.081     8.818
data required time                                                                                                                                                                                                                   8.818
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                   8.818
data arrival time                                                                                                                                                                                                                   -5.007
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          3.810


#Path 74
Startpoint: spe.Q[0] (dffsre at (17,8) clocked by clock0)
Endpoint  : $abc$10177$abc$4354$lo0.E[0] (dffsre at (20,12) clocked by clock0)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                           0.099     0.099
| (inter-block routing)                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                          2.000     2.099
spe.C[0] (dffsre at (17,8))                                                                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                   0.709     2.809
spe.Q[0] (dffsre at (17,8)) [clock-to-output]                                                                    0.000     2.809
| (intra 'clb' routing)                                                                                          0.142     2.951
| (inter-block routing)                                                                                          0.512     3.463
| (intra 'clb' routing)                                                                                          0.208     3.671
$abc$10177$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397.in[0] (.names at (19,12))                        0.000     3.671
| (primitive '.names' combinational delay)                                                                       0.120     3.791
$abc$10177$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397.out[0] (.names at (19,12))                       0.000     3.791
| (intra 'clb' routing)                                                                                          0.363     4.153
$abc$10177$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400.in[5] (.names at (19,12))                        0.000     4.153
| (primitive '.names' combinational delay)                                                                       0.260     4.413
$abc$10177$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400.out[0] (.names at (19,12))                       0.000     4.413
| (intra 'clb' routing)                                                                                          0.149     4.562
| (inter-block routing)                                                                                          0.284     4.846
| (intra 'clb' routing)                                                                                          0.154     5.000
$abc$10177$abc$4354$lo0.E[0] (dffsre at (20,12))                                                                -0.000     5.000
data arrival time                                                                                                          5.000

clock clock0 (rise edge)                                                                                         6.800     6.800
clock source latency                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                0.000     6.800
| (intra 'io' routing)                                                                                           0.099     6.899
| (inter-block routing)                                                                                          0.000     6.899
| (intra 'clb' routing)                                                                                          2.000     8.899
$abc$10177$abc$4354$lo0.C[0] (dffsre at (20,12))                                                                 0.000     8.899
clock uncertainty                                                                                                0.000     8.899
cell setup time                                                                                                 -0.081     8.818
data required time                                                                                                         8.818
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         8.818
data arrival time                                                                                                         -5.000
--------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                3.818


#Path 75
Startpoint: $abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7) clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo079.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.099     0.099
| (inter-block routing)                                                                  0.000     0.099
| (intra 'clb' routing)                                                                  2.000     2.099
$abc$10177$abc$4549$lo064.C[0] (dffsre at (17,7))                                        0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                           0.709     2.809
$abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7)) [clock-to-output]                      0.000     2.809
| (intra 'clb' routing)                                                                  0.142     2.951
| (inter-block routing)                                                                  0.284     3.235
| (intra 'clb' routing)                                                                  0.208     3.443
$abc$10177$new_new_n218__.in[5] (.names at (17,9))                                       0.000     3.443
| (primitive '.names' combinational delay)                                               0.160     3.603
$abc$10177$new_new_n218__.out[0] (.names at (17,9))                                      0.000     3.603
| (intra 'clb' routing)                                                                  0.149     3.751
| (inter-block routing)                                                                  0.284     4.035
| (intra 'clb' routing)                                                                  0.208     4.243
$abc$10177$new_new_n230__.in[1] (.names at (17,10))                                      0.000     4.243
| (primitive '.names' combinational delay)                                               0.160     4.403
$abc$10177$new_new_n230__.out[0] (.names at (17,10))                                     0.000     4.403
| (intra 'clb' routing)                                                                  0.363     4.765
$abc$10177$abc$2301$verific$n618$114[0].in[4] (.names at (17,10))                        0.000     4.765
| (primitive '.names' combinational delay)                                               0.220     4.985
$abc$10177$abc$2301$verific$n618$114[0].out[0] (.names at (17,10))                       0.000     4.985
| (intra 'clb' routing)                                                                  0.000     4.985
$abc$10177$abc$4549$lo079.D[0] (dffsre at (17,10))                                       0.000     4.985
data arrival time                                                                                  4.985

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                        0.000     6.800
| (intra 'io' routing)                                                                   0.099     6.899
| (inter-block routing)                                                                  0.000     6.899
| (intra 'clb' routing)                                                                  2.000     8.899
$abc$10177$abc$4549$lo079.C[0] (dffsre at (17,10))                                       0.000     8.899
clock uncertainty                                                                        0.000     8.899
cell setup time                                                                         -0.063     8.836
data required time                                                                                 8.836
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.836
data arrival time                                                                                 -4.985
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        3.850


#Path 76
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : $abc$10177$abc$2232$lo0.E[0] (dffsre at (19,13) clocked by clock0)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                           0.099     0.099
| (inter-block routing)                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                          2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                   0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                  0.000     2.809
| (intra 'clb' routing)                                                                                          0.142     2.951
| (inter-block routing)                                                                                          0.404     3.355
| (intra 'clb' routing)                                                                                          0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                              0.000     3.563
| (primitive '.names' combinational delay)                                                                       0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                             0.000     3.673
| (intra 'clb' routing)                                                                                          0.149     3.821
| (inter-block routing)                                                                                          0.272     4.093
| (intra 'clb' routing)                                                                                          0.208     4.301
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.in[1] (.names at (19,12))                        0.000     4.301
| (primitive '.names' combinational delay)                                                                       0.070     4.371
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.out[0] (.names at (19,12))                       0.000     4.371
| (intra 'clb' routing)                                                                                          0.149     4.520
| (inter-block routing)                                                                                          0.284     4.803
| (intra 'clb' routing)                                                                                          0.154     4.957
$abc$10177$abc$2232$lo0.E[0] (dffsre at (19,13))                                                                 0.000     4.957
data arrival time                                                                                                          4.957

clock clock0 (rise edge)                                                                                         6.800     6.800
clock source latency                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                0.000     6.800
| (intra 'io' routing)                                                                                           0.099     6.899
| (inter-block routing)                                                                                          0.000     6.899
| (intra 'clb' routing)                                                                                          2.000     8.899
$abc$10177$abc$2232$lo0.C[0] (dffsre at (19,13))                                                                 0.000     8.899
clock uncertainty                                                                                                0.000     8.899
cell setup time                                                                                                 -0.081     8.818
data required time                                                                                                         8.818
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         8.818
data arrival time                                                                                                         -4.957
--------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                3.860


#Path 77
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : $abc$10177$abc$3040$lo1.E[0] (dffsre at (19,13) clocked by clock0)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                           0.099     0.099
| (inter-block routing)                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                          2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                   0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                  0.000     2.809
| (intra 'clb' routing)                                                                                          0.142     2.951
| (inter-block routing)                                                                                          0.404     3.355
| (intra 'clb' routing)                                                                                          0.208     3.563
$abc$10177$new_new_n201__.in[2] (.names at (19,12))                                                              0.000     3.563
| (primitive '.names' combinational delay)                                                                       0.110     3.673
$abc$10177$new_new_n201__.out[0] (.names at (19,12))                                                             0.000     3.673
| (intra 'clb' routing)                                                                                          0.149     3.821
| (inter-block routing)                                                                                          0.272     4.093
| (intra 'clb' routing)                                                                                          0.208     4.301
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.in[1] (.names at (19,12))                        0.000     4.301
| (primitive '.names' combinational delay)                                                                       0.070     4.371
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.out[0] (.names at (19,12))                       0.000     4.371
| (intra 'clb' routing)                                                                                          0.149     4.520
| (inter-block routing)                                                                                          0.284     4.803
| (intra 'clb' routing)                                                                                          0.154     4.957
$abc$10177$abc$3040$lo1.E[0] (dffsre at (19,13))                                                                 0.000     4.957
data arrival time                                                                                                          4.957

clock clock0 (rise edge)                                                                                         6.800     6.800
clock source latency                                                                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                0.000     6.800
| (intra 'io' routing)                                                                                           0.099     6.899
| (inter-block routing)                                                                                          0.000     6.899
| (intra 'clb' routing)                                                                                          2.000     8.899
$abc$10177$abc$3040$lo1.C[0] (dffsre at (19,13))                                                                 0.000     8.899
clock uncertainty                                                                                                0.000     8.899
cell setup time                                                                                                 -0.081     8.818
data required time                                                                                                         8.818
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         8.818
data arrival time                                                                                                         -4.957
--------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                3.860


#Path 78
Startpoint: $abc$10177$abc$4271$lo1.Q[0] (dffsre at (17,4) clocked by clock0)
Endpoint  : $abc$10177$abc$4489$lo0.D[0] (dffsre at (16,7) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10177$abc$4271$lo1.C[0] (dffsre at (17,4))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10177$abc$4271$lo1.Q[0] (dffsre at (17,4)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.284     3.235
| (intra 'clb' routing)                                                     0.208     3.443
$abc$10177$new_new_n255__.in[0] (.names at (19,7))                          0.000     3.443
| (primitive '.names' combinational delay)                                  0.120     3.563
$abc$10177$new_new_n255__.out[0] (.names at (19,7))                         0.000     3.563
| (intra 'clb' routing)                                                     0.363     3.925
$abc$10177$abc$4489$li0_li0.in[3] (.names at (19,7))                        0.000     3.925
| (primitive '.names' combinational delay)                                  0.200     4.125
$abc$10177$abc$4489$li0_li0.out[0] (.names at (19,7))                       0.000     4.125
| (intra 'clb' routing)                                                     0.149     4.274
| (inter-block routing)                                                     0.284     4.558
| (intra 'clb' routing)                                                     0.378     4.936
$abc$10177$abc$4489$lo0.D[0] (dffsre at (16,7))                            -0.000     4.936
data arrival time                                                                     4.936

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$10177$abc$4489$lo0.C[0] (dffsre at (16,7))                             0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -4.936
-------------------------------------------------------------------------------------------
slack (MET)                                                                           3.900


#Path 79
Startpoint: $abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7) clocked by clock0)
Endpoint  : rfifo.we.D[0] (dffsre at (17,10) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.099     0.099
| (inter-block routing)                                                              0.000     0.099
| (intra 'clb' routing)                                                              2.000     2.099
$abc$10177$abc$4549$lo064.C[0] (dffsre at (17,7))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                       0.709     2.809
$abc$10177$abc$4549$lo064.Q[0] (dffsre at (17,7)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                                              0.142     2.951
| (inter-block routing)                                                              0.284     3.235
| (intra 'clb' routing)                                                              0.208     3.443
$abc$10177$new_new_n218__.in[5] (.names at (17,9))                                   0.000     3.443
| (primitive '.names' combinational delay)                                           0.160     3.603
$abc$10177$new_new_n218__.out[0] (.names at (17,9))                                  0.000     3.603
| (intra 'clb' routing)                                                              0.149     3.751
| (inter-block routing)                                                              0.284     4.035
| (intra 'clb' routing)                                                              0.208     4.243
$abc$10177$new_new_n230__.in[1] (.names at (17,10))                                  0.000     4.243
| (primitive '.names' combinational delay)                                           0.160     4.403
$abc$10177$new_new_n230__.out[0] (.names at (17,10))                                 0.000     4.403
| (intra 'clb' routing)                                                              0.363     4.765
$abc$10177$abc$2301$verific$n635$60.in[2] (.names at (17,10))                        0.000     4.765
| (primitive '.names' combinational delay)                                           0.170     4.935
$abc$10177$abc$2301$verific$n635$60.out[0] (.names at (17,10))                       0.000     4.935
| (intra 'clb' routing)                                                              0.000     4.935
rfifo.we.D[0] (dffsre at (17,10))                                                    0.000     4.935
data arrival time                                                                              4.935

clock clock0 (rise edge)                                                             6.800     6.800
clock source latency                                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                    0.000     6.800
| (intra 'io' routing)                                                               0.099     6.899
| (inter-block routing)                                                              0.000     6.899
| (intra 'clb' routing)                                                              2.000     8.899
rfifo.we.C[0] (dffsre at (17,10))                                                    0.000     8.899
clock uncertainty                                                                    0.000     8.899
cell setup time                                                                     -0.063     8.836
data required time                                                                             8.836
----------------------------------------------------------------------------------------------------
data required time                                                                             8.836
data arrival time                                                                             -4.935
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    3.900


#Path 80
Startpoint: $abc$10177$abc$2232$lo0.Q[0] (dffsre at (19,13) clocked by clock0)
Endpoint  : dat_o[2].D[0] (dffsre at (19,6) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$2232$lo0.C[0] (dffsre at (19,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$2232$lo0.Q[0] (dffsre at (19,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n224__.in[2] (.names at (19,12))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.280     3.723
$abc$10177$new_new_n224__.out[0] (.names at (19,12))                            0.000     3.723
| (intra 'clb' routing)                                                         0.149     3.871
| (inter-block routing)                                                         0.404     4.275
| (intra 'clb' routing)                                                         0.208     4.483
$abc$10177$abc$4549$li002_li002.in[3] (.names at (19,6))                        0.000     4.483
| (primitive '.names' combinational delay)                                      0.320     4.803
$abc$10177$abc$4549$li002_li002.out[0] (.names at (19,6))                       0.000     4.803
| (intra 'clb' routing)                                                         0.000     4.803
dat_o[2].D[0] (dffsre at (19,6))                                                0.000     4.803
data arrival time                                                                         4.803

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
dat_o[2].C[0] (dffsre at (19,6))                                                0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.803
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.032


#Path 81
Startpoint: $abc$10177$abc$4271$lo1.Q[0] (dffsre at (17,4) clocked by clock0)
Endpoint  : dat_o[0].D[0] (dffsre at (17,5) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$4271$lo1.C[0] (dffsre at (17,4))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$4271$lo1.Q[0] (dffsre at (17,4)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.404     3.355
| (intra 'clb' routing)                                                         0.208     3.563
$abc$10177$new_new_n264__.in[1] (.names at (17,7))                              0.000     3.563
| (primitive '.names' combinational delay)                                      0.320     3.883
$abc$10177$new_new_n264__.out[0] (.names at (17,7))                             0.000     3.883
| (intra 'clb' routing)                                                         0.149     4.031
| (inter-block routing)                                                         0.284     4.315
| (intra 'clb' routing)                                                         0.208     4.523
$abc$10177$abc$4549$li000_li000.in[2] (.names at (17,5))                        0.000     4.523
| (primitive '.names' combinational delay)                                      0.260     4.783
$abc$10177$abc$4549$li000_li000.out[0] (.names at (17,5))                       0.000     4.783
| (intra 'clb' routing)                                                         0.000     4.783
dat_o[0].D[0] (dffsre at (17,5))                                                0.000     4.783
data arrival time                                                                         4.783

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
dat_o[0].C[0] (dffsre at (17,5))                                                0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.783
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.053


#Path 82
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : $abc$10177$abc$2256$lo0.E[0] (dffsre at (17,4) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.099     0.099
| (inter-block routing)                                                                                         0.000     0.099
| (intra 'clb' routing)                                                                                         2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                  0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                 0.000     2.809
| (intra 'clb' routing)                                                                                         0.356     3.165
$abc$10177$new_new_n206__.in[1] (.names at (19,7))                                                              0.000     3.165
| (primitive '.names' combinational delay)                                                                      0.320     3.485
$abc$10177$new_new_n206__.out[0] (.names at (19,7))                                                             0.000     3.485
| (intra 'clb' routing)                                                                                         0.363     3.847
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.in[1] (.names at (19,7))                        0.000     3.847
| (primitive '.names' combinational delay)                                                                      0.220     4.067
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.out[0] (.names at (19,7))                       0.000     4.067
| (intra 'clb' routing)                                                                                         0.149     4.216
| (inter-block routing)                                                                                         0.284     4.500
| (intra 'clb' routing)                                                                                         0.154     4.654
$abc$10177$abc$2256$lo0.E[0] (dffsre at (17,4))                                                                 0.000     4.654
data arrival time                                                                                                         4.654

clock clock0 (rise edge)                                                                                        6.800     6.800
clock source latency                                                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                               0.000     6.800
| (intra 'io' routing)                                                                                          0.099     6.899
| (inter-block routing)                                                                                         0.000     6.899
| (intra 'clb' routing)                                                                                         2.000     8.899
$abc$10177$abc$2256$lo0.C[0] (dffsre at (17,4))                                                                 0.000     8.899
clock uncertainty                                                                                               0.000     8.899
cell setup time                                                                                                -0.081     8.818
data required time                                                                                                        8.818
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        8.818
data arrival time                                                                                                        -4.654
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.164


#Path 83
Startpoint: ack_o.Q[0] (dffsre at (19,7) clocked by clock0)
Endpoint  : $abc$10177$abc$4271$lo1.E[0] (dffsre at (17,4) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.099     0.099
| (inter-block routing)                                                                                         0.000     0.099
| (intra 'clb' routing)                                                                                         2.000     2.099
ack_o.C[0] (dffsre at (19,7))                                                                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                  0.709     2.809
ack_o.Q[0] (dffsre at (19,7)) [clock-to-output]                                                                 0.000     2.809
| (intra 'clb' routing)                                                                                         0.356     3.165
$abc$10177$new_new_n206__.in[1] (.names at (19,7))                                                              0.000     3.165
| (primitive '.names' combinational delay)                                                                      0.320     3.485
$abc$10177$new_new_n206__.out[0] (.names at (19,7))                                                             0.000     3.485
| (intra 'clb' routing)                                                                                         0.363     3.847
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.in[1] (.names at (19,7))                        0.000     3.847
| (primitive '.names' combinational delay)                                                                      0.220     4.067
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.out[0] (.names at (19,7))                       0.000     4.067
| (intra 'clb' routing)                                                                                         0.149     4.216
| (inter-block routing)                                                                                         0.284     4.500
| (intra 'clb' routing)                                                                                         0.154     4.654
$abc$10177$abc$4271$lo1.E[0] (dffsre at (17,4))                                                                 0.000     4.654
data arrival time                                                                                                         4.654

clock clock0 (rise edge)                                                                                        6.800     6.800
clock source latency                                                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                               0.000     6.800
| (intra 'io' routing)                                                                                          0.099     6.899
| (inter-block routing)                                                                                         0.000     6.899
| (intra 'clb' routing)                                                                                         2.000     8.899
$abc$10177$abc$4271$lo1.C[0] (dffsre at (17,4))                                                                 0.000     8.899
clock uncertainty                                                                                               0.000     8.899
cell setup time                                                                                                -0.081     8.818
data required time                                                                                                        8.818
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        8.818
data arrival time                                                                                                        -4.654
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.164


#Path 84
Startpoint: $abc$10177$abc$3596$lo1.Q[0] (dffsre at (17,13) clocked by clock0)
Endpoint  : $abc$10177$abc$3596$lo1.D[0] (dffsre at (17,13) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$10177$abc$3596$lo1.C[0] (dffsre at (17,13))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$10177$abc$3596$lo1.Q[0] (dffsre at (17,13)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                      0.142     2.951
| (inter-block routing)                                                      0.284     3.235
| (intra 'clb' routing)                                                      0.208     3.443
$abc$10177$abc$3596$li1_li1.in[1] (.names at (17,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                   0.280     3.723
$abc$10177$abc$3596$li1_li1.out[0] (.names at (17,11))                       0.000     3.723
| (intra 'clb' routing)                                                      0.149     3.871
| (inter-block routing)                                                      0.284     4.155
| (intra 'clb' routing)                                                      0.488     4.643
$abc$10177$abc$3596$lo1.D[0] (dffsre at (17,13))                             0.000     4.643
data arrival time                                                                      4.643

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$10177$abc$3596$lo1.C[0] (dffsre at (17,13))                             0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -4.643
--------------------------------------------------------------------------------------------
slack (MET)                                                                            4.192


#Path 85
Startpoint: spe.Q[0] (dffsre at (17,8) clocked by clock0)
Endpoint  : $abc$10177$abc$3040$lo1.D[0] (dffsre at (19,13) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
spe.C[0] (dffsre at (17,8))                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
spe.Q[0] (dffsre at (17,8)) [clock-to-output]                                0.000     2.809
| (intra 'clb' routing)                                                      0.142     2.951
| (inter-block routing)                                                      0.284     3.235
| (intra 'clb' routing)                                                      0.208     3.443
$abc$10177$abc$3661$li1_li1.in[0] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                   0.280     3.723
$abc$10177$abc$3661$li1_li1.out[0] (.names at (19,11))                       0.000     3.723
| (intra 'clb' routing)                                                      0.149     3.871
| (inter-block routing)                                                      0.284     4.155
| (intra 'clb' routing)                                                      0.488     4.643
$abc$10177$abc$3040$lo1.D[0] (dffsre at (19,13))                             0.000     4.643
data arrival time                                                                      4.643

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$10177$abc$3040$lo1.C[0] (dffsre at (19,13))                             0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -4.643
--------------------------------------------------------------------------------------------
slack (MET)                                                                            4.192


#Path 86
Startpoint: $abc$10177$abc$4271$lo1.Q[0] (dffsre at (17,4) clocked by clock0)
Endpoint  : $abc$10177$abc$4271$lo1.D[0] (dffsre at (17,4) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10177$abc$4271$lo1.C[0] (dffsre at (17,4))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10177$abc$4271$lo1.Q[0] (dffsre at (17,4)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.284     3.235
| (intra 'clb' routing)                                                     0.208     3.443
$abc$10177$abc$3833$li1_li1.in[1] (.names at (17,5))                        0.000     3.443
| (primitive '.names' combinational delay)                                  0.280     3.723
$abc$10177$abc$3833$li1_li1.out[0] (.names at (17,5))                       0.000     3.723
| (intra 'clb' routing)                                                     0.149     3.871
| (inter-block routing)                                                     0.284     4.155
| (intra 'clb' routing)                                                     0.488     4.643
$abc$10177$abc$4271$lo1.D[0] (dffsre at (17,4))                             0.000     4.643
data arrival time                                                                     4.643

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$10177$abc$4271$lo1.C[0] (dffsre at (17,4))                             0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -4.643
-------------------------------------------------------------------------------------------
slack (MET)                                                                           4.192


#Path 87
Startpoint: $abc$10177$abc$4505$lo7.Q[0] (dffsre at (19,8) clocked by clock0)
Endpoint  : $abc$10177$abc$4345$lo1.D[0] (dffsre at (19,5) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10177$abc$4505$lo7.C[0] (dffsre at (19,8))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10177$abc$4505$lo7.Q[0] (dffsre at (19,8)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.284     3.235
| (intra 'clb' routing)                                                     0.208     3.443
$abc$10177$abc$3631$li1_li1.in[2] (.names at (19,6))                        0.000     3.443
| (primitive '.names' combinational delay)                                  0.280     3.723
$abc$10177$abc$3631$li1_li1.out[0] (.names at (19,6))                       0.000     3.723
| (intra 'clb' routing)                                                     0.149     3.871
| (inter-block routing)                                                     0.284     4.155
| (intra 'clb' routing)                                                     0.488     4.643
$abc$10177$abc$4345$lo1.D[0] (dffsre at (19,5))                             0.000     4.643
data arrival time                                                                     4.643

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$10177$abc$4345$lo1.C[0] (dffsre at (19,5))                             0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -4.643
-------------------------------------------------------------------------------------------
slack (MET)                                                                           4.192


#Path 88
Startpoint: $abc$10177$abc$2232$lo0.Q[0] (dffsre at (19,13) clocked by clock0)
Endpoint  : dat_o[3].D[0] (dffsre at (19,6) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$2232$lo0.C[0] (dffsre at (19,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$2232$lo0.Q[0] (dffsre at (19,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$10177$new_new_n273__.in[4] (.names at (19,12))                             0.000     3.443
| (primitive '.names' combinational delay)                                      0.280     3.723
$abc$10177$new_new_n273__.out[0] (.names at (19,12))                            0.000     3.723
| (intra 'clb' routing)                                                         0.149     3.871
| (inter-block routing)                                                         0.404     4.275
| (intra 'clb' routing)                                                         0.208     4.483
$abc$10177$abc$4549$li003_li003.in[3] (.names at (19,6))                        0.000     4.483
| (primitive '.names' combinational delay)                                      0.110     4.593
$abc$10177$abc$4549$li003_li003.out[0] (.names at (19,6))                       0.000     4.593
| (intra 'clb' routing)                                                         0.000     4.593
dat_o[3].D[0] (dffsre at (19,6))                                                0.000     4.593
data arrival time                                                                         4.593

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
dat_o[3].C[0] (dffsre at (19,6))                                                0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.593
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.242


#Path 89
Startpoint: rfifo.mem[3][7].Q[0] (dffsre at (16,6) clocked by clock0)
Endpoint  : dat_o[7].D[0] (dffsre at (17,5) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
rfifo.mem[3][7].C[0] (dffsre at (16,6))                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
rfifo.mem[3][7].Q[0] (dffsre at (16,6)) [clock-to-output]                       0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.404     3.355
| (intra 'clb' routing)                                                         0.208     3.563
$abc$10177$new_new_n281__.in[2] (.names at (17,5))                              0.000     3.563
| (primitive '.names' combinational delay)                                      0.320     3.883
$abc$10177$new_new_n281__.out[0] (.names at (17,5))                             0.000     3.883
| (intra 'clb' routing)                                                         0.363     4.245
$abc$10177$abc$4549$li007_li007.in[4] (.names at (17,5))                        0.000     4.245
| (primitive '.names' combinational delay)                                      0.320     4.565
$abc$10177$abc$4549$li007_li007.out[0] (.names at (17,5))                       0.000     4.565
| (intra 'clb' routing)                                                         0.000     4.565
dat_o[7].D[0] (dffsre at (17,5))                                                0.000     4.565
data arrival time                                                                         4.565

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
dat_o[7].C[0] (dffsre at (17,5))                                                0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.565
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.271


#Path 90
Startpoint: $abc$10177$abc$2256$lo0.Q[0] (dffsre at (17,4) clocked by clock0)
Endpoint  : dat_o[1].D[0] (dffsre at (17,7) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$10177$abc$2256$lo0.C[0] (dffsre at (17,4))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$10177$abc$2256$lo0.Q[0] (dffsre at (17,4)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.404     3.355
| (intra 'clb' routing)                                                         0.208     3.563
$abc$10177$new_new_n268__.in[0] (.names at (17,7))                              0.000     3.563
| (primitive '.names' combinational delay)                                      0.320     3.883
$abc$10177$new_new_n268__.out[0] (.names at (17,7))                             0.000     3.883
| (intra 'clb' routing)                                                         0.363     4.245
$abc$10177$abc$4549$li001_li001.in[4] (.names at (17,7))                        0.000     4.245
| (primitive '.names' combinational delay)                                      0.320     4.565
$abc$10177$abc$4549$li001_li001.out[0] (.names at (17,7))                       0.000     4.565
| (intra 'clb' routing)                                                         0.000     4.565
dat_o[1].D[0] (dffsre at (17,7))                                                0.000     4.565
data arrival time                                                                         4.565

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
dat_o[1].C[0] (dffsre at (17,7))                                                0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.565
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.271


#Path 91
Startpoint: rfifo.mem[1][5].Q[0] (dffsre at (16,8) clocked by clock0)
Endpoint  : dat_o[5].D[0] (dffsre at (17,5) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
rfifo.mem[1][5].C[0] (dffsre at (16,8))                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
rfifo.mem[1][5].Q[0] (dffsre at (16,8)) [clock-to-output]                       0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.404     3.355
| (intra 'clb' routing)                                                         0.208     3.563
$abc$10177$new_new_n277__.in[4] (.names at (17,5))                              0.000     3.563
| (primitive '.names' combinational delay)                                      0.320     3.883
$abc$10177$new_new_n277__.out[0] (.names at (17,5))                             0.000     3.883
| (intra 'clb' routing)                                                         0.363     4.245
$abc$10177$abc$4549$li005_li005.in[3] (.names at (17,5))                        0.000     4.245
| (primitive '.names' combinational delay)                                      0.280     4.525
$abc$10177$abc$4549$li005_li005.out[0] (.names at (17,5))                       0.000     4.525
| (intra 'clb' routing)                                                         0.000     4.525
dat_o[5].D[0] (dffsre at (17,5))                                                0.000     4.525
data arrival time                                                                         4.525

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
dat_o[5].C[0] (dffsre at (17,5))                                                0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.525
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.311


#Path 92
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][2].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][2].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][2].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 93
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][7].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][7].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][7].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 94
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][5].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][5].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][5].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 95
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][4].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][4].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][4].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 96
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][3].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][3].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][3].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 97
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][1].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][1].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][1].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 98
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][0].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][0].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][0].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 99
Startpoint: rfifo.wp[1].Q[0] (dffsre at (19,9) clocked by clock0)
Endpoint  : rfifo.mem[1][6].E[0] (dffsre at (16,8) clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock0.inpad[0] (.input at (6,0))                                              0.000     0.000
| (intra 'io' routing)                                                         0.099     0.099
| (inter-block routing)                                                        0.000     0.099
| (intra 'clb' routing)                                                        2.000     2.099
rfifo.wp[1].C[0] (dffsre at (19,9))                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                 0.709     2.809
rfifo.wp[1].Q[0] (dffsre at (19,9)) [clock-to-output]                          0.000     2.809
| (intra 'clb' routing)                                                        0.142     2.951
| (inter-block routing)                                                        0.284     3.235
| (intra 'clb' routing)                                                        0.208     3.443
$abc$10177$abc$4549$new_n665_.in[2] (.names at (19,11))                        0.000     3.443
| (primitive '.names' combinational delay)                                     0.220     3.663
$abc$10177$abc$4549$new_n665_.out[0] (.names at (19,11))                       0.000     3.663
| (intra 'clb' routing)                                                        0.149     3.811
| (inter-block routing)                                                        0.512     4.323
| (intra 'clb' routing)                                                        0.154     4.477
rfifo.mem[1][6].E[0] (dffsre at (16,8))                                        0.000     4.477
data arrival time                                                                        4.477

clock clock0 (rise edge)                                                       6.800     6.800
clock source latency                                                           0.000     6.800
clock0.inpad[0] (.input at (6,0))                                              0.000     6.800
| (intra 'io' routing)                                                         0.099     6.899
| (inter-block routing)                                                        0.000     6.899
| (intra 'clb' routing)                                                        2.000     8.899
rfifo.mem[1][6].C[0] (dffsre at (16,8))                                        0.000     8.899
clock uncertainty                                                              0.000     8.899
cell setup time                                                               -0.081     8.818
data required time                                                                       8.818
----------------------------------------------------------------------------------------------
data required time                                                                       8.818
data arrival time                                                                       -4.477
----------------------------------------------------------------------------------------------
slack (MET)                                                                              4.341


#Path 100
Startpoint: rfifo.mem[1][6].Q[0] (dffsre at (16,8) clocked by clock0)
Endpoint  : dat_o[6].D[0] (dffsre at (19,6) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
rfifo.mem[1][6].C[0] (dffsre at (16,8))                                         0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
rfifo.mem[1][6].Q[0] (dffsre at (16,8)) [clock-to-output]                       0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.512     3.463
| (intra 'clb' routing)                                                         0.208     3.671
$abc$10177$new_new_n279__.in[4] (.names at (19,6))                              0.000     3.671
| (primitive '.names' combinational delay)                                      0.260     3.931
$abc$10177$new_new_n279__.out[0] (.names at (19,6))                             0.000     3.931
| (intra 'clb' routing)                                                         0.363     4.293
$abc$10177$abc$4549$li006_li006.in[4] (.names at (19,6))                        0.000     4.293
| (primitive '.names' combinational delay)                                      0.200     4.493
$abc$10177$abc$4549$li006_li006.out[0] (.names at (19,6))                       0.000     4.493
| (intra 'clb' routing)                                                         0.000     4.493
dat_o[6].D[0] (dffsre at (19,6))                                                0.000     4.493
data arrival time                                                                         4.493

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
dat_o[6].C[0] (dffsre at (19,6))                                                0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.493
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.343


#End of timing report
