// Seed: 499694879
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  generate
    always @(id_2 or posedge 1 - 1'b0) id_3 = 1'h0 * 1 - 1;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
