<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7v585t-ffg1761-2</Part>
        <TopModelName>covariance</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5369</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>18809</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.107 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.376 ms</Worst-caseRealTimeLatency>
            <Interval-min>5370</Interval-min>
            <Interval-max>18810</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_68_5>
                <Slack>14.60</Slack>
                <TripCount>16</TripCount>
                <Latency>
                    <range>
                        <min>960</min>
                        <max>14400</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>19200</min>
                        <max>288000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>60</min>
                        <max>900</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_68_5>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>5</DSP>
            <FF>5978</FF>
            <LUT>7738</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1260</DSP>
            <FF>728400</FF>
            <LUT>364200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>covariance</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_50_1_fu_102</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_50_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>102</ID>
                    <BindInstances>add_ln50_fu_360_p2 empty_24_fu_382_p2 add_ln55_fu_408_p2 add_ln55_1_fu_452_p2 add_ln55_2_fu_490_p2 add_ln55_3_fu_522_p2 add_ln55_4_fu_560_p2 add_ln55_5_fu_598_p2 add_ln55_6_fu_630_p2 add_ln55_7_fu_662_p2 add_ln55_8_fu_700_p2 add_ln55_9_fu_746_p2 add_ln55_10_fu_784_p2 add_ln55_11_fu_826_p2 add_ln55_12_fu_858_p2 add_ln55_13_fu_894_p2 add_ln55_14_fu_926_p2 add_ln55_15_fu_962_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_112</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>112</ID>
                    <BindInstances>add_ln60_fu_170_p2 add_ln60_1_fu_196_p2 add_ln64_fu_218_p2 add_ln64_1_fu_252_p2 add_ln62_fu_300_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_70_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <BindInstances>empty_21_fu_443_p2 empty_22_fu_456_p2 add_ln75_fu_524_p2 add_ln75_1_fu_549_p2 add_ln75_2_fu_562_p2 add_ln75_3_fu_587_p2 add_ln75_4_fu_600_p2 add_ln75_5_fu_625_p2 add_ln75_6_fu_638_p2 add_ln75_7_fu_663_p2 add_ln75_8_fu_676_p2 add_ln75_9_fu_701_p2 add_ln75_10_fu_714_p2 add_ln75_11_fu_739_p2 add_ln75_12_fu_752_p2 add_ln75_13_fu_777_p2 add_ln75_14_fu_790_p2 add_ln75_15_fu_815_p2 add_ln75_16_fu_828_p2 add_ln75_17_fu_858_p2 add_ln75_18_fu_871_p2 add_ln75_19_fu_901_p2 add_ln75_20_fu_914_p2 add_ln75_21_fu_948_p2 add_ln75_22_fu_961_p2 add_ln75_23_fu_991_p2 add_ln75_24_fu_1004_p2 add_ln75_25_fu_1029_p2 add_ln75_26_fu_1042_p2 add_ln75_27_fu_1067_p2 add_ln75_28_fu_1080_p2 add_ln75_29_fu_1105_p2 add_ln75_30_fu_1118_p2 fdiv_32ns_32ns_32_6_no_dsp_1_U12 add_ln78_fu_494_p2 add_ln70_fu_1207_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln68_fu_155_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_50_1</Name>
            <Loops>
                <VITIS_LOOP_50_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>306</Best-caseLatency>
                    <Average-caseLatency>306</Average-caseLatency>
                    <Worst-caseLatency>306</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>306</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_1>
                        <Name>VITIS_LOOP_50_1</Name>
                        <Slack>14.60</Slack>
                        <TripCount>16</TripCount>
                        <Latency>304</Latency>
                        <AbsoluteTimeLatency>6.080 us</AbsoluteTimeLatency>
                        <PipelineII>17</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1841</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1686</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_360_p2" SOURCE="covariance_no_taffo.c:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_382_p2" SOURCE="" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_408_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_452_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_490_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_522_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_4_fu_560_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_598_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_6_fu_630_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_662_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_8_fu_700_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_9_fu_746_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_10_fu_784_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_11_fu_826_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_12_fu_858_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_13_fu_894_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_14_fu_926_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_15_fu_962_p2" SOURCE="covariance_no_taffo.c:55" URAM="0" VARIABLE="add_ln55_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4</Name>
            <Loops>
                <VITIS_LOOP_60_3_VITIS_LOOP_62_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_3_VITIS_LOOP_62_4>
                        <Name>VITIS_LOOP_60_3_VITIS_LOOP_62_4</Name>
                        <Slack>14.60</Slack>
                        <TripCount>256</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>81.940 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_3_VITIS_LOOP_62_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>268</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>463</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_170_p2" SOURCE="covariance_no_taffo.c:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_196_p2" SOURCE="covariance_no_taffo.c:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_218_p2" SOURCE="covariance_no_taffo.c:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_252_p2" SOURCE="covariance_no_taffo.c:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_3_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_300_p2" SOURCE="covariance_no_taffo.c:62" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_70_6</Name>
            <Loops>
                <VITIS_LOOP_70_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>58</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>898</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.960 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>58 ~ 898</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_6>
                        <Name>VITIS_LOOP_70_6</Name>
                        <Slack>14.60</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>56 ~ 896</Latency>
                        <AbsoluteTimeLatency>1.120 us ~ 17.920 us</AbsoluteTimeLatency>
                        <PipelineII>56</PipelineII>
                        <PipelineDepth>57</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_70_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2338</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3205</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_21_fu_443_p2" SOURCE="covariance_no_taffo.c:78" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_456_p2" SOURCE="covariance_no_taffo.c:78" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_524_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_549_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_562_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_587_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_600_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_625_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_638_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_663_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_676_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_701_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_714_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_739_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_12_fu_752_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_13_fu_777_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_14_fu_790_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_15_fu_815_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_16_fu_828_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_17_fu_858_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_18_fu_871_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_19_fu_901_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_20_fu_914_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_21_fu_948_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_22_fu_961_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_23_fu_991_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_24_fu_1004_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_25_fu_1029_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_26_fu_1042_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_27_fu_1067_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_28_fu_1080_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_29_fu_1105_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_30_fu_1118_p2" SOURCE="covariance_no_taffo.c:75" URAM="0" VARIABLE="add_ln75_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="VITIS_LOOP_70_6" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_6_no_dsp_1_U12" SOURCE="covariance_no_taffo.c:77" URAM="0" VARIABLE="div1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_494_p2" SOURCE="covariance_no_taffo.c:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1207_p2" SOURCE="covariance_no_taffo.c:70" URAM="0" VARIABLE="add_ln70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance</Name>
            <Loops>
                <VITIS_LOOP_68_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5369</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>18809</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.107 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.376 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5370 ~ 18810</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_5>
                        <Name>VITIS_LOOP_68_5</Name>
                        <Slack>14.60</Slack>
                        <TripCount>16</TripCount>
                        <Latency>960 ~ 14400</Latency>
                        <AbsoluteTimeLatency>19.200 us ~ 0.288 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>60</min>
                                <max>900</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>60 ~ 900</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_covariance_Pipeline_VITIS_LOOP_70_6_fu_120</Instance>
                        </InstanceList>
                    </VITIS_LOOP_68_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5978</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7738</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_155_p2" SOURCE="covariance_no_taffo.c:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="data_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="data_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cov" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="cov_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="cov_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mean" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="data_1" access="W" description="Data signal of data" range="32">
                    <fields>
                        <field offset="0" width="32" name="data" access="W" description="Bit 31 to 0 of data"/>
                    </fields>
                </register>
                <register offset="0x14" name="data_2" access="W" description="Data signal of data" range="32">
                    <fields>
                        <field offset="0" width="32" name="data" access="W" description="Bit 63 to 32 of data"/>
                    </fields>
                </register>
                <register offset="0x1c" name="cov_1" access="W" description="Data signal of cov" range="32">
                    <fields>
                        <field offset="0" width="32" name="cov" access="W" description="Bit 31 to 0 of cov"/>
                    </fields>
                </register>
                <register offset="0x20" name="cov_2" access="W" description="Data signal of cov" range="32">
                    <fields>
                        <field offset="0" width="32" name="cov" access="W" description="Bit 63 to 32 of cov"/>
                    </fields>
                </register>
                <register offset="0x28" name="mean_1" access="W" description="Data signal of mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="mean" access="W" description="Bit 31 to 0 of mean"/>
                    </fields>
                </register>
                <register offset="0x2c" name="mean_2" access="W" description="Data signal of mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="mean" access="W" description="Bit 63 to 32 of mean"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="data"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="cov"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="mean"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="data"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="data"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="cov"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="cov"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mean"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">data_1, 0x10, 32, W, Data signal of data, </column>
                    <column name="s_axi_control">data_2, 0x14, 32, W, Data signal of data, </column>
                    <column name="s_axi_control">cov_1, 0x1c, 32, W, Data signal of cov, </column>
                    <column name="s_axi_control">cov_2, 0x20, 32, W, Data signal of cov, </column>
                    <column name="s_axi_control">mean_1, 0x28, 32, W, Data signal of mean, </column>
                    <column name="s_axi_control">mean_2, 0x2c, 32, W, Data signal of mean, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data">inout, float*</column>
                    <column name="cov">inout, float*</column>
                    <column name="mean">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="data">m_axi_gmem, interface, , </column>
                    <column name="data">s_axi_control, register, offset, name=data_1 offset=0x10 range=32</column>
                    <column name="data">s_axi_control, register, offset, name=data_2 offset=0x14 range=32</column>
                    <column name="cov">m_axi_gmem, interface, , </column>
                    <column name="cov">s_axi_control, register, offset, name=cov_1 offset=0x1c range=32</column>
                    <column name="cov">s_axi_control, register, offset, name=cov_2 offset=0x20 range=32</column>
                    <column name="mean">m_axi_gmem, interface, , </column>
                    <column name="mean">s_axi_control, register, offset, name=mean_1 offset=0x28 range=32</column>
                    <column name="mean">s_axi_control, register, offset, name=mean_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">data, VITIS_LOOP_53_2, Stride is incompatible, 214-230, covariance_no_taffo.c:53:24</column>
                    <column name="m_axi_gmem">mean, , Access is clobbered by store, 214-231, covariance_no_taffo.c:55:18</column>
                    <column name="m_axi_gmem">mean, , Access is clobbered by load, 214-231, covariance_no_taffo.c:57:16</column>
                    <column name="m_axi_gmem">data, , Access is clobbered by store, 214-231, covariance_no_taffo.c:64:20</column>
                    <column name="m_axi_gmem">data, , Access is clobbered by load, 214-231, covariance_no_taffo.c:64:20</column>
                    <column name="m_axi_gmem">mean, VITIS_LOOP_60_3, Could not analyze pattern, 214-229, covariance_no_taffo.c:60:20</column>
                    <column name="m_axi_gmem">data, VITIS_LOOP_73_7, Stride is incompatible, 214-230, covariance_no_taffo.c:73:26</column>
                    <column name="m_axi_gmem">cov, , Access is clobbered by store, 214-231, covariance_no_taffo.c:75:16</column>
                    <column name="m_axi_gmem">cov, , Access is clobbered by store, 214-231, covariance_no_taffo.c:77:20</column>
                    <column name="m_axi_gmem">cov, VITIS_LOOP_70_6, Stride is incompatible, 214-230, covariance_no_taffo.c:70:22</column>
                    <column name="m_axi_gmem">mean, VITIS_LOOP_62_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, covariance_no_taffo.c:62:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, covariance_no_taffo.c:62:22</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="covariance_no_taffo.c:20" status="valid" parentFunction="covariance" variable="" isDirective="0" options="m_axi port = data depth = 256"/>
        <Pragma type="interface" location="covariance_no_taffo.c:21" status="valid" parentFunction="covariance" variable="" isDirective="0" options="m_axi port = cov depth = 256"/>
        <Pragma type="interface" location="covariance_no_taffo.c:22" status="valid" parentFunction="covariance" variable="" isDirective="0" options="m_axi port = mean depth = 16"/>
    </PragmaReport>
</profile>

