// REACHABLE true
// RUNNING_TIME_SECONDS  xxxx
// VISITED_STATES 12
digraph critical_region_async_2_10 {
  17 [intval="id=0", vloc="<l,I,req,req,not_ready,not_ready>", zone="(10<=x1 & 0<=x2)"]
  23 [intval="id=0", vloc="<l,I,req,req,not_ready,not_ready>", zone="(0<=x1 & 0<=x2)"]
  20 [intval="id=0", vloc="<l,I,req,req,not_ready,testing>", zone="(0<=x1 & 0<=x2<=10 & 0<=x1-x2)"]
  16 [intval="id=0", vloc="<l,I,req,req,not_ready,requesting>", zone="(0<=x1 & 0<=x2)"]
  21 [intval="id=0", vloc="<l,I,req,req,testing,not_ready>", zone="(0<=x1<=10 & 0<=x2 & x1-x2<=0)"]
  18 [intval="id=0", vloc="<l,I,req,req,testing,testing>", zone="(0<=x1<=10 & 0<=x2<=10 & -10<=x1-x2<=0)"]
  14 [intval="id=0", vloc="<l,I,req,req,testing,requesting>", zone="(0<=x1<=10 & 0<=x2 & x1-x2<=10)"]
  12 [intval="id=0", vloc="<l,I,req,req,requesting,requesting>", zone="(0<=x1 & 0<=x2)"]
  22 [intval="id=1", vloc="<l,C,req,req,not_ready,not_ready>", zone="(0<=x1 & 0<=x2)"]
  19 [intval="id=1", vloc="<l,C,req,req,not_ready,testing>", zone="(0<=x1 & 0<=x2<=10 & 0<=x1-x2)"]
  15 [intval="id=1", vloc="<l,C,req,req,not_ready,requesting>", zone="(0<=x1 & 0<=x2)"]
  13 [intval="id=1", vloc="<l,C,req,req,testing,requesting>", zone="(0<=x1<=10 & 0<=x2 & x1-x2<=10)"]
  11 [intval="id=1", vloc="<l,C,req,req,requesting,requesting>", zone="(0<=x1 & 0<=x2)"]
  10 [intval="id=2", vloc="<l,C,req,req,requesting,requesting>", zone="(0<=x1 & 0<=x2)"]
  7 [intval="id=1", vloc="<l,C,req,req,testing2,requesting>", zone="(0<=x1<=10 & 0<=x2 & x1-x2<=10)"]
  9 [intval="id=0", vloc="<l,C,ack,req,critical,requesting>", zone="(0<=x1<=20 & 0<=x2 & x1-x2<=20)"]
  8 [intval="id=1", vloc="<l,C,ack,req,critical,requesting>", zone="(0<=x1<=20 & 0<=x2 & x1-x2<=20)"]
  6 [intval="id=0", vloc="<l,C,ack,req,error,requesting>", zone="(0<=x1 & 0<=x2)"]
  5 [intval="id=1", vloc="<l,C,ack,req,error,requesting>", zone="(0<=x1 & 0<=x2)"]
  4 [intval="id=2", vloc="<l,C,ack,req,error,requesting>", zone="(0<=x1 & 0<=x2)"]
  1 [intval="id=2", vloc="<l,C,ack,req,error,testing2>", zone="(0<=x1 & 0<=x2<=10 & -10<=x1-x2)"]
  3 [intval="id=0", vloc="<l,C,ack,ack,error,critical>", zone="(0<=x1 & 0<=x2<=20 & -20<=x1-x2)"]
  2 [intval="id=1", vloc="<l,C,ack,ack,error,critical>", zone="(0<=x1 & 0<=x2<=20 & -20<=x1-x2)"]
  0 [intval="id=0", vloc="<l,C,ack,ack,error,error>", zone="(0<=x1 & 0<=x2)"]
  12 -> 11 [vedge="<ID@id_eq_0,counter@id_eq_0>"]
  14 -> 13 [vedge="<ID@id_eq_0,counter@id_eq_0>"]
  16 -> 15 [vedge="<ID@id_eq_0,counter@id_eq_0>"]
  20 -> 19 [vedge="<ID@id_eq_0,counter@id_eq_0>"]
  23 -> 22 [vedge="<ID@id_eq_0,counter@id_eq_0>"]
  3 -> 2 [vedge="<ID@id_lt_2,counter@id_lt_2>"]
  5 -> 4 [vedge="<ID@id_lt_2,counter@id_lt_2>"]
  6 -> 5 [vedge="<ID@id_lt_2,counter@id_lt_2>"]
  9 -> 8 [vedge="<ID@id_lt_2,counter@id_lt_2>"]
  11 -> 10 [vedge="<ID@id_lt_2,counter@id_lt_2>"]
  4 -> 5 [vedge="<ID@id_eq_2,counter@id_eq_2>"]
  11 -> 9 [vedge="<ID@enter1,arbiter1@enter1,prodcell1@enter1>"]
  9 -> 7 [vedge="<ID@exit1,arbiter1@exit1,prodcell1@exit1>"]
  4 -> 3 [vedge="<ID@enter2,arbiter2@enter2,prodcell2@enter2>"]
  3 -> 1 [vedge="<ID@exit2,arbiter2@exit2,prodcell2@exit2>"]
  16 -> 14 [vedge="<prodcell1@tau>"]
  20 -> 18 [vedge="<prodcell1@tau>"]
  23 -> 21 [vedge="<prodcell1@tau>"]
  14 -> 16 [vedge="<prodcell1@tau>"]
  14 -> 12 [vedge="<prodcell1@tau>"]
  9 -> 6 [vedge="<prodcell1@tau>"]
  23 -> 20 [vedge="<prodcell2@tau>"]
  20 -> 17 [vedge="<prodcell2@tau>"]
  20 -> 16 [vedge="<prodcell2@tau>"]
  3 -> 0 [vedge="<prodcell2@tau>"]
}
