Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 27 22:40:21 2020
| Host         : DESKTOP-RLIVKHG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1643 |          389 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           15 |
| Yes          | No                    | No                     |             118 |           46 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              67 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|          Clock Signal         |                    Enable Signal                    |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  pclk_in                      |                                                     | color_blobs/my_camera/h_idx_out[7]_i_1_n_0    |                3 |              6 |
|  pclk_in                      | color_blobs/my_camera/h_idx_out[7]_i_2_n_0          | color_blobs/my_camera/h_idx_out[7]_i_1_n_0    |                2 |              6 |
|  clkdivider/inst/clk_out1     |                                                     | color_blobs/converter/s_bottom[7]_i_1_n_0     |                3 |              7 |
|  pclk_in                      |                                                     |                                               |                6 |              8 |
|  pclk_in                      | color_blobs/my_camera/pixel_data_out[7]_i_1_n_0     |                                               |                7 |              8 |
|  pclk_in                      | color_blobs/my_camera/pixel_data_out[15]_i_1_n_0    |                                               |                4 |              8 |
|  clkdivider/inst/clk_out1     |                                                     | color_blobs/converter/h_bottom[10]_i_1_n_0    |                3 |             10 |
|  clkdivider/inst/clk_out1     | xvga1/hcount_out_reg[7]_0[0]                        | xvga1/SR[0]                                   |                3 |             10 |
|  clkdivider/inst/clk_out1     |                                                     | xvga1/hcount_out_reg[7]_0[0]                  |                6 |             11 |
|  xvga1/sw[2][0]               |                                                     |                                               |                8 |             17 |
|  xvga1/E[0]                   |                                                     |                                               |                7 |             17 |
|  xvga1/hcount_out_reg[9]_0[0] |                                                     |                                               |                6 |             17 |
|  pclk_in                      | color_blobs/my_camera/pixel_data_out[7]_i_1_n_0     | color_blobs/my_camera/h_idx_out[7]_i_1_n_0    |                5 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/blue_cf/h_index_in_prev[8]_i_1__0_n_0   |                                               |                6 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/blue_cf/v_index_out[7]_i_1__0_n_0       |                                               |                7 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/blue_cf/pixel_index_data[16]_i_1__0_n_0 |                                               |                7 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/blue_cf/pixel_index_data[16]_i_1__0_n_0 | color_blobs/blue_cf/array_count[0]_i_1__0_n_0 |                5 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/red_cf/h_index_in_prev_0                |                                               |                4 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/red_cf/pixel_index_data                 |                                               |                5 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/red_cf/pixel_index_data                 | color_blobs/red_cf/clear                      |                5 |             17 |
|  clkdivider/inst/clk_out1     | color_blobs/red_cf/v_index_out_1                    |                                               |                6 |             17 |
|  clkdivider/inst/clk_out1     |                                                     |                                               |              362 |           1595 |
+-------------------------------+-----------------------------------------------------+-----------------------------------------------+------------------+----------------+


