#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028dfd70 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
v0000000002962080_0 .var "clock", 0 0;
v0000000002961fe0_0 .var/i "i", 31 0;
v000000000295f920_0 .var/i "j", 31 0;
S_00000000028e0900 .scope module, "cpu" "CPU" 2 9, 3 7 0, S_00000000028dfd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
v000000000295fc40_0 .net "ALU_data", 15 0, v0000000002945700_0;  1 drivers
v0000000002960aa0_0 .var "chip_enable", 0 0;
v0000000002961e00_0 .net "clock", 0 0, v0000000002962080_0;  1 drivers
v0000000002961720_0 .net "cond", 1 0, L_00000000029612c0;  1 drivers
v0000000002960d20_0 .var "current_state", 1 0;
v0000000002960be0_0 .net "dest", 2 0, L_0000000002961540;  1 drivers
v0000000002961220_0 .var "execute", 0 0;
v0000000002960280_0 .net "flags", 3 0, v0000000002945c00_0;  1 drivers
v000000000295fec0_0 .net "inst", 15 0, v000000000295d580_0;  1 drivers
v0000000002961f40_0 .var "next_state", 1 0;
v00000000029603c0_0 .net "opcode", 3 0, L_0000000002960fa0;  1 drivers
v0000000002960a00_0 .var "pc", 2 0;
v0000000002960dc0_0 .var "rw", 0 0;
v00000000029619a0_0 .var "rw_RAM", 0 0;
v000000000295fce0_0 .net "select1", 2 0, L_0000000002961680;  1 drivers
v000000000295fba0_0 .net "select2", 3 0, L_0000000002960e60;  1 drivers
v00000000029615e0_0 .net "source1", 15 0, v000000000295f420_0;  1 drivers
v0000000002961ea0_0 .net "source2", 15 0, v000000000295d300_0;  1 drivers
E_00000000028d9b80 .event posedge, v0000000002961e00_0;
E_00000000028da000 .event edge, v0000000002960d20_0;
L_000000000295fe20 .part L_0000000002960e60, 1, 3;
S_00000000001ce240 .scope module, "alu" "main" 3 94, 4 9 0, S_00000000028e0900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "r1"
    .port_info 1 /INPUT 16 "r2"
    .port_info 2 /INPUT 16 "r3"
    .port_info 3 /INPUT 4 "opcode"
    .port_info 4 /INPUT 4 "shift_bits"
    .port_info 5 /OUTPUT 4 "flags"
    .port_info 6 /INPUT 1 "execute"
P_00000000028d9d00 .param/l "len" 0 4 10, +C4<00000000000000000000000000010000>;
v000000000295ede0_0 .net "add_out", 15 0, L_0000000002964740;  1 drivers
v000000000295d260_0 .net "and_out", 15 0, L_00000000029dc570;  1 drivers
v000000000295ea20_0 .net "execute", 0 0, v0000000002961220_0;  1 drivers
v000000000295eb60_0 .net "f_add_out", 3 0, L_00000000029647e0;  1 drivers
v000000000295dda0_0 .net "f_and_out", 3 0, L_00000000029c7e70;  1 drivers
v000000000295d6c0_0 .net "f_ls_out", 3 0, L_00000000029c76f0;  1 drivers
L_00000000029752d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_00000000028e5e18 .resolv tri, L_00000000029c7330, L_00000000029752d8;
v000000000295f560_0 .net8 "f_mult_out", 3 0, RS_00000000028e5e18;  2 drivers
v000000000295d760_0 .net "f_or_out", 3 0, L_00000000029c7470;  1 drivers
v000000000295f6a0_0 .net "f_rr_out", 3 0, L_00000000029c8190;  1 drivers
v000000000295e7a0_0 .net "f_rs_out", 3 0, L_00000000029c6bb0;  1 drivers
v000000000295d620_0 .net "f_sub_out", 3 0, L_00000000029c71f0;  1 drivers
v000000000295d800_0 .net "f_xor_out", 3 0, L_00000000029c7f10;  1 drivers
v000000000295d8a0_0 .net "flags", 3 0, v0000000002945c00_0;  alias, 1 drivers
v000000000295d940_0 .net "ls_out", 15 0, L_00000000029c8730;  1 drivers
v000000000295f880_0 .net "mult_out", 15 0, L_00000000029c7290;  1 drivers
v000000000295de40_0 .net "opcode", 3 0, L_0000000002960fa0;  alias, 1 drivers
v000000000295dd00_0 .net "or_out", 15 0, L_00000000029db5b0;  1 drivers
v000000000295e2a0_0 .net "r1", 15 0, v0000000002945700_0;  alias, 1 drivers
v000000000295dee0_0 .net "r2", 15 0, v000000000295f420_0;  alias, 1 drivers
v000000000295e340_0 .net "r3", 15 0, v000000000295d300_0;  alias, 1 drivers
v000000000295f7e0_0 .net "rr_out", 15 0, L_00000000029c7650;  1 drivers
v000000000295df80_0 .net "rs_out", 15 0, L_00000000029c8910;  1 drivers
v000000000295e0c0_0 .net "shift_bits", 3 0, L_0000000002960e60;  alias, 1 drivers
v000000000295e3e0_0 .net "sub_out", 15 0, L_00000000029c3e10;  1 drivers
v000000000295e5c0_0 .net "xor_out", 15 0, L_00000000029dbf50;  1 drivers
S_00000000001ce3c0 .scope module, "add" "nbit_adder" 4 26, 5 1 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028da540 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_00000000029740b0 .functor XOR 1, L_0000000002963340, L_0000000002963980, C4<0>, C4<0>;
L_0000000002975128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000293fed0_0 .net/2s *"_s116", 0 0, L_0000000002975128;  1 drivers
v000000000293fa70_0 .net *"_s121", 0 0, L_00000000029637a0;  1 drivers
v00000000029406f0_0 .net *"_s125", 0 0, L_0000000002963340;  1 drivers
v0000000002940f10_0 .net *"_s127", 0 0, L_0000000002963980;  1 drivers
v0000000002940c90_0 .net *"_s128", 0 0, L_00000000029740b0;  1 drivers
v000000000293fb10_0 .net *"_s132", 31 0, L_0000000002962d00;  1 drivers
v0000000002940510_0 .net *"_s135", 0 0, L_0000000002963020;  1 drivers
v00000000029405b0_0 .net *"_s140", 0 0, L_0000000002963ac0;  1 drivers
v0000000002940ab0_0 .net "carry", 16 0, L_0000000002963700;  1 drivers
v0000000002940290_0 .net "f", 3 0, L_00000000029647e0;  alias, 1 drivers
v0000000002940790_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v000000000293fbb0_0 .net "in2", 15 0, v000000000295d300_0;  alias, 1 drivers
v0000000002940830_0 .net "return1", 15 0, L_0000000002964740;  alias, 1 drivers
L_0000000002960f00 .part v000000000295f420_0, 0, 1;
L_0000000002961360 .part v000000000295d300_0, 0, 1;
L_00000000029608c0 .part L_0000000002963700, 0, 1;
L_0000000002960b40 .part v000000000295f420_0, 1, 1;
L_0000000002960460 .part v000000000295d300_0, 1, 1;
L_0000000002961400 .part L_0000000002963700, 1, 1;
L_0000000002960320 .part v000000000295f420_0, 2, 1;
L_00000000029614a0 .part v000000000295d300_0, 2, 1;
L_000000000295fd80 .part L_0000000002963700, 2, 1;
L_0000000002961a40 .part v000000000295f420_0, 3, 1;
L_0000000002961ae0 .part v000000000295d300_0, 3, 1;
L_0000000002961cc0 .part L_0000000002963700, 3, 1;
L_000000000295f9c0 .part v000000000295f420_0, 4, 1;
L_000000000295fa60 .part v000000000295d300_0, 4, 1;
L_0000000002961b80 .part L_0000000002963700, 4, 1;
L_000000000295fb00 .part v000000000295f420_0, 5, 1;
L_0000000002960500 .part v000000000295d300_0, 5, 1;
L_0000000002960820 .part L_0000000002963700, 5, 1;
L_0000000002961c20 .part v000000000295f420_0, 6, 1;
L_000000000295ff60 .part v000000000295d300_0, 6, 1;
L_0000000002960000 .part L_0000000002963700, 6, 1;
L_00000000029600a0 .part v000000000295f420_0, 7, 1;
L_0000000002960780 .part v000000000295d300_0, 7, 1;
L_00000000029605a0 .part L_0000000002963700, 7, 1;
L_0000000002961d60 .part v000000000295f420_0, 8, 1;
L_0000000002960640 .part v000000000295d300_0, 8, 1;
L_00000000029606e0 .part L_0000000002963700, 8, 1;
L_00000000029646a0 .part v000000000295f420_0, 9, 1;
L_00000000029635c0 .part v000000000295d300_0, 9, 1;
L_0000000002963fc0 .part L_0000000002963700, 9, 1;
L_0000000002962620 .part v000000000295f420_0, 10, 1;
L_00000000029632a0 .part v000000000295d300_0, 10, 1;
L_0000000002963160 .part L_0000000002963700, 10, 1;
L_0000000002964060 .part v000000000295f420_0, 11, 1;
L_00000000029630c0 .part v000000000295d300_0, 11, 1;
L_0000000002963480 .part L_0000000002963700, 11, 1;
L_0000000002963ca0 .part v000000000295f420_0, 12, 1;
L_0000000002963520 .part v000000000295d300_0, 12, 1;
L_0000000002963660 .part L_0000000002963700, 12, 1;
L_0000000002963200 .part v000000000295f420_0, 13, 1;
L_0000000002963a20 .part v000000000295d300_0, 13, 1;
L_0000000002964100 .part L_0000000002963700, 13, 1;
L_00000000029638e0 .part v000000000295f420_0, 14, 1;
L_0000000002963f20 .part v000000000295d300_0, 14, 1;
L_0000000002962c60 .part L_0000000002963700, 14, 1;
L_0000000002962da0 .part v000000000295f420_0, 15, 1;
L_0000000002964600 .part v000000000295d300_0, 15, 1;
L_0000000002963840 .part L_0000000002963700, 15, 1;
LS_0000000002964740_0_0 .concat8 [ 1 1 1 1], L_00000000028c3440, L_00000000028c4630, L_00000000028c4c50, L_00000000008ad940;
LS_0000000002964740_0_4 .concat8 [ 1 1 1 1], L_000000000296fa00, L_000000000296fe60, L_0000000002970100, L_000000000296f680;
LS_0000000002964740_0_8 .concat8 [ 1 1 1 1], L_0000000002970410, L_000000000296f140, L_000000000296fca0, L_00000000029704f0;
LS_0000000002964740_0_12 .concat8 [ 1 1 1 1], L_000000000296f300, L_0000000002970e90, L_0000000002974900, L_0000000002973da0;
L_0000000002964740 .concat8 [ 4 4 4 4], LS_0000000002964740_0_0, LS_0000000002964740_0_4, LS_0000000002964740_0_8, LS_0000000002964740_0_12;
LS_0000000002963700_0_0 .concat8 [ 1 1 1 1], L_0000000002975128, L_00000000028c4470, L_00000000028c4e80, L_00000000028c4b70;
LS_0000000002963700_0_4 .concat8 [ 1 1 1 1], L_000000000296fd80, L_000000000296fa70, L_000000000296f840, L_000000000296f990;
LS_0000000002963700_0_8 .concat8 [ 1 1 1 1], L_000000000296ffb0, L_00000000029706b0, L_000000000296f220, L_00000000029703a0;
LS_0000000002963700_0_12 .concat8 [ 1 1 1 1], L_0000000002970800, L_0000000002970db0, L_0000000002971050, L_0000000002974b30;
LS_0000000002963700_0_16 .concat8 [ 1 0 0 0], L_0000000002973cc0;
LS_0000000002963700_1_0 .concat8 [ 4 4 4 4], LS_0000000002963700_0_0, LS_0000000002963700_0_4, LS_0000000002963700_0_8, LS_0000000002963700_0_12;
LS_0000000002963700_1_4 .concat8 [ 1 0 0 0], LS_0000000002963700_0_16;
L_0000000002963700 .concat8 [ 16 1 0 0], LS_0000000002963700_1_0, LS_0000000002963700_1_4;
L_00000000029637a0 .part L_0000000002963700, 16, 1;
L_0000000002963340 .part L_0000000002963700, 16, 1;
L_0000000002963980 .part L_0000000002963700, 15, 1;
L_0000000002962d00 .concat [ 16 16 0 0], v000000000295d300_0, v000000000295f420_0;
L_0000000002963020 .reduce/nor L_0000000002962d00;
L_00000000029647e0 .concat8 [ 1 1 1 1], L_0000000002963ac0, L_00000000029637a0, L_0000000002963020, L_00000000029740b0;
L_0000000002963ac0 .part L_0000000002964740, 15, 1;
S_00000000008a9190 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028d9cc0 .param/l "i" 0 5 15, +C4<00>;
S_00000000008a9310 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000008a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028c31a0 .functor XOR 1, L_0000000002960f00, L_0000000002961360, C4<0>, C4<0>;
L_00000000028c3440 .functor XOR 1, L_00000000028c31a0, L_00000000029608c0, C4<0>, C4<0>;
L_00000000028c2f70 .functor AND 1, L_0000000002960f00, L_0000000002961360, C4<1>, C4<1>;
L_00000000028c34b0 .functor AND 1, L_0000000002960f00, L_00000000029608c0, C4<1>, C4<1>;
L_00000000028c4320 .functor OR 1, L_00000000028c2f70, L_00000000028c34b0, C4<0>, C4<0>;
L_00000000028c4390 .functor AND 1, L_0000000002961360, L_00000000029608c0, C4<1>, C4<1>;
L_00000000028c4470 .functor OR 1, L_00000000028c4320, L_00000000028c4390, C4<0>, C4<0>;
v00000000028ced60_0 .net *"_s0", 0 0, L_00000000028c31a0;  1 drivers
v00000000028cea40_0 .net *"_s10", 0 0, L_00000000028c4390;  1 drivers
v00000000028ce4a0_0 .net *"_s4", 0 0, L_00000000028c2f70;  1 drivers
v00000000028cdaa0_0 .net *"_s6", 0 0, L_00000000028c34b0;  1 drivers
v00000000028cd960_0 .net *"_s8", 0 0, L_00000000028c4320;  1 drivers
v00000000028cdfa0_0 .net "a", 0 0, L_0000000002960f00;  1 drivers
v00000000028cd6e0_0 .net "b", 0 0, L_0000000002961360;  1 drivers
v00000000028cf1c0_0 .net "cin", 0 0, L_00000000029608c0;  1 drivers
v00000000028cfc60_0 .net "cout", 0 0, L_00000000028c4470;  1 drivers
v00000000028ce900_0 .net "sum", 0 0, L_00000000028c3440;  1 drivers
S_00000000008b0700 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028daa80 .param/l "i" 0 5 15, +C4<01>;
S_00000000008b0880 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000008b0700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028c44e0 .functor XOR 1, L_0000000002960b40, L_0000000002960460, C4<0>, C4<0>;
L_00000000028c4630 .functor XOR 1, L_00000000028c44e0, L_0000000002961400, C4<0>, C4<0>;
L_00000000028c4780 .functor AND 1, L_0000000002960b40, L_0000000002960460, C4<1>, C4<1>;
L_00000000028c47f0 .functor AND 1, L_0000000002960b40, L_0000000002961400, C4<1>, C4<1>;
L_00000000028c2fe0 .functor OR 1, L_00000000028c4780, L_00000000028c47f0, C4<0>, C4<0>;
L_00000000028c3520 .functor AND 1, L_0000000002960460, L_0000000002961400, C4<1>, C4<1>;
L_00000000028c4e80 .functor OR 1, L_00000000028c2fe0, L_00000000028c3520, C4<0>, C4<0>;
v00000000028cee00_0 .net *"_s0", 0 0, L_00000000028c44e0;  1 drivers
v00000000028cfd00_0 .net *"_s10", 0 0, L_00000000028c3520;  1 drivers
v00000000028cf6c0_0 .net *"_s4", 0 0, L_00000000028c4780;  1 drivers
v00000000028cf300_0 .net *"_s6", 0 0, L_00000000028c47f0;  1 drivers
v00000000028ce540_0 .net *"_s8", 0 0, L_00000000028c2fe0;  1 drivers
v00000000028ceea0_0 .net "a", 0 0, L_0000000002960b40;  1 drivers
v00000000028cec20_0 .net "b", 0 0, L_0000000002960460;  1 drivers
v00000000028ceb80_0 .net "cin", 0 0, L_0000000002961400;  1 drivers
v00000000028cf080_0 .net "cout", 0 0, L_00000000028c4e80;  1 drivers
v00000000028cf260_0 .net "sum", 0 0, L_00000000028c4630;  1 drivers
S_00000000008a0b90 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028d9d40 .param/l "i" 0 5 15, +C4<010>;
S_00000000008a0d10 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000008a0b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028c4be0 .functor XOR 1, L_0000000002960320, L_00000000029614a0, C4<0>, C4<0>;
L_00000000028c4c50 .functor XOR 1, L_00000000028c4be0, L_000000000295fd80, C4<0>, C4<0>;
L_00000000028c4cc0 .functor AND 1, L_0000000002960320, L_00000000029614a0, C4<1>, C4<1>;
L_00000000028c4d30 .functor AND 1, L_0000000002960320, L_000000000295fd80, C4<1>, C4<1>;
L_00000000028c4da0 .functor OR 1, L_00000000028c4cc0, L_00000000028c4d30, C4<0>, C4<0>;
L_00000000028c4e10 .functor AND 1, L_00000000029614a0, L_000000000295fd80, C4<1>, C4<1>;
L_00000000028c4b70 .functor OR 1, L_00000000028c4da0, L_00000000028c4e10, C4<0>, C4<0>;
v00000000028ce040_0 .net *"_s0", 0 0, L_00000000028c4be0;  1 drivers
v00000000028cd8c0_0 .net *"_s10", 0 0, L_00000000028c4e10;  1 drivers
v00000000028ce5e0_0 .net *"_s4", 0 0, L_00000000028c4cc0;  1 drivers
v00000000028cf120_0 .net *"_s6", 0 0, L_00000000028c4d30;  1 drivers
v00000000028cd820_0 .net *"_s8", 0 0, L_00000000028c4da0;  1 drivers
v00000000028ce680_0 .net "a", 0 0, L_0000000002960320;  1 drivers
v00000000028cfda0_0 .net "b", 0 0, L_00000000029614a0;  1 drivers
v00000000028cda00_0 .net "cin", 0 0, L_000000000295fd80;  1 drivers
v00000000028ce720_0 .net "cout", 0 0, L_00000000028c4b70;  1 drivers
v00000000028ce7c0_0 .net "sum", 0 0, L_00000000028c4c50;  1 drivers
S_00000000008c1540 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da580 .param/l "i" 0 5 15, +C4<011>;
S_00000000008c16c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000008c1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000008ad8d0 .functor XOR 1, L_0000000002961a40, L_0000000002961ae0, C4<0>, C4<0>;
L_00000000008ad940 .functor XOR 1, L_00000000008ad8d0, L_0000000002961cc0, C4<0>, C4<0>;
L_00000000008adc50 .functor AND 1, L_0000000002961a40, L_0000000002961ae0, C4<1>, C4<1>;
L_00000000008add30 .functor AND 1, L_0000000002961a40, L_0000000002961cc0, C4<1>, C4<1>;
L_00000000008adda0 .functor OR 1, L_00000000008adc50, L_00000000008add30, C4<0>, C4<0>;
L_00000000029708e0 .functor AND 1, L_0000000002961ae0, L_0000000002961cc0, C4<1>, C4<1>;
L_000000000296fd80 .functor OR 1, L_00000000008adda0, L_00000000029708e0, C4<0>, C4<0>;
v00000000028ceae0_0 .net *"_s0", 0 0, L_00000000008ad8d0;  1 drivers
v00000000028cf3a0_0 .net *"_s10", 0 0, L_00000000029708e0;  1 drivers
v00000000028cdb40_0 .net *"_s4", 0 0, L_00000000008adc50;  1 drivers
v00000000028cdc80_0 .net *"_s6", 0 0, L_00000000008add30;  1 drivers
v00000000028cf440_0 .net *"_s8", 0 0, L_00000000008adda0;  1 drivers
v00000000028cf4e0_0 .net "a", 0 0, L_0000000002961a40;  1 drivers
v00000000028cf620_0 .net "b", 0 0, L_0000000002961ae0;  1 drivers
v00000000028cfa80_0 .net "cin", 0 0, L_0000000002961cc0;  1 drivers
v00000000028cf760_0 .net "cout", 0 0, L_000000000296fd80;  1 drivers
v00000000028cf800_0 .net "sum", 0 0, L_00000000008ad940;  1 drivers
S_00000000008bf920 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da5c0 .param/l "i" 0 5 15, +C4<0100>;
S_00000000008bfaa0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000008bf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000296fdf0 .functor XOR 1, L_000000000295f9c0, L_000000000295fa60, C4<0>, C4<0>;
L_000000000296fa00 .functor XOR 1, L_000000000296fdf0, L_0000000002961b80, C4<0>, C4<0>;
L_000000000296f8b0 .functor AND 1, L_000000000295f9c0, L_000000000295fa60, C4<1>, C4<1>;
L_000000000296f760 .functor AND 1, L_000000000295f9c0, L_0000000002961b80, C4<1>, C4<1>;
L_0000000002970020 .functor OR 1, L_000000000296f8b0, L_000000000296f760, C4<0>, C4<0>;
L_000000000296f4c0 .functor AND 1, L_000000000295fa60, L_0000000002961b80, C4<1>, C4<1>;
L_000000000296fa70 .functor OR 1, L_0000000002970020, L_000000000296f4c0, C4<0>, C4<0>;
v00000000028cdd20_0 .net *"_s0", 0 0, L_000000000296fdf0;  1 drivers
v00000000028cf940_0 .net *"_s10", 0 0, L_000000000296f4c0;  1 drivers
v00000000028cde60_0 .net *"_s4", 0 0, L_000000000296f8b0;  1 drivers
v00000000028cf8a0_0 .net *"_s6", 0 0, L_000000000296f760;  1 drivers
v00000000028cdf00_0 .net *"_s8", 0 0, L_0000000002970020;  1 drivers
v00000000028cf9e0_0 .net "a", 0 0, L_000000000295f9c0;  1 drivers
v00000000028cfb20_0 .net "b", 0 0, L_000000000295fa60;  1 drivers
v00000000028d0200_0 .net "cin", 0 0, L_0000000002961b80;  1 drivers
v00000000028d0ac0_0 .net "cout", 0 0, L_000000000296fa70;  1 drivers
v00000000028d02a0_0 .net "sum", 0 0, L_000000000296fa00;  1 drivers
S_00000000008b94d0 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028d9d80 .param/l "i" 0 5 15, +C4<0101>;
S_00000000008b9650 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000008b94d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002970090 .functor XOR 1, L_000000000295fb00, L_0000000002960500, C4<0>, C4<0>;
L_000000000296fe60 .functor XOR 1, L_0000000002970090, L_0000000002960820, C4<0>, C4<0>;
L_000000000296f530 .functor AND 1, L_000000000295fb00, L_0000000002960500, C4<1>, C4<1>;
L_000000000296f370 .functor AND 1, L_000000000295fb00, L_0000000002960820, C4<1>, C4<1>;
L_0000000002970cd0 .functor OR 1, L_000000000296f530, L_000000000296f370, C4<0>, C4<0>;
L_000000000296f610 .functor AND 1, L_0000000002960500, L_0000000002960820, C4<1>, C4<1>;
L_000000000296f840 .functor OR 1, L_0000000002970cd0, L_000000000296f610, C4<0>, C4<0>;
v00000000028d0340_0 .net *"_s0", 0 0, L_0000000002970090;  1 drivers
v00000000028d0980_0 .net *"_s10", 0 0, L_000000000296f610;  1 drivers
v00000000028d1100_0 .net *"_s4", 0 0, L_000000000296f530;  1 drivers
v00000000028d08e0_0 .net *"_s6", 0 0, L_000000000296f370;  1 drivers
v00000000028d0520_0 .net *"_s8", 0 0, L_0000000002970cd0;  1 drivers
v00000000028d14c0_0 .net "a", 0 0, L_000000000295fb00;  1 drivers
v00000000028d0ca0_0 .net "b", 0 0, L_0000000002960500;  1 drivers
v00000000028d0b60_0 .net "cin", 0 0, L_0000000002960820;  1 drivers
v00000000028d0700_0 .net "cout", 0 0, L_000000000296f840;  1 drivers
v00000000028d0160_0 .net "sum", 0 0, L_000000000296fe60;  1 drivers
S_00000000008627a0 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028daa00 .param/l "i" 0 5 15, +C4<0110>;
S_000000000293c670 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_00000000008627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002970b80 .functor XOR 1, L_0000000002961c20, L_000000000295ff60, C4<0>, C4<0>;
L_0000000002970100 .functor XOR 1, L_0000000002970b80, L_0000000002960000, C4<0>, C4<0>;
L_000000000296fed0 .functor AND 1, L_0000000002961c20, L_000000000295ff60, C4<1>, C4<1>;
L_0000000002970170 .functor AND 1, L_0000000002961c20, L_0000000002960000, C4<1>, C4<1>;
L_0000000002970b10 .functor OR 1, L_000000000296fed0, L_0000000002970170, C4<0>, C4<0>;
L_000000000296f920 .functor AND 1, L_000000000295ff60, L_0000000002960000, C4<1>, C4<1>;
L_000000000296f990 .functor OR 1, L_0000000002970b10, L_000000000296f920, C4<0>, C4<0>;
v00000000028d11a0_0 .net *"_s0", 0 0, L_0000000002970b80;  1 drivers
v00000000028d1560_0 .net *"_s10", 0 0, L_000000000296f920;  1 drivers
v00000000028d0c00_0 .net *"_s4", 0 0, L_000000000296fed0;  1 drivers
v00000000028d0d40_0 .net *"_s6", 0 0, L_0000000002970170;  1 drivers
v00000000028cfee0_0 .net *"_s8", 0 0, L_0000000002970b10;  1 drivers
v00000000028d0a20_0 .net "a", 0 0, L_0000000002961c20;  1 drivers
v00000000028d1420_0 .net "b", 0 0, L_000000000295ff60;  1 drivers
v00000000028cff80_0 .net "cin", 0 0, L_0000000002960000;  1 drivers
v00000000028d07a0_0 .net "cout", 0 0, L_000000000296f990;  1 drivers
v00000000028d03e0_0 .net "sum", 0 0, L_0000000002970100;  1 drivers
S_000000000293c7f0 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da600 .param/l "i" 0 5 15, +C4<0111>;
S_000000000293c970 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000293c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002970640 .functor XOR 1, L_00000000029600a0, L_0000000002960780, C4<0>, C4<0>;
L_000000000296f680 .functor XOR 1, L_0000000002970640, L_00000000029605a0, C4<0>, C4<0>;
L_000000000296ff40 .functor AND 1, L_00000000029600a0, L_0000000002960780, C4<1>, C4<1>;
L_000000000296fae0 .functor AND 1, L_00000000029600a0, L_00000000029605a0, C4<1>, C4<1>;
L_00000000029701e0 .functor OR 1, L_000000000296ff40, L_000000000296fae0, C4<0>, C4<0>;
L_0000000002970bf0 .functor AND 1, L_0000000002960780, L_00000000029605a0, C4<1>, C4<1>;
L_000000000296ffb0 .functor OR 1, L_00000000029701e0, L_0000000002970bf0, C4<0>, C4<0>;
v00000000028d05c0_0 .net *"_s0", 0 0, L_0000000002970640;  1 drivers
v00000000028d0480_0 .net *"_s10", 0 0, L_0000000002970bf0;  1 drivers
v00000000028d0de0_0 .net *"_s4", 0 0, L_000000000296ff40;  1 drivers
v00000000028d0e80_0 .net *"_s6", 0 0, L_000000000296fae0;  1 drivers
v00000000028d0660_0 .net *"_s8", 0 0, L_00000000029701e0;  1 drivers
v00000000028d0840_0 .net "a", 0 0, L_00000000029600a0;  1 drivers
v00000000028d0f20_0 .net "b", 0 0, L_0000000002960780;  1 drivers
v00000000028d0fc0_0 .net "cin", 0 0, L_00000000029605a0;  1 drivers
v00000000028d1060_0 .net "cout", 0 0, L_000000000296ffb0;  1 drivers
v00000000028d1240_0 .net "sum", 0 0, L_000000000296f680;  1 drivers
S_000000000293c070 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028d9f40 .param/l "i" 0 5 15, +C4<01000>;
S_000000000293caf0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000293c070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002970250 .functor XOR 1, L_0000000002961d60, L_0000000002960640, C4<0>, C4<0>;
L_0000000002970410 .functor XOR 1, L_0000000002970250, L_00000000029606e0, C4<0>, C4<0>;
L_00000000029702c0 .functor AND 1, L_0000000002961d60, L_0000000002960640, C4<1>, C4<1>;
L_0000000002970c60 .functor AND 1, L_0000000002961d60, L_00000000029606e0, C4<1>, C4<1>;
L_0000000002970950 .functor OR 1, L_00000000029702c0, L_0000000002970c60, C4<0>, C4<0>;
L_000000000296f7d0 .functor AND 1, L_0000000002960640, L_00000000029606e0, C4<1>, C4<1>;
L_00000000029706b0 .functor OR 1, L_0000000002970950, L_000000000296f7d0, C4<0>, C4<0>;
v00000000028d12e0_0 .net *"_s0", 0 0, L_0000000002970250;  1 drivers
v00000000028d1380_0 .net *"_s10", 0 0, L_000000000296f7d0;  1 drivers
v00000000028d0020_0 .net *"_s4", 0 0, L_00000000029702c0;  1 drivers
v00000000028d00c0_0 .net *"_s6", 0 0, L_0000000002970c60;  1 drivers
v0000000002873a40_0 .net *"_s8", 0 0, L_0000000002970950;  1 drivers
v0000000002891fe0_0 .net "a", 0 0, L_0000000002961d60;  1 drivers
v000000000293f610_0 .net "b", 0 0, L_0000000002960640;  1 drivers
v000000000293e0d0_0 .net "cin", 0 0, L_00000000029606e0;  1 drivers
v000000000293f250_0 .net "cout", 0 0, L_00000000029706b0;  1 drivers
v000000000293e7b0_0 .net "sum", 0 0, L_0000000002970410;  1 drivers
S_000000000293cc70 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da640 .param/l "i" 0 5 15, +C4<01001>;
S_000000000293c1f0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000293cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000296fb50 .functor XOR 1, L_00000000029646a0, L_00000000029635c0, C4<0>, C4<0>;
L_000000000296f140 .functor XOR 1, L_000000000296fb50, L_0000000002963fc0, C4<0>, C4<0>;
L_0000000002970330 .functor AND 1, L_00000000029646a0, L_00000000029635c0, C4<1>, C4<1>;
L_0000000002970480 .functor AND 1, L_00000000029646a0, L_0000000002963fc0, C4<1>, C4<1>;
L_000000000296f1b0 .functor OR 1, L_0000000002970330, L_0000000002970480, C4<0>, C4<0>;
L_000000000296f5a0 .functor AND 1, L_00000000029635c0, L_0000000002963fc0, C4<1>, C4<1>;
L_000000000296f220 .functor OR 1, L_000000000296f1b0, L_000000000296f5a0, C4<0>, C4<0>;
v000000000293db30_0 .net *"_s0", 0 0, L_000000000296fb50;  1 drivers
v000000000293df90_0 .net *"_s10", 0 0, L_000000000296f5a0;  1 drivers
v000000000293e670_0 .net *"_s4", 0 0, L_0000000002970330;  1 drivers
v000000000293d310_0 .net *"_s6", 0 0, L_0000000002970480;  1 drivers
v000000000293e170_0 .net *"_s8", 0 0, L_000000000296f1b0;  1 drivers
v000000000293f430_0 .net "a", 0 0, L_00000000029646a0;  1 drivers
v000000000293dd10_0 .net "b", 0 0, L_00000000029635c0;  1 drivers
v000000000293f570_0 .net "cin", 0 0, L_0000000002963fc0;  1 drivers
v000000000293e850_0 .net "cout", 0 0, L_000000000296f220;  1 drivers
v000000000293ddb0_0 .net "sum", 0 0, L_000000000296f140;  1 drivers
S_000000000293c370 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da080 .param/l "i" 0 5 15, +C4<01010>;
S_000000000293cdf0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000293c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000296f3e0 .functor XOR 1, L_0000000002962620, L_00000000029632a0, C4<0>, C4<0>;
L_000000000296fca0 .functor XOR 1, L_000000000296f3e0, L_0000000002963160, C4<0>, C4<0>;
L_000000000296fbc0 .functor AND 1, L_0000000002962620, L_00000000029632a0, C4<1>, C4<1>;
L_000000000296f290 .functor AND 1, L_0000000002962620, L_0000000002963160, C4<1>, C4<1>;
L_000000000296f6f0 .functor OR 1, L_000000000296fbc0, L_000000000296f290, C4<0>, C4<0>;
L_000000000296fc30 .functor AND 1, L_00000000029632a0, L_0000000002963160, C4<1>, C4<1>;
L_00000000029703a0 .functor OR 1, L_000000000296f6f0, L_000000000296fc30, C4<0>, C4<0>;
v000000000293e5d0_0 .net *"_s0", 0 0, L_000000000296f3e0;  1 drivers
v000000000293d590_0 .net *"_s10", 0 0, L_000000000296fc30;  1 drivers
v000000000293e030_0 .net *"_s4", 0 0, L_000000000296fbc0;  1 drivers
v000000000293f750_0 .net *"_s6", 0 0, L_000000000296f290;  1 drivers
v000000000293f070_0 .net *"_s8", 0 0, L_000000000296f6f0;  1 drivers
v000000000293e210_0 .net "a", 0 0, L_0000000002962620;  1 drivers
v000000000293e8f0_0 .net "b", 0 0, L_00000000029632a0;  1 drivers
v000000000293e710_0 .net "cin", 0 0, L_0000000002963160;  1 drivers
v000000000293e350_0 .net "cout", 0 0, L_00000000029703a0;  1 drivers
v000000000293e990_0 .net "sum", 0 0, L_000000000296fca0;  1 drivers
S_000000000293c4f0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028d9e80 .param/l "i" 0 5 15, +C4<01011>;
S_0000000002942d10 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000293c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000296fd10 .functor XOR 1, L_0000000002964060, L_00000000029630c0, C4<0>, C4<0>;
L_00000000029704f0 .functor XOR 1, L_000000000296fd10, L_0000000002963480, C4<0>, C4<0>;
L_0000000002970560 .functor AND 1, L_0000000002964060, L_00000000029630c0, C4<1>, C4<1>;
L_00000000029705d0 .functor AND 1, L_0000000002964060, L_0000000002963480, C4<1>, C4<1>;
L_0000000002970720 .functor OR 1, L_0000000002970560, L_00000000029705d0, C4<0>, C4<0>;
L_0000000002970790 .functor AND 1, L_00000000029630c0, L_0000000002963480, C4<1>, C4<1>;
L_0000000002970800 .functor OR 1, L_0000000002970720, L_0000000002970790, C4<0>, C4<0>;
v000000000293ea30_0 .net *"_s0", 0 0, L_000000000296fd10;  1 drivers
v000000000293dc70_0 .net *"_s10", 0 0, L_0000000002970790;  1 drivers
v000000000293ead0_0 .net *"_s4", 0 0, L_0000000002970560;  1 drivers
v000000000293eb70_0 .net *"_s6", 0 0, L_00000000029705d0;  1 drivers
v000000000293d630_0 .net *"_s8", 0 0, L_0000000002970720;  1 drivers
v000000000293da90_0 .net "a", 0 0, L_0000000002964060;  1 drivers
v000000000293f7f0_0 .net "b", 0 0, L_00000000029630c0;  1 drivers
v000000000293ec10_0 .net "cin", 0 0, L_0000000002963480;  1 drivers
v000000000293e3f0_0 .net "cout", 0 0, L_0000000002970800;  1 drivers
v000000000293f6b0_0 .net "sum", 0 0, L_00000000029704f0;  1 drivers
S_0000000002941690 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da680 .param/l "i" 0 5 15, +C4<01100>;
S_0000000002941f90 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002941690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002970870 .functor XOR 1, L_0000000002963ca0, L_0000000002963520, C4<0>, C4<0>;
L_000000000296f300 .functor XOR 1, L_0000000002970870, L_0000000002963660, C4<0>, C4<0>;
L_00000000029709c0 .functor AND 1, L_0000000002963ca0, L_0000000002963520, C4<1>, C4<1>;
L_0000000002970a30 .functor AND 1, L_0000000002963ca0, L_0000000002963660, C4<1>, C4<1>;
L_0000000002970aa0 .functor OR 1, L_00000000029709c0, L_0000000002970a30, C4<0>, C4<0>;
L_000000000296f450 .functor AND 1, L_0000000002963520, L_0000000002963660, C4<1>, C4<1>;
L_0000000002970db0 .functor OR 1, L_0000000002970aa0, L_000000000296f450, C4<0>, C4<0>;
v000000000293d090_0 .net *"_s0", 0 0, L_0000000002970870;  1 drivers
v000000000293ecb0_0 .net *"_s10", 0 0, L_000000000296f450;  1 drivers
v000000000293d130_0 .net *"_s4", 0 0, L_00000000029709c0;  1 drivers
v000000000293de50_0 .net *"_s6", 0 0, L_0000000002970a30;  1 drivers
v000000000293dbd0_0 .net *"_s8", 0 0, L_0000000002970aa0;  1 drivers
v000000000293d6d0_0 .net "a", 0 0, L_0000000002963ca0;  1 drivers
v000000000293d270_0 .net "b", 0 0, L_0000000002963520;  1 drivers
v000000000293d770_0 .net "cin", 0 0, L_0000000002963660;  1 drivers
v000000000293def0_0 .net "cout", 0 0, L_0000000002970db0;  1 drivers
v000000000293ee90_0 .net "sum", 0 0, L_000000000296f300;  1 drivers
S_0000000002941c90 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028daa40 .param/l "i" 0 5 15, +C4<01101>;
S_0000000002941810 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002941c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002970f70 .functor XOR 1, L_0000000002963200, L_0000000002963a20, C4<0>, C4<0>;
L_0000000002970e90 .functor XOR 1, L_0000000002970f70, L_0000000002964100, C4<0>, C4<0>;
L_0000000002970fe0 .functor AND 1, L_0000000002963200, L_0000000002963a20, C4<1>, C4<1>;
L_0000000002970e20 .functor AND 1, L_0000000002963200, L_0000000002964100, C4<1>, C4<1>;
L_0000000002970d40 .functor OR 1, L_0000000002970fe0, L_0000000002970e20, C4<0>, C4<0>;
L_0000000002970f00 .functor AND 1, L_0000000002963a20, L_0000000002964100, C4<1>, C4<1>;
L_0000000002971050 .functor OR 1, L_0000000002970d40, L_0000000002970f00, C4<0>, C4<0>;
v000000000293d3b0_0 .net *"_s0", 0 0, L_0000000002970f70;  1 drivers
v000000000293e530_0 .net *"_s10", 0 0, L_0000000002970f00;  1 drivers
v000000000293d1d0_0 .net *"_s4", 0 0, L_0000000002970fe0;  1 drivers
v000000000293ed50_0 .net *"_s6", 0 0, L_0000000002970e20;  1 drivers
v000000000293d450_0 .net *"_s8", 0 0, L_0000000002970d40;  1 drivers
v000000000293e2b0_0 .net "a", 0 0, L_0000000002963200;  1 drivers
v000000000293edf0_0 .net "b", 0 0, L_0000000002963a20;  1 drivers
v000000000293e490_0 .net "cin", 0 0, L_0000000002964100;  1 drivers
v000000000293ef30_0 .net "cout", 0 0, L_0000000002971050;  1 drivers
v000000000293f4d0_0 .net "sum", 0 0, L_0000000002970e90;  1 drivers
S_0000000002942710 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da6c0 .param/l "i" 0 5 15, +C4<01110>;
S_0000000002942290 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002942710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002974890 .functor XOR 1, L_00000000029638e0, L_0000000002963f20, C4<0>, C4<0>;
L_0000000002974900 .functor XOR 1, L_0000000002974890, L_0000000002962c60, C4<0>, C4<0>;
L_0000000002973860 .functor AND 1, L_00000000029638e0, L_0000000002963f20, C4<1>, C4<1>;
L_0000000002974740 .functor AND 1, L_00000000029638e0, L_0000000002962c60, C4<1>, C4<1>;
L_0000000002973e80 .functor OR 1, L_0000000002973860, L_0000000002974740, C4<0>, C4<0>;
L_0000000002973940 .functor AND 1, L_0000000002963f20, L_0000000002962c60, C4<1>, C4<1>;
L_0000000002974b30 .functor OR 1, L_0000000002973e80, L_0000000002973940, C4<0>, C4<0>;
v000000000293efd0_0 .net *"_s0", 0 0, L_0000000002974890;  1 drivers
v000000000293d4f0_0 .net *"_s10", 0 0, L_0000000002973940;  1 drivers
v000000000293d810_0 .net *"_s4", 0 0, L_0000000002973860;  1 drivers
v000000000293d8b0_0 .net *"_s6", 0 0, L_0000000002974740;  1 drivers
v000000000293d950_0 .net *"_s8", 0 0, L_0000000002973e80;  1 drivers
v000000000293d9f0_0 .net "a", 0 0, L_00000000029638e0;  1 drivers
v000000000293f110_0 .net "b", 0 0, L_0000000002963f20;  1 drivers
v000000000293f1b0_0 .net "cin", 0 0, L_0000000002962c60;  1 drivers
v000000000293f2f0_0 .net "cout", 0 0, L_0000000002974b30;  1 drivers
v000000000293f390_0 .net "sum", 0 0, L_0000000002974900;  1 drivers
S_0000000002942e90 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_00000000001ce3c0;
 .timescale 0 0;
P_00000000028da700 .param/l "i" 0 5 15, +C4<01111>;
S_0000000002942110 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002942e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002974430 .functor XOR 1, L_0000000002962da0, L_0000000002964600, C4<0>, C4<0>;
L_0000000002973da0 .functor XOR 1, L_0000000002974430, L_0000000002963840, C4<0>, C4<0>;
L_0000000002973a20 .functor AND 1, L_0000000002962da0, L_0000000002964600, C4<1>, C4<1>;
L_00000000029738d0 .functor AND 1, L_0000000002962da0, L_0000000002963840, C4<1>, C4<1>;
L_0000000002973fd0 .functor OR 1, L_0000000002973a20, L_00000000029738d0, C4<0>, C4<0>;
L_0000000002974040 .functor AND 1, L_0000000002964600, L_0000000002963840, C4<1>, C4<1>;
L_0000000002973cc0 .functor OR 1, L_0000000002973fd0, L_0000000002974040, C4<0>, C4<0>;
v0000000002940330_0 .net *"_s0", 0 0, L_0000000002974430;  1 drivers
v000000000293fe30_0 .net *"_s10", 0 0, L_0000000002974040;  1 drivers
v000000000293fc50_0 .net *"_s4", 0 0, L_0000000002973a20;  1 drivers
v000000000293f9d0_0 .net *"_s6", 0 0, L_00000000029738d0;  1 drivers
v0000000002940150_0 .net *"_s8", 0 0, L_0000000002973fd0;  1 drivers
v0000000002940e70_0 .net "a", 0 0, L_0000000002962da0;  1 drivers
v00000000029403d0_0 .net "b", 0 0, L_0000000002964600;  1 drivers
v000000000293fcf0_0 .net "cin", 0 0, L_0000000002963840;  1 drivers
v000000000293f930_0 .net "cout", 0 0, L_0000000002973cc0;  1 drivers
v0000000002940650_0 .net "sum", 0 0, L_0000000002973da0;  1 drivers
S_0000000002942890 .scope module, "andd" "nbit_and" 4 30, 5 73 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028d9ac0 .param/l "size" 0 5 74, +C4<00000000000000000000000000010000>;
L_00000000029dc570 .functor AND 16, v000000000295f420_0, v000000000295d300_0, C4<1111111111111111>, C4<1111111111111111>;
L_00000000029753f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000293f890_0 .net/2u *"_s12", 0 0, L_00000000029753f8;  1 drivers
v0000000002940970_0 .net *"_s18", 0 0, L_00000000029c7510;  1 drivers
v00000000029408d0_0 .net *"_s5", 0 0, L_00000000029c8230;  1 drivers
L_00000000029753b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002940d30_0 .net/2u *"_s8", 0 0, L_00000000029753b0;  1 drivers
v000000000293fd90_0 .net "f", 3 0, L_00000000029c7e70;  alias, 1 drivers
v0000000002940b50_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v00000000029401f0_0 .net "in2", 15 0, v000000000295d300_0;  alias, 1 drivers
v0000000002940470_0 .net "return1", 15 0, L_00000000029dc570;  alias, 1 drivers
L_00000000029c8230 .part L_00000000029dc570, 15, 1;
L_00000000029c7e70 .concat8 [ 1 1 1 1], L_00000000029c8230, L_00000000029753b0, L_00000000029c7510, L_00000000029753f8;
L_00000000029c7510 .reduce/nor L_00000000029dc570;
S_0000000002941e10 .scope module, "ls" "nbit_left_shift" 4 32, 5 102 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_00000000028d9dc0 .param/l "size" 0 5 103, +C4<00000000000000000000000000010000>;
v0000000002940dd0_0 .net *"_s10", 31 0, L_00000000029c67f0;  1 drivers
L_0000000002975518 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002940a10_0 .net *"_s13", 27 0, L_0000000002975518;  1 drivers
v0000000002940bf0_0 .net *"_s14", 31 0, L_00000000029c6890;  1 drivers
v000000000293ff70_0 .net *"_s17", 0 0, L_00000000029c66b0;  1 drivers
L_0000000002975560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002940010_0 .net/2u *"_s20", 0 0, L_0000000002975560;  1 drivers
v00000000029400b0_0 .net *"_s26", 0 0, L_00000000029c6d90;  1 drivers
v000000000294ce60_0 .net *"_s5", 0 0, L_00000000029c6750;  1 drivers
L_00000000029754d0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000000000294cc80_0 .net/2u *"_s8", 31 0, L_00000000029754d0;  1 drivers
v000000000294caa0_0 .net "f", 3 0, L_00000000029c76f0;  alias, 1 drivers
v000000000294cbe0_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v000000000294cf00_0 .net "return1", 15 0, L_00000000029c8730;  alias, 1 drivers
v000000000294cfa0_0 .net "shiftb", 3 0, L_0000000002960e60;  alias, 1 drivers
L_00000000029c8730 .shift/l 16, v000000000295f420_0, L_0000000002960e60;
L_00000000029c6750 .part L_00000000029c8730, 15, 1;
L_00000000029c67f0 .concat [ 4 28 0 0], L_0000000002960e60, L_0000000002975518;
L_00000000029c6890 .arith/sub 32, L_00000000029754d0, L_00000000029c67f0;
L_00000000029c66b0 .part/v v000000000295f420_0, L_00000000029c6890, 1;
L_00000000029c76f0 .concat8 [ 1 1 1 1], L_00000000029c6750, L_00000000029c66b0, L_00000000029c6d90, L_0000000002975560;
L_00000000029c6d90 .reduce/nor L_00000000029c8730;
S_0000000002942410 .scope module, "mult" "nbit_multiplier" 4 28, 5 47 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028d9b00 .param/l "size" 0 5 48, +C4<00000000000000000000000000010000>;
v000000000294c8c0_0 .net *"_s0", 0 0, L_00000000029c78d0;  1 drivers
L_0000000002975290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000294cdc0_0 .net *"_s12", 0 0, L_0000000002975290;  1 drivers
v000000000294cb40_0 .net *"_s14", 16 0, L_00000000029c73d0;  1 drivers
v000000000294c960_0 .net *"_s5", 16 0, L_00000000029c6a70;  1 drivers
L_0000000002975248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000294ca00_0 .net *"_s8", 0 0, L_0000000002975248;  1 drivers
v000000000294cd20_0 .net *"_s9", 16 0, L_00000000029c80f0;  1 drivers
v00000000029476e0_0 .net8 "f", 3 0, RS_00000000028e5e18;  alias, 2 drivers
v0000000002945b60_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v00000000029461a0_0 .net "in2", 15 0, v000000000295d300_0;  alias, 1 drivers
v0000000002945980_0 .net "return1", 15 0, L_00000000029c7290;  alias, 1 drivers
L_00000000029c7330 .part/pv L_00000000029c78d0, 0, 1, 4;
L_00000000029c78d0 .part L_00000000029c73d0, 16, 1;
L_00000000029c7290 .part L_00000000029c73d0, 0, 16;
L_00000000029c6a70 .concat [ 16 1 0 0], v000000000295f420_0, L_0000000002975248;
L_00000000029c80f0 .concat [ 16 1 0 0], v000000000295d300_0, L_0000000002975290;
L_00000000029c73d0 .arith/mult 17, L_00000000029c6a70, L_00000000029c80f0;
S_0000000002942a10 .scope module, "mx" "mux" 4 37, 5 158 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 16 "e"
    .port_info 5 /INPUT 16 "f"
    .port_info 6 /INPUT 16 "g"
    .port_info 7 /INPUT 16 "h"
    .port_info 8 /INPUT 16 "i"
    .port_info 9 /INPUT 4 "sel"
    .port_info 10 /OUTPUT 16 "return1"
    .port_info 11 /INPUT 1 "execute"
v0000000002946880_0 .net "a", 15 0, L_0000000002964740;  alias, 1 drivers
v0000000002945660_0 .net "b", 15 0, L_00000000029c3e10;  alias, 1 drivers
v0000000002945200_0 .net "c", 15 0, L_00000000029c7290;  alias, 1 drivers
v0000000002946740_0 .net "d", 15 0, L_00000000029db5b0;  alias, 1 drivers
v0000000002946ce0_0 .net "e", 15 0, L_00000000029dc570;  alias, 1 drivers
v0000000002947640_0 .net "execute", 0 0, v0000000002961220_0;  alias, 1 drivers
v0000000002947780_0 .net "f", 15 0, L_00000000029dbf50;  alias, 1 drivers
v0000000002945ac0_0 .net "g", 15 0, L_00000000029c8910;  alias, 1 drivers
v0000000002946600_0 .net "h", 15 0, L_00000000029c8730;  alias, 1 drivers
v00000000029455c0_0 .net "i", 15 0, L_00000000029c7650;  alias, 1 drivers
v0000000002945700_0 .var "return1", 15 0;
v0000000002947820_0 .net "sel", 3 0, L_0000000002960fa0;  alias, 1 drivers
E_00000000028da900 .event posedge, v0000000002947640_0;
S_0000000002941090 .scope module, "mxf" "fourbit_mux" 4 38, 5 183 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a2"
    .port_info 1 /INPUT 4 "b2"
    .port_info 2 /INPUT 4 "c2"
    .port_info 3 /INPUT 4 "d2"
    .port_info 4 /INPUT 4 "e2"
    .port_info 5 /INPUT 4 "f2"
    .port_info 6 /INPUT 4 "g2"
    .port_info 7 /INPUT 4 "h2"
    .port_info 8 /INPUT 4 "i2"
    .port_info 9 /INPUT 4 "sel2"
    .port_info 10 /OUTPUT 4 "return1"
    .port_info 11 /INPUT 1 "execute"
v0000000002946560_0 .net "a2", 3 0, L_00000000029647e0;  alias, 1 drivers
v00000000029452a0_0 .net "b2", 3 0, L_00000000029c71f0;  alias, 1 drivers
v0000000002947500_0 .net8 "c2", 3 0, RS_00000000028e5e18;  alias, 2 drivers
v00000000029467e0_0 .net "d2", 3 0, L_00000000029c7470;  alias, 1 drivers
v0000000002946920_0 .net "e2", 3 0, L_00000000029c7e70;  alias, 1 drivers
v0000000002945480_0 .net "execute", 0 0, v0000000002961220_0;  alias, 1 drivers
v00000000029466a0_0 .net "f2", 3 0, L_00000000029c7f10;  alias, 1 drivers
v0000000002946240_0 .net "g2", 3 0, L_00000000029c6bb0;  alias, 1 drivers
v0000000002947140_0 .net "h2", 3 0, L_00000000029c76f0;  alias, 1 drivers
v00000000029450c0_0 .net "i2", 3 0, L_00000000029c8190;  alias, 1 drivers
v0000000002945c00_0 .var "return1", 3 0;
v00000000029469c0_0 .net "sel2", 3 0, L_0000000002960fa0;  alias, 1 drivers
S_0000000002942590 .scope module, "orr" "nbit_or" 4 29, 5 59 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028d9ec0 .param/l "size" 0 5 60, +C4<00000000000000000000000000010000>;
L_00000000029db5b0 .functor OR 16, v000000000295f420_0, v000000000295d300_0, C4<0000000000000000>, C4<0000000000000000>;
L_0000000002975368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002946c40_0 .net/2u *"_s12", 0 0, L_0000000002975368;  1 drivers
v0000000002946a60_0 .net *"_s18", 0 0, L_00000000029c6cf0;  1 drivers
v0000000002945160_0 .net *"_s5", 0 0, L_00000000029c8050;  1 drivers
L_0000000002975320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029457a0_0 .net/2u *"_s8", 0 0, L_0000000002975320;  1 drivers
v0000000002946060_0 .net "f", 3 0, L_00000000029c7470;  alias, 1 drivers
v0000000002945840_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v0000000002945d40_0 .net "in2", 15 0, v000000000295d300_0;  alias, 1 drivers
v00000000029464c0_0 .net "return1", 15 0, L_00000000029db5b0;  alias, 1 drivers
L_00000000029c8050 .part L_00000000029db5b0, 15, 1;
L_00000000029c7470 .concat8 [ 1 1 1 1], L_00000000029c8050, L_0000000002975320, L_00000000029c6cf0, L_0000000002975368;
L_00000000029c6cf0 .reduce/nor L_00000000029db5b0;
S_0000000002942b90 .scope module, "rr" "nbit_right_rotate" 4 34, 5 135 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_00000000028d9f80 .param/l "size" 0 5 136, +C4<00000000000000000000000000010000>;
v00000000029458e0_0 .net *"_s0", 31 0, L_00000000029c61b0;  1 drivers
v00000000029470a0_0 .net *"_s12", 31 0, L_00000000029c7ab0;  1 drivers
L_0000000002975680 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002945a20_0 .net *"_s15", 27 0, L_0000000002975680;  1 drivers
L_00000000029756c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002945340_0 .net/2u *"_s16", 31 0, L_00000000029756c8;  1 drivers
v00000000029453e0_0 .net *"_s18", 31 0, L_00000000029c6c50;  1 drivers
v0000000002947320_0 .net *"_s21", 0 0, L_00000000029c6250;  1 drivers
L_0000000002975710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002946b00_0 .net/2u *"_s24", 0 0, L_0000000002975710;  1 drivers
v0000000002945ca0_0 .net *"_s30", 0 0, L_00000000029c7b50;  1 drivers
v0000000002945520_0 .net *"_s9", 0 0, L_00000000029c6ed0;  1 drivers
v0000000002946ba0_0 .net "f", 3 0, L_00000000029c8190;  alias, 1 drivers
v0000000002945de0_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v0000000002947000_0 .net "return1", 15 0, L_00000000029c7650;  alias, 1 drivers
v0000000002945e80_0 .net "shiftb", 3 0, L_0000000002960e60;  alias, 1 drivers
v0000000002945f20_0 .net "tmp", 31 0, L_00000000029c75b0;  1 drivers
L_00000000029c61b0 .concat [ 16 16 0 0], v000000000295f420_0, v000000000295f420_0;
L_00000000029c75b0 .shift/r 32, L_00000000029c61b0, L_0000000002960e60;
L_00000000029c7650 .part L_00000000029c75b0, 0, 16;
L_00000000029c6ed0 .part L_00000000029c7650, 15, 1;
L_00000000029c7ab0 .concat [ 4 28 0 0], L_0000000002960e60, L_0000000002975680;
L_00000000029c6c50 .arith/sub 32, L_00000000029c7ab0, L_00000000029756c8;
L_00000000029c6250 .part/v v000000000295f420_0, L_00000000029c6c50, 1;
L_00000000029c8190 .concat8 [ 1 1 1 1], L_00000000029c6ed0, L_00000000029c6250, L_00000000029c7b50, L_0000000002975710;
L_00000000029c7b50 .reduce/nor L_00000000029c7650;
S_0000000002941210 .scope module, "rs" "nbit_right_shift" 4 33, 5 118 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_00000000028da840 .param/l "size" 0 5 119, +C4<00000000000000000000000000010000>;
L_00000000029755a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002946d80_0 .net *"_s11", 27 0, L_00000000029755a8;  1 drivers
L_00000000029755f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002946e20_0 .net/2u *"_s12", 31 0, L_00000000029755f0;  1 drivers
v0000000002947280_0 .net *"_s14", 31 0, L_00000000029c7830;  1 drivers
v0000000002945fc0_0 .net *"_s17", 0 0, L_00000000029c6b10;  1 drivers
L_0000000002975638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002946100_0 .net/2u *"_s20", 0 0, L_0000000002975638;  1 drivers
v0000000002946ec0_0 .net *"_s26", 0 0, L_00000000029c7a10;  1 drivers
v00000000029462e0_0 .net *"_s5", 0 0, L_00000000029c8870;  1 drivers
v0000000002946380_0 .net *"_s8", 31 0, L_00000000029c6930;  1 drivers
v0000000002946420_0 .net "f", 3 0, L_00000000029c6bb0;  alias, 1 drivers
v00000000029473c0_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v0000000002946f60_0 .net "return1", 15 0, L_00000000029c8910;  alias, 1 drivers
v00000000029471e0_0 .net "shiftb", 3 0, L_0000000002960e60;  alias, 1 drivers
L_00000000029c8910 .shift/r 16, v000000000295f420_0, L_0000000002960e60;
L_00000000029c8870 .part L_00000000029c8910, 15, 1;
L_00000000029c6930 .concat [ 4 28 0 0], L_0000000002960e60, L_00000000029755a8;
L_00000000029c7830 .arith/sub 32, L_00000000029c6930, L_00000000029755f0;
L_00000000029c6b10 .part/v v000000000295f420_0, L_00000000029c7830, 1;
L_00000000029c6bb0 .concat8 [ 1 1 1 1], L_00000000029c8870, L_00000000029c6b10, L_00000000029c7a10, L_0000000002975638;
L_00000000029c7a10 .reduce/nor L_00000000029c8910;
S_0000000002941990 .scope module, "sub" "nbit_subtractor" 4 27, 5 24 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028da100 .param/l "size" 0 5 25, +C4<00000000000000000000000000010000>;
L_0000000002974cf0 .functor NOT 16, v000000000295d300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000000000295e700_0 .net "f", 3 0, L_00000000029c71f0;  alias, 1 drivers
v000000000295db20_0 .net "f_intermediate", 3 0, L_00000000029c44f0;  1 drivers
v000000000295e480_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v000000000295f240_0 .net "in2", 15 0, v000000000295d300_0;  alias, 1 drivers
v000000000295f060_0 .net "in2_inverse", 15 0, L_0000000002974cf0;  1 drivers
v000000000295e520_0 .net "in2_negative", 15 0, L_00000000029c5a30;  1 drivers
v000000000295ef20_0 .net "return1", 15 0, L_00000000029c3e10;  alias, 1 drivers
S_0000000002941390 .scope module, "add" "nbit_adder" 5 37, 5 1 0, S_0000000002941990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028da740 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_00000000029bd650 .functor XOR 1, L_00000000029c5e90, L_00000000029c5030, C4<0>, C4<0>;
L_0000000002975170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002957630_0 .net/2s *"_s116", 0 0, L_0000000002975170;  1 drivers
v0000000002956b90_0 .net *"_s121", 0 0, L_00000000029c57b0;  1 drivers
v0000000002957310_0 .net *"_s125", 0 0, L_00000000029c5e90;  1 drivers
v0000000002958670_0 .net *"_s127", 0 0, L_00000000029c5030;  1 drivers
v0000000002957a90_0 .net *"_s128", 0 0, L_00000000029bd650;  1 drivers
v0000000002956ff0_0 .net *"_s132", 31 0, L_00000000029c4950;  1 drivers
v00000000029564b0_0 .net *"_s135", 0 0, L_00000000029c49f0;  1 drivers
v00000000029574f0_0 .net *"_s140", 0 0, L_00000000029c4090;  1 drivers
v0000000002957590_0 .net "carry", 16 0, L_00000000029c4d10;  1 drivers
v00000000029573b0_0 .net "f", 3 0, L_00000000029c44f0;  alias, 1 drivers
v0000000002958210_0 .net "in1", 15 0, L_0000000002974cf0;  alias, 1 drivers
L_00000000029751b8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002957b30_0 .net "in2", 15 0, L_00000000029751b8;  1 drivers
v0000000002957bd0_0 .net "return1", 15 0, L_00000000029c5a30;  alias, 1 drivers
L_0000000002962800 .part L_0000000002974cf0, 0, 1;
L_0000000002963b60 .part L_00000000029751b8, 0, 1;
L_0000000002963c00 .part L_00000000029c4d10, 0, 1;
L_0000000002964880 .part L_0000000002974cf0, 1, 1;
L_0000000002963d40 .part L_00000000029751b8, 1, 1;
L_0000000002962120 .part L_00000000029c4d10, 1, 1;
L_0000000002963de0 .part L_0000000002974cf0, 2, 1;
L_00000000029644c0 .part L_00000000029751b8, 2, 1;
L_00000000029621c0 .part L_00000000029c4d10, 2, 1;
L_0000000002964240 .part L_0000000002974cf0, 3, 1;
L_00000000029626c0 .part L_00000000029751b8, 3, 1;
L_0000000002963e80 .part L_00000000029c4d10, 3, 1;
L_00000000029641a0 .part L_0000000002974cf0, 4, 1;
L_00000000029629e0 .part L_00000000029751b8, 4, 1;
L_0000000002962e40 .part L_00000000029c4d10, 4, 1;
L_0000000002964560 .part L_0000000002974cf0, 5, 1;
L_00000000029642e0 .part L_00000000029751b8, 5, 1;
L_0000000002964380 .part L_00000000029c4d10, 5, 1;
L_0000000002964420 .part L_0000000002974cf0, 6, 1;
L_0000000002962300 .part L_00000000029751b8, 6, 1;
L_0000000002962580 .part L_00000000029c4d10, 6, 1;
L_0000000002962260 .part L_0000000002974cf0, 7, 1;
L_00000000029633e0 .part L_00000000029751b8, 7, 1;
L_00000000029623a0 .part L_00000000029c4d10, 7, 1;
L_0000000002962440 .part L_0000000002974cf0, 8, 1;
L_00000000029624e0 .part L_00000000029751b8, 8, 1;
L_0000000002962760 .part L_00000000029c4d10, 8, 1;
L_00000000029628a0 .part L_0000000002974cf0, 9, 1;
L_0000000002962940 .part L_00000000029751b8, 9, 1;
L_0000000002962a80 .part L_00000000029c4d10, 9, 1;
L_0000000002962bc0 .part L_0000000002974cf0, 10, 1;
L_0000000002962ee0 .part L_00000000029751b8, 10, 1;
L_0000000002962f80 .part L_00000000029c4d10, 10, 1;
L_0000000002965000 .part L_0000000002974cf0, 11, 1;
L_0000000002964920 .part L_00000000029751b8, 11, 1;
L_0000000002964a60 .part L_00000000029c4d10, 11, 1;
L_0000000002964f60 .part L_0000000002974cf0, 12, 1;
L_0000000002964c40 .part L_00000000029751b8, 12, 1;
L_00000000029649c0 .part L_00000000029c4d10, 12, 1;
L_0000000002964ce0 .part L_0000000002974cf0, 13, 1;
L_0000000002964e20 .part L_00000000029751b8, 13, 1;
L_0000000002964b00 .part L_00000000029c4d10, 13, 1;
L_0000000002964d80 .part L_0000000002974cf0, 14, 1;
L_0000000002964ba0 .part L_00000000029751b8, 14, 1;
L_0000000002964ec0 .part L_00000000029c4d10, 14, 1;
L_00000000029c46d0 .part L_0000000002974cf0, 15, 1;
L_00000000029c4a90 .part L_00000000029751b8, 15, 1;
L_00000000029c41d0 .part L_00000000029c4d10, 15, 1;
LS_00000000029c5a30_0_0 .concat8 [ 1 1 1 1], L_0000000002973e10, L_0000000002974120, L_0000000002973780, L_00000000029731d0;
LS_00000000029c5a30_0_4 .concat8 [ 1 1 1 1], L_00000000029739b0, L_0000000002973400, L_0000000002974ac0, L_0000000002974dd0;
LS_00000000029c5a30_0_8 .concat8 [ 1 1 1 1], L_00000000029be1b0, L_00000000029bebc0, L_00000000029bd880, L_00000000029be220;
LS_00000000029c5a30_0_12 .concat8 [ 1 1 1 1], L_00000000029bd180, L_00000000029bd3b0, L_00000000029bd420, L_00000000029bea70;
L_00000000029c5a30 .concat8 [ 4 4 4 4], LS_00000000029c5a30_0_0, LS_00000000029c5a30_0_4, LS_00000000029c5a30_0_8, LS_00000000029c5a30_0_12;
LS_00000000029c4d10_0_0 .concat8 [ 1 1 1 1], L_0000000002975170, L_00000000029746d0, L_0000000002973470, L_0000000002974ba0;
LS_00000000029c4d10_0_4 .concat8 [ 1 1 1 1], L_0000000002973240, L_0000000002974580, L_00000000029735c0, L_0000000002974d60;
LS_00000000029c4d10_0_8 .concat8 [ 1 1 1 1], L_0000000002974f20, L_00000000029bd7a0, L_00000000029bdf10, L_00000000029be060;
LS_00000000029c4d10_0_12 .concat8 [ 1 1 1 1], L_00000000029be300, L_00000000029bd1f0, L_00000000029bddc0, L_00000000029be5a0;
LS_00000000029c4d10_0_16 .concat8 [ 1 0 0 0], L_00000000029bd5e0;
LS_00000000029c4d10_1_0 .concat8 [ 4 4 4 4], LS_00000000029c4d10_0_0, LS_00000000029c4d10_0_4, LS_00000000029c4d10_0_8, LS_00000000029c4d10_0_12;
LS_00000000029c4d10_1_4 .concat8 [ 1 0 0 0], LS_00000000029c4d10_0_16;
L_00000000029c4d10 .concat8 [ 16 1 0 0], LS_00000000029c4d10_1_0, LS_00000000029c4d10_1_4;
L_00000000029c57b0 .part L_00000000029c4d10, 16, 1;
L_00000000029c5e90 .part L_00000000029c4d10, 16, 1;
L_00000000029c5030 .part L_00000000029c4d10, 15, 1;
L_00000000029c4950 .concat [ 16 16 0 0], L_00000000029751b8, L_0000000002974cf0;
L_00000000029c49f0 .reduce/nor L_00000000029c4950;
L_00000000029c44f0 .concat8 [ 1 1 1 1], L_00000000029c4090, L_00000000029c57b0, L_00000000029c49f0, L_00000000029bd650;
L_00000000029c4090 .part L_00000000029c5a30, 15, 1;
S_0000000002941510 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028da140 .param/l "i" 0 5 15, +C4<00>;
S_0000000002941b10 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002941510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002973c50 .functor XOR 1, L_0000000002962800, L_0000000002963b60, C4<0>, C4<0>;
L_0000000002973e10 .functor XOR 1, L_0000000002973c50, L_0000000002963c00, C4<0>, C4<0>;
L_0000000002973ef0 .functor AND 1, L_0000000002962800, L_0000000002963b60, C4<1>, C4<1>;
L_0000000002973550 .functor AND 1, L_0000000002962800, L_0000000002963c00, C4<1>, C4<1>;
L_0000000002974660 .functor OR 1, L_0000000002973ef0, L_0000000002973550, C4<0>, C4<0>;
L_00000000029747b0 .functor AND 1, L_0000000002963b60, L_0000000002963c00, C4<1>, C4<1>;
L_00000000029746d0 .functor OR 1, L_0000000002974660, L_00000000029747b0, C4<0>, C4<0>;
v0000000002947460_0 .net *"_s0", 0 0, L_0000000002973c50;  1 drivers
v00000000029475a0_0 .net *"_s10", 0 0, L_00000000029747b0;  1 drivers
v0000000002947fa0_0 .net *"_s4", 0 0, L_0000000002973ef0;  1 drivers
v00000000029482c0_0 .net *"_s6", 0 0, L_0000000002973550;  1 drivers
v0000000002948e00_0 .net *"_s8", 0 0, L_0000000002974660;  1 drivers
v0000000002948360_0 .net "a", 0 0, L_0000000002962800;  1 drivers
v0000000002948400_0 .net "b", 0 0, L_0000000002963b60;  1 drivers
v0000000002948860_0 .net "cin", 0 0, L_0000000002963c00;  1 drivers
v0000000002947c80_0 .net "cout", 0 0, L_00000000029746d0;  1 drivers
v0000000002947b40_0 .net "sum", 0 0, L_0000000002973e10;  1 drivers
S_000000000294e8c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028da7c0 .param/l "i" 0 5 15, +C4<01>;
S_000000000294d9c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002974c80 .functor XOR 1, L_0000000002964880, L_0000000002963d40, C4<0>, C4<0>;
L_0000000002974120 .functor XOR 1, L_0000000002974c80, L_0000000002962120, C4<0>, C4<0>;
L_0000000002974c10 .functor AND 1, L_0000000002964880, L_0000000002963d40, C4<1>, C4<1>;
L_0000000002973f60 .functor AND 1, L_0000000002964880, L_0000000002962120, C4<1>, C4<1>;
L_00000000029732b0 .functor OR 1, L_0000000002974c10, L_0000000002973f60, C4<0>, C4<0>;
L_0000000002974190 .functor AND 1, L_0000000002963d40, L_0000000002962120, C4<1>, C4<1>;
L_0000000002973470 .functor OR 1, L_00000000029732b0, L_0000000002974190, C4<0>, C4<0>;
v0000000002948a40_0 .net *"_s0", 0 0, L_0000000002974c80;  1 drivers
v00000000029484a0_0 .net *"_s10", 0 0, L_0000000002974190;  1 drivers
v0000000002948540_0 .net *"_s4", 0 0, L_0000000002974c10;  1 drivers
v0000000002949f80_0 .net *"_s6", 0 0, L_0000000002973f60;  1 drivers
v0000000002948f40_0 .net *"_s8", 0 0, L_00000000029732b0;  1 drivers
v0000000002949e40_0 .net "a", 0 0, L_0000000002964880;  1 drivers
v00000000029494e0_0 .net "b", 0 0, L_0000000002963d40;  1 drivers
v0000000002948720_0 .net "cin", 0 0, L_0000000002962120;  1 drivers
v0000000002947be0_0 .net "cout", 0 0, L_0000000002973470;  1 drivers
v0000000002949080_0 .net "sum", 0 0, L_0000000002974120;  1 drivers
S_000000000294d540 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028da180 .param/l "i" 0 5 15, +C4<010>;
S_000000000294dcc0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002974970 .functor XOR 1, L_0000000002963de0, L_00000000029644c0, C4<0>, C4<0>;
L_0000000002973780 .functor XOR 1, L_0000000002974970, L_00000000029621c0, C4<0>, C4<0>;
L_00000000029743c0 .functor AND 1, L_0000000002963de0, L_00000000029644c0, C4<1>, C4<1>;
L_0000000002974200 .functor AND 1, L_0000000002963de0, L_00000000029621c0, C4<1>, C4<1>;
L_0000000002973160 .functor OR 1, L_00000000029743c0, L_0000000002974200, C4<0>, C4<0>;
L_0000000002974270 .functor AND 1, L_00000000029644c0, L_00000000029621c0, C4<1>, C4<1>;
L_0000000002974ba0 .functor OR 1, L_0000000002973160, L_0000000002974270, C4<0>, C4<0>;
v0000000002948040_0 .net *"_s0", 0 0, L_0000000002974970;  1 drivers
v0000000002948cc0_0 .net *"_s10", 0 0, L_0000000002974270;  1 drivers
v0000000002948900_0 .net *"_s4", 0 0, L_00000000029743c0;  1 drivers
v00000000029487c0_0 .net *"_s6", 0 0, L_0000000002974200;  1 drivers
v00000000029485e0_0 .net *"_s8", 0 0, L_0000000002973160;  1 drivers
v0000000002948fe0_0 .net "a", 0 0, L_0000000002963de0;  1 drivers
v0000000002947d20_0 .net "b", 0 0, L_00000000029644c0;  1 drivers
v0000000002949120_0 .net "cin", 0 0, L_00000000029621c0;  1 drivers
v0000000002948680_0 .net "cout", 0 0, L_0000000002974ba0;  1 drivers
v0000000002948220_0 .net "sum", 0 0, L_0000000002973780;  1 drivers
S_000000000294d840 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028da800 .param/l "i" 0 5 15, +C4<011>;
S_000000000294ea40 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002973b00 .functor XOR 1, L_0000000002964240, L_00000000029626c0, C4<0>, C4<0>;
L_00000000029731d0 .functor XOR 1, L_0000000002973b00, L_0000000002963e80, C4<0>, C4<0>;
L_0000000002973d30 .functor AND 1, L_0000000002964240, L_00000000029626c0, C4<1>, C4<1>;
L_00000000029742e0 .functor AND 1, L_0000000002964240, L_0000000002963e80, C4<1>, C4<1>;
L_00000000029749e0 .functor OR 1, L_0000000002973d30, L_00000000029742e0, C4<0>, C4<0>;
L_0000000002974a50 .functor AND 1, L_00000000029626c0, L_0000000002963e80, C4<1>, C4<1>;
L_0000000002973240 .functor OR 1, L_00000000029749e0, L_0000000002974a50, C4<0>, C4<0>;
v0000000002949760_0 .net *"_s0", 0 0, L_0000000002973b00;  1 drivers
v00000000029499e0_0 .net *"_s10", 0 0, L_0000000002974a50;  1 drivers
v0000000002948b80_0 .net *"_s4", 0 0, L_0000000002973d30;  1 drivers
v0000000002947dc0_0 .net *"_s6", 0 0, L_00000000029742e0;  1 drivers
v0000000002948d60_0 .net *"_s8", 0 0, L_00000000029749e0;  1 drivers
v00000000029489a0_0 .net "a", 0 0, L_0000000002964240;  1 drivers
v0000000002949bc0_0 .net "b", 0 0, L_00000000029626c0;  1 drivers
v0000000002949ee0_0 .net "cin", 0 0, L_0000000002963e80;  1 drivers
v000000000294a020_0 .net "cout", 0 0, L_0000000002973240;  1 drivers
v0000000002948ae0_0 .net "sum", 0 0, L_00000000029731d0;  1 drivers
S_000000000294d6c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028da880 .param/l "i" 0 5 15, +C4<0100>;
S_000000000294eec0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002974510 .functor XOR 1, L_00000000029641a0, L_00000000029629e0, C4<0>, C4<0>;
L_00000000029739b0 .functor XOR 1, L_0000000002974510, L_0000000002962e40, C4<0>, C4<0>;
L_0000000002974350 .functor AND 1, L_00000000029641a0, L_00000000029629e0, C4<1>, C4<1>;
L_0000000002973320 .functor AND 1, L_00000000029641a0, L_0000000002962e40, C4<1>, C4<1>;
L_00000000029744a0 .functor OR 1, L_0000000002974350, L_0000000002973320, C4<0>, C4<0>;
L_0000000002973a90 .functor AND 1, L_00000000029629e0, L_0000000002962e40, C4<1>, C4<1>;
L_0000000002974580 .functor OR 1, L_00000000029744a0, L_0000000002973a90, C4<0>, C4<0>;
v0000000002948c20_0 .net *"_s0", 0 0, L_0000000002974510;  1 drivers
v0000000002948180_0 .net *"_s10", 0 0, L_0000000002973a90;  1 drivers
v0000000002947e60_0 .net *"_s4", 0 0, L_0000000002974350;  1 drivers
v0000000002949580_0 .net *"_s6", 0 0, L_0000000002973320;  1 drivers
v0000000002947f00_0 .net *"_s8", 0 0, L_00000000029744a0;  1 drivers
v0000000002948ea0_0 .net "a", 0 0, L_00000000029641a0;  1 drivers
v0000000002949da0_0 .net "b", 0 0, L_00000000029629e0;  1 drivers
v00000000029491c0_0 .net "cin", 0 0, L_0000000002962e40;  1 drivers
v00000000029478c0_0 .net "cout", 0 0, L_0000000002974580;  1 drivers
v0000000002947a00_0 .net "sum", 0 0, L_00000000029739b0;  1 drivers
S_000000000294db40 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028da8c0 .param/l "i" 0 5 15, +C4<0101>;
S_000000000294de40 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002973390 .functor XOR 1, L_0000000002964560, L_00000000029642e0, C4<0>, C4<0>;
L_0000000002973400 .functor XOR 1, L_0000000002973390, L_0000000002964380, C4<0>, C4<0>;
L_00000000029745f0 .functor AND 1, L_0000000002964560, L_00000000029642e0, C4<1>, C4<1>;
L_0000000002974820 .functor AND 1, L_0000000002964560, L_0000000002964380, C4<1>, C4<1>;
L_00000000029734e0 .functor OR 1, L_00000000029745f0, L_0000000002974820, C4<0>, C4<0>;
L_0000000002973b70 .functor AND 1, L_00000000029642e0, L_0000000002964380, C4<1>, C4<1>;
L_00000000029735c0 .functor OR 1, L_00000000029734e0, L_0000000002973b70, C4<0>, C4<0>;
v0000000002949260_0 .net *"_s0", 0 0, L_0000000002973390;  1 drivers
v0000000002949300_0 .net *"_s10", 0 0, L_0000000002973b70;  1 drivers
v0000000002947960_0 .net *"_s4", 0 0, L_00000000029745f0;  1 drivers
v00000000029493a0_0 .net *"_s6", 0 0, L_0000000002974820;  1 drivers
v0000000002949440_0 .net *"_s8", 0 0, L_00000000029734e0;  1 drivers
v0000000002949620_0 .net "a", 0 0, L_0000000002964560;  1 drivers
v00000000029496c0_0 .net "b", 0 0, L_00000000029642e0;  1 drivers
v0000000002949800_0 .net "cin", 0 0, L_0000000002964380;  1 drivers
v00000000029498a0_0 .net "cout", 0 0, L_00000000029735c0;  1 drivers
v0000000002949940_0 .net "sum", 0 0, L_0000000002973400;  1 drivers
S_000000000294ed40 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db0c0 .param/l "i" 0 5 15, +C4<0110>;
S_000000000294ebc0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002973630 .functor XOR 1, L_0000000002964420, L_0000000002962300, C4<0>, C4<0>;
L_0000000002974ac0 .functor XOR 1, L_0000000002973630, L_0000000002962580, C4<0>, C4<0>;
L_0000000002973be0 .functor AND 1, L_0000000002964420, L_0000000002962300, C4<1>, C4<1>;
L_00000000029736a0 .functor AND 1, L_0000000002964420, L_0000000002962580, C4<1>, C4<1>;
L_0000000002973710 .functor OR 1, L_0000000002973be0, L_00000000029736a0, C4<0>, C4<0>;
L_00000000029737f0 .functor AND 1, L_0000000002962300, L_0000000002962580, C4<1>, C4<1>;
L_0000000002974d60 .functor OR 1, L_0000000002973710, L_00000000029737f0, C4<0>, C4<0>;
v0000000002949a80_0 .net *"_s0", 0 0, L_0000000002973630;  1 drivers
v0000000002949b20_0 .net *"_s10", 0 0, L_00000000029737f0;  1 drivers
v0000000002949c60_0 .net *"_s4", 0 0, L_0000000002973be0;  1 drivers
v0000000002949d00_0 .net *"_s6", 0 0, L_00000000029736a0;  1 drivers
v00000000029480e0_0 .net *"_s8", 0 0, L_0000000002973710;  1 drivers
v0000000002947aa0_0 .net "a", 0 0, L_0000000002964420;  1 drivers
v000000000294c780_0 .net "b", 0 0, L_0000000002962300;  1 drivers
v000000000294b9c0_0 .net "cin", 0 0, L_0000000002962580;  1 drivers
v000000000294b380_0 .net "cout", 0 0, L_0000000002974d60;  1 drivers
v000000000294c640_0 .net "sum", 0 0, L_0000000002974ac0;  1 drivers
S_000000000294dfc0 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db5c0 .param/l "i" 0 5 15, +C4<0111>;
S_000000000294e140 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002974f90 .functor XOR 1, L_0000000002962260, L_00000000029633e0, C4<0>, C4<0>;
L_0000000002974dd0 .functor XOR 1, L_0000000002974f90, L_00000000029623a0, C4<0>, C4<0>;
L_0000000002974e40 .functor AND 1, L_0000000002962260, L_00000000029633e0, C4<1>, C4<1>;
L_0000000002975000 .functor AND 1, L_0000000002962260, L_00000000029623a0, C4<1>, C4<1>;
L_0000000002975070 .functor OR 1, L_0000000002974e40, L_0000000002975000, C4<0>, C4<0>;
L_0000000002974eb0 .functor AND 1, L_00000000029633e0, L_00000000029623a0, C4<1>, C4<1>;
L_0000000002974f20 .functor OR 1, L_0000000002975070, L_0000000002974eb0, C4<0>, C4<0>;
v000000000294c5a0_0 .net *"_s0", 0 0, L_0000000002974f90;  1 drivers
v000000000294b600_0 .net *"_s10", 0 0, L_0000000002974eb0;  1 drivers
v000000000294a160_0 .net *"_s4", 0 0, L_0000000002974e40;  1 drivers
v000000000294ad40_0 .net *"_s6", 0 0, L_0000000002975000;  1 drivers
v000000000294ac00_0 .net *"_s8", 0 0, L_0000000002975070;  1 drivers
v000000000294a5c0_0 .net "a", 0 0, L_0000000002962260;  1 drivers
v000000000294a2a0_0 .net "b", 0 0, L_00000000029633e0;  1 drivers
v000000000294a7a0_0 .net "cin", 0 0, L_00000000029623a0;  1 drivers
v000000000294ade0_0 .net "cout", 0 0, L_0000000002974f20;  1 drivers
v000000000294bec0_0 .net "sum", 0 0, L_0000000002974dd0;  1 drivers
S_000000000294e2c0 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db7c0 .param/l "i" 0 5 15, +C4<01000>;
S_000000000294d0c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294e2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029be680 .functor XOR 1, L_0000000002962440, L_00000000029624e0, C4<0>, C4<0>;
L_00000000029be1b0 .functor XOR 1, L_00000000029be680, L_0000000002962760, C4<0>, C4<0>;
L_00000000029bdea0 .functor AND 1, L_0000000002962440, L_00000000029624e0, C4<1>, C4<1>;
L_00000000029bda40 .functor AND 1, L_0000000002962440, L_0000000002962760, C4<1>, C4<1>;
L_00000000029beca0 .functor OR 1, L_00000000029bdea0, L_00000000029bda40, C4<0>, C4<0>;
L_00000000029bdd50 .functor AND 1, L_00000000029624e0, L_0000000002962760, C4<1>, C4<1>;
L_00000000029bd7a0 .functor OR 1, L_00000000029beca0, L_00000000029bdd50, C4<0>, C4<0>;
v000000000294c1e0_0 .net *"_s0", 0 0, L_00000000029be680;  1 drivers
v000000000294c0a0_0 .net *"_s10", 0 0, L_00000000029bdd50;  1 drivers
v000000000294a200_0 .net *"_s4", 0 0, L_00000000029bdea0;  1 drivers
v000000000294c000_0 .net *"_s6", 0 0, L_00000000029bda40;  1 drivers
v000000000294b420_0 .net *"_s8", 0 0, L_00000000029beca0;  1 drivers
v000000000294aa20_0 .net "a", 0 0, L_0000000002962440;  1 drivers
v000000000294a520_0 .net "b", 0 0, L_00000000029624e0;  1 drivers
v000000000294b4c0_0 .net "cin", 0 0, L_0000000002962760;  1 drivers
v000000000294b6a0_0 .net "cout", 0 0, L_00000000029bd7a0;  1 drivers
v000000000294ab60_0 .net "sum", 0 0, L_00000000029be1b0;  1 drivers
S_000000000294e440 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028daf40 .param/l "i" 0 5 15, +C4<01001>;
S_000000000294e5c0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029bd260 .functor XOR 1, L_00000000029628a0, L_0000000002962940, C4<0>, C4<0>;
L_00000000029bebc0 .functor XOR 1, L_00000000029bd260, L_0000000002962a80, C4<0>, C4<0>;
L_00000000029bd2d0 .functor AND 1, L_00000000029628a0, L_0000000002962940, C4<1>, C4<1>;
L_00000000029be0d0 .functor AND 1, L_00000000029628a0, L_0000000002962a80, C4<1>, C4<1>;
L_00000000029bec30 .functor OR 1, L_00000000029bd2d0, L_00000000029be0d0, C4<0>, C4<0>;
L_00000000029bd340 .functor AND 1, L_0000000002962940, L_0000000002962a80, C4<1>, C4<1>;
L_00000000029bdf10 .functor OR 1, L_00000000029bec30, L_00000000029bd340, C4<0>, C4<0>;
v000000000294c500_0 .net *"_s0", 0 0, L_00000000029bd260;  1 drivers
v000000000294c820_0 .net *"_s10", 0 0, L_00000000029bd340;  1 drivers
v000000000294aca0_0 .net *"_s4", 0 0, L_00000000029bd2d0;  1 drivers
v000000000294afc0_0 .net *"_s6", 0 0, L_00000000029be0d0;  1 drivers
v000000000294bf60_0 .net *"_s8", 0 0, L_00000000029bec30;  1 drivers
v000000000294b740_0 .net "a", 0 0, L_00000000029628a0;  1 drivers
v000000000294c320_0 .net "b", 0 0, L_0000000002962940;  1 drivers
v000000000294b100_0 .net "cin", 0 0, L_0000000002962a80;  1 drivers
v000000000294a660_0 .net "cout", 0 0, L_00000000029bdf10;  1 drivers
v000000000294a0c0_0 .net "sum", 0 0, L_00000000029bebc0;  1 drivers
S_000000000294e740 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028dad00 .param/l "i" 0 5 15, +C4<01010>;
S_000000000294d240 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294e740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029bdf80 .functor XOR 1, L_0000000002962bc0, L_0000000002962ee0, C4<0>, C4<0>;
L_00000000029bd880 .functor XOR 1, L_00000000029bdf80, L_0000000002962f80, C4<0>, C4<0>;
L_00000000029bed10 .functor AND 1, L_0000000002962bc0, L_0000000002962ee0, C4<1>, C4<1>;
L_00000000029bdc00 .functor AND 1, L_0000000002962bc0, L_0000000002962f80, C4<1>, C4<1>;
L_00000000029bdff0 .functor OR 1, L_00000000029bed10, L_00000000029bdc00, C4<0>, C4<0>;
L_00000000029bdc70 .functor AND 1, L_0000000002962ee0, L_0000000002962f80, C4<1>, C4<1>;
L_00000000029be060 .functor OR 1, L_00000000029bdff0, L_00000000029bdc70, C4<0>, C4<0>;
v000000000294c6e0_0 .net *"_s0", 0 0, L_00000000029bdf80;  1 drivers
v000000000294b7e0_0 .net *"_s10", 0 0, L_00000000029bdc70;  1 drivers
v000000000294b880_0 .net *"_s4", 0 0, L_00000000029bed10;  1 drivers
v000000000294a700_0 .net *"_s6", 0 0, L_00000000029bdc00;  1 drivers
v000000000294a840_0 .net *"_s8", 0 0, L_00000000029bdff0;  1 drivers
v000000000294b560_0 .net "a", 0 0, L_0000000002962bc0;  1 drivers
v000000000294ae80_0 .net "b", 0 0, L_0000000002962ee0;  1 drivers
v000000000294c140_0 .net "cin", 0 0, L_0000000002962f80;  1 drivers
v000000000294b920_0 .net "cout", 0 0, L_00000000029be060;  1 drivers
v000000000294aac0_0 .net "sum", 0 0, L_00000000029bd880;  1 drivers
S_000000000294d3c0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db100 .param/l "i" 0 5 15, +C4<01011>;
S_0000000002950150 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029be140 .functor XOR 1, L_0000000002965000, L_0000000002964920, C4<0>, C4<0>;
L_00000000029be220 .functor XOR 1, L_00000000029be140, L_0000000002964a60, C4<0>, C4<0>;
L_00000000029be6f0 .functor AND 1, L_0000000002965000, L_0000000002964920, C4<1>, C4<1>;
L_00000000029be7d0 .functor AND 1, L_0000000002965000, L_0000000002964a60, C4<1>, C4<1>;
L_00000000029be840 .functor OR 1, L_00000000029be6f0, L_00000000029be7d0, C4<0>, C4<0>;
L_00000000029be290 .functor AND 1, L_0000000002964920, L_0000000002964a60, C4<1>, C4<1>;
L_00000000029be300 .functor OR 1, L_00000000029be840, L_00000000029be290, C4<0>, C4<0>;
v000000000294b060_0 .net *"_s0", 0 0, L_00000000029be140;  1 drivers
v000000000294ba60_0 .net *"_s10", 0 0, L_00000000029be290;  1 drivers
v000000000294bb00_0 .net *"_s4", 0 0, L_00000000029be6f0;  1 drivers
v000000000294af20_0 .net *"_s6", 0 0, L_00000000029be7d0;  1 drivers
v000000000294a340_0 .net *"_s8", 0 0, L_00000000029be840;  1 drivers
v000000000294a3e0_0 .net "a", 0 0, L_0000000002965000;  1 drivers
v000000000294b1a0_0 .net "b", 0 0, L_0000000002964920;  1 drivers
v000000000294a8e0_0 .net "cin", 0 0, L_0000000002964a60;  1 drivers
v000000000294b240_0 .net "cout", 0 0, L_00000000029be300;  1 drivers
v000000000294c280_0 .net "sum", 0 0, L_00000000029be220;  1 drivers
S_0000000002950d50 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db080 .param/l "i" 0 5 15, +C4<01100>;
S_000000000294f6d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002950d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029be370 .functor XOR 1, L_0000000002964f60, L_0000000002964c40, C4<0>, C4<0>;
L_00000000029bd180 .functor XOR 1, L_00000000029be370, L_00000000029649c0, C4<0>, C4<0>;
L_00000000029bde30 .functor AND 1, L_0000000002964f60, L_0000000002964c40, C4<1>, C4<1>;
L_00000000029bdb90 .functor AND 1, L_0000000002964f60, L_00000000029649c0, C4<1>, C4<1>;
L_00000000029be3e0 .functor OR 1, L_00000000029bde30, L_00000000029bdb90, C4<0>, C4<0>;
L_00000000029be450 .functor AND 1, L_0000000002964c40, L_00000000029649c0, C4<1>, C4<1>;
L_00000000029bd1f0 .functor OR 1, L_00000000029be3e0, L_00000000029be450, C4<0>, C4<0>;
v000000000294bba0_0 .net *"_s0", 0 0, L_00000000029be370;  1 drivers
v000000000294a980_0 .net *"_s10", 0 0, L_00000000029be450;  1 drivers
v000000000294a480_0 .net *"_s4", 0 0, L_00000000029bde30;  1 drivers
v000000000294bc40_0 .net *"_s6", 0 0, L_00000000029bdb90;  1 drivers
v000000000294b2e0_0 .net *"_s8", 0 0, L_00000000029be3e0;  1 drivers
v000000000294bce0_0 .net "a", 0 0, L_0000000002964f60;  1 drivers
v000000000294c3c0_0 .net "b", 0 0, L_0000000002964c40;  1 drivers
v000000000294bd80_0 .net "cin", 0 0, L_00000000029649c0;  1 drivers
v000000000294be20_0 .net "cout", 0 0, L_00000000029bd1f0;  1 drivers
v000000000294c460_0 .net "sum", 0 0, L_00000000029bd180;  1 drivers
S_0000000002950750 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db580 .param/l "i" 0 5 15, +C4<01101>;
S_000000000294fcd0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002950750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029be4c0 .functor XOR 1, L_0000000002964ce0, L_0000000002964e20, C4<0>, C4<0>;
L_00000000029bd3b0 .functor XOR 1, L_00000000029be4c0, L_0000000002964b00, C4<0>, C4<0>;
L_00000000029be8b0 .functor AND 1, L_0000000002964ce0, L_0000000002964e20, C4<1>, C4<1>;
L_00000000029be760 .functor AND 1, L_0000000002964ce0, L_0000000002964b00, C4<1>, C4<1>;
L_00000000029bdce0 .functor OR 1, L_00000000029be8b0, L_00000000029be760, C4<0>, C4<0>;
L_00000000029be920 .functor AND 1, L_0000000002964e20, L_0000000002964b00, C4<1>, C4<1>;
L_00000000029bddc0 .functor OR 1, L_00000000029bdce0, L_00000000029be920, C4<0>, C4<0>;
v0000000002958490_0 .net *"_s0", 0 0, L_00000000029be4c0;  1 drivers
v0000000002957810_0 .net *"_s10", 0 0, L_00000000029be920;  1 drivers
v0000000002957450_0 .net *"_s4", 0 0, L_00000000029be8b0;  1 drivers
v00000000029569b0_0 .net *"_s6", 0 0, L_00000000029be760;  1 drivers
v0000000002956230_0 .net *"_s8", 0 0, L_00000000029bdce0;  1 drivers
v0000000002958030_0 .net "a", 0 0, L_0000000002964ce0;  1 drivers
v0000000002958850_0 .net "b", 0 0, L_0000000002964e20;  1 drivers
v00000000029580d0_0 .net "cin", 0 0, L_0000000002964b00;  1 drivers
v00000000029571d0_0 .net "cout", 0 0, L_00000000029bddc0;  1 drivers
v0000000002957ef0_0 .net "sum", 0 0, L_00000000029bd3b0;  1 drivers
S_000000000294fe50 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db6c0 .param/l "i" 0 5 15, +C4<01110>;
S_00000000029505d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029be990 .functor XOR 1, L_0000000002964d80, L_0000000002964ba0, C4<0>, C4<0>;
L_00000000029bd420 .functor XOR 1, L_00000000029be990, L_0000000002964ec0, C4<0>, C4<0>;
L_00000000029be530 .functor AND 1, L_0000000002964d80, L_0000000002964ba0, C4<1>, C4<1>;
L_00000000029bea00 .functor AND 1, L_0000000002964d80, L_0000000002964ec0, C4<1>, C4<1>;
L_00000000029bd490 .functor OR 1, L_00000000029be530, L_00000000029bea00, C4<0>, C4<0>;
L_00000000029bd500 .functor AND 1, L_0000000002964ba0, L_0000000002964ec0, C4<1>, C4<1>;
L_00000000029be5a0 .functor OR 1, L_00000000029bd490, L_00000000029bd500, C4<0>, C4<0>;
v00000000029579f0_0 .net *"_s0", 0 0, L_00000000029be990;  1 drivers
v0000000002957950_0 .net *"_s10", 0 0, L_00000000029bd500;  1 drivers
v0000000002956190_0 .net *"_s4", 0 0, L_00000000029be530;  1 drivers
v00000000029560f0_0 .net *"_s6", 0 0, L_00000000029bea00;  1 drivers
v0000000002957270_0 .net *"_s8", 0 0, L_00000000029bd490;  1 drivers
v0000000002956a50_0 .net "a", 0 0, L_0000000002964d80;  1 drivers
v00000000029576d0_0 .net "b", 0 0, L_0000000002964ba0;  1 drivers
v0000000002956370_0 .net "cin", 0 0, L_0000000002964ec0;  1 drivers
v0000000002956410_0 .net "cout", 0 0, L_00000000029be5a0;  1 drivers
v0000000002957130_0 .net "sum", 0 0, L_00000000029bd420;  1 drivers
S_0000000002950ed0 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_0000000002941390;
 .timescale 0 0;
P_00000000028db980 .param/l "i" 0 5 15, +C4<01111>;
S_00000000029502d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002950ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029be610 .functor XOR 1, L_00000000029c46d0, L_00000000029c4a90, C4<0>, C4<0>;
L_00000000029bea70 .functor XOR 1, L_00000000029be610, L_00000000029c41d0, C4<0>, C4<0>;
L_00000000029bd8f0 .functor AND 1, L_00000000029c46d0, L_00000000029c4a90, C4<1>, C4<1>;
L_00000000029beae0 .functor AND 1, L_00000000029c46d0, L_00000000029c41d0, C4<1>, C4<1>;
L_00000000029beb50 .functor OR 1, L_00000000029bd8f0, L_00000000029beae0, C4<0>, C4<0>;
L_00000000029bd570 .functor AND 1, L_00000000029c4a90, L_00000000029c41d0, C4<1>, C4<1>;
L_00000000029bd5e0 .functor OR 1, L_00000000029beb50, L_00000000029bd570, C4<0>, C4<0>;
v0000000002957770_0 .net *"_s0", 0 0, L_00000000029be610;  1 drivers
v0000000002957d10_0 .net *"_s10", 0 0, L_00000000029bd570;  1 drivers
v00000000029565f0_0 .net *"_s4", 0 0, L_00000000029bd8f0;  1 drivers
v0000000002956690_0 .net *"_s6", 0 0, L_00000000029beae0;  1 drivers
v0000000002956e10_0 .net *"_s8", 0 0, L_00000000029beb50;  1 drivers
v00000000029578b0_0 .net "a", 0 0, L_00000000029c46d0;  1 drivers
v0000000002957090_0 .net "b", 0 0, L_00000000029c4a90;  1 drivers
v00000000029562d0_0 .net "cin", 0 0, L_00000000029c41d0;  1 drivers
v00000000029587b0_0 .net "cout", 0 0, L_00000000029bd5e0;  1 drivers
v0000000002958170_0 .net "sum", 0 0, L_00000000029bea70;  1 drivers
S_00000000029508d0 .scope module, "add2" "nbit_adder" 5 39, 5 1 0, S_0000000002941990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028db4c0 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_00000000029db070 .functor XOR 1, L_00000000029c6430, L_00000000029c7010, C4<0>, C4<0>;
L_0000000002975200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029547f0_0 .net/2s *"_s116", 0 0, L_0000000002975200;  1 drivers
v000000000295eac0_0 .net *"_s121", 0 0, L_00000000029c7150;  1 drivers
v000000000295f100_0 .net *"_s125", 0 0, L_00000000029c6430;  1 drivers
v000000000295da80_0 .net *"_s127", 0 0, L_00000000029c7010;  1 drivers
v000000000295d3a0_0 .net *"_s128", 0 0, L_00000000029db070;  1 drivers
v000000000295d440_0 .net *"_s132", 31 0, L_00000000029c69d0;  1 drivers
v000000000295e840_0 .net *"_s135", 0 0, L_00000000029c7970;  1 drivers
v000000000295e8e0_0 .net *"_s140", 0 0, L_00000000029c7fb0;  1 drivers
v000000000295ec00_0 .net "carry", 16 0, L_00000000029c3ff0;  1 drivers
v000000000295e160_0 .net "f", 3 0, L_00000000029c71f0;  alias, 1 drivers
v000000000295eca0_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v000000000295d4e0_0 .net "in2", 15 0, L_00000000029c5a30;  alias, 1 drivers
v000000000295f740_0 .net "return1", 15 0, L_00000000029c3e10;  alias, 1 drivers
L_00000000029c4130 .part v000000000295f420_0, 0, 1;
L_00000000029c5850 .part L_00000000029c5a30, 0, 1;
L_00000000029c58f0 .part L_00000000029c3ff0, 0, 1;
L_00000000029c5490 .part v000000000295f420_0, 1, 1;
L_00000000029c4c70 .part L_00000000029c5a30, 1, 1;
L_00000000029c4b30 .part L_00000000029c3ff0, 1, 1;
L_00000000029c50d0 .part v000000000295f420_0, 2, 1;
L_00000000029c5170 .part L_00000000029c5a30, 2, 1;
L_00000000029c5ad0 .part L_00000000029c3ff0, 2, 1;
L_00000000029c5b70 .part v000000000295f420_0, 3, 1;
L_00000000029c5f30 .part L_00000000029c5a30, 3, 1;
L_00000000029c5210 .part L_00000000029c3ff0, 3, 1;
L_00000000029c5990 .part v000000000295f420_0, 4, 1;
L_00000000029c5350 .part L_00000000029c5a30, 4, 1;
L_00000000029c4270 .part L_00000000029c3ff0, 4, 1;
L_00000000029c52b0 .part v000000000295f420_0, 5, 1;
L_00000000029c5530 .part L_00000000029c5a30, 5, 1;
L_00000000029c43b0 .part L_00000000029c3ff0, 5, 1;
L_00000000029c5c10 .part v000000000295f420_0, 6, 1;
L_00000000029c5cb0 .part L_00000000029c5a30, 6, 1;
L_00000000029c4310 .part L_00000000029c3ff0, 6, 1;
L_00000000029c5fd0 .part v000000000295f420_0, 7, 1;
L_00000000029c3af0 .part L_00000000029c5a30, 7, 1;
L_00000000029c6110 .part L_00000000029c3ff0, 7, 1;
L_00000000029c6070 .part v000000000295f420_0, 8, 1;
L_00000000029c4db0 .part L_00000000029c5a30, 8, 1;
L_00000000029c4450 .part L_00000000029c3ff0, 8, 1;
L_00000000029c5d50 .part v000000000295f420_0, 9, 1;
L_00000000029c53f0 .part L_00000000029c5a30, 9, 1;
L_00000000029c39b0 .part L_00000000029c3ff0, 9, 1;
L_00000000029c3eb0 .part v000000000295f420_0, 10, 1;
L_00000000029c4ef0 .part L_00000000029c5a30, 10, 1;
L_00000000029c4810 .part L_00000000029c3ff0, 10, 1;
L_00000000029c48b0 .part v000000000295f420_0, 11, 1;
L_00000000029c5df0 .part L_00000000029c5a30, 11, 1;
L_00000000029c55d0 .part L_00000000029c3ff0, 11, 1;
L_00000000029c4e50 .part v000000000295f420_0, 12, 1;
L_00000000029c3a50 .part L_00000000029c5a30, 12, 1;
L_00000000029c3b90 .part L_00000000029c3ff0, 12, 1;
L_00000000029c3c30 .part v000000000295f420_0, 13, 1;
L_00000000029c3f50 .part L_00000000029c5a30, 13, 1;
L_00000000029c5670 .part L_00000000029c3ff0, 13, 1;
L_00000000029c4770 .part v000000000295f420_0, 14, 1;
L_00000000029c4bd0 .part L_00000000029c5a30, 14, 1;
L_00000000029c4590 .part L_00000000029c3ff0, 14, 1;
L_00000000029c3cd0 .part v000000000295f420_0, 15, 1;
L_00000000029c5710 .part L_00000000029c5a30, 15, 1;
L_00000000029c3d70 .part L_00000000029c3ff0, 15, 1;
LS_00000000029c3e10_0_0 .concat8 [ 1 1 1 1], L_00000000029bd730, L_00000000029bee60, L_00000000029da740, L_00000000029d95c0;
LS_00000000029c3e10_0_4 .concat8 [ 1 1 1 1], L_00000000029d9cc0, L_00000000029d9710, L_00000000029da900, L_00000000029d9a20;
LS_00000000029c3e10_0_8 .concat8 [ 1 1 1 1], L_00000000029da040, L_00000000029da510, L_00000000029dac80, L_00000000029d94e0;
LS_00000000029c3e10_0_12 .concat8 [ 1 1 1 1], L_00000000029dc340, L_00000000029db1c0, L_00000000029dbaf0, L_00000000029dbd90;
L_00000000029c3e10 .concat8 [ 4 4 4 4], LS_00000000029c3e10_0_0, LS_00000000029c3e10_0_4, LS_00000000029c3e10_0_8, LS_00000000029c3e10_0_12;
LS_00000000029c3ff0_0_0 .concat8 [ 1 1 1 1], L_0000000002975200, L_00000000029bdb20, L_00000000029bed80, L_00000000029dac10;
LS_00000000029c3ff0_0_4 .concat8 [ 1 1 1 1], L_00000000029d9b00, L_00000000029da200, L_00000000029d9860, L_00000000029d9a90;
LS_00000000029c3ff0_0_8 .concat8 [ 1 1 1 1], L_00000000029d9400, L_00000000029da4a0, L_00000000029daac0, L_00000000029d9320;
LS_00000000029c3ff0_0_12 .concat8 [ 1 1 1 1], L_00000000029dc180, L_00000000029dbe00, L_00000000029dc8f0, L_00000000029db4d0;
LS_00000000029c3ff0_0_16 .concat8 [ 1 0 0 0], L_00000000029dbee0;
LS_00000000029c3ff0_1_0 .concat8 [ 4 4 4 4], LS_00000000029c3ff0_0_0, LS_00000000029c3ff0_0_4, LS_00000000029c3ff0_0_8, LS_00000000029c3ff0_0_12;
LS_00000000029c3ff0_1_4 .concat8 [ 1 0 0 0], LS_00000000029c3ff0_0_16;
L_00000000029c3ff0 .concat8 [ 16 1 0 0], LS_00000000029c3ff0_1_0, LS_00000000029c3ff0_1_4;
L_00000000029c7150 .part L_00000000029c3ff0, 16, 1;
L_00000000029c6430 .part L_00000000029c3ff0, 16, 1;
L_00000000029c7010 .part L_00000000029c3ff0, 15, 1;
L_00000000029c69d0 .concat [ 16 16 0 0], L_00000000029c5a30, v000000000295f420_0;
L_00000000029c7970 .reduce/nor L_00000000029c69d0;
L_00000000029c71f0 .concat8 [ 1 1 1 1], L_00000000029c7fb0, L_00000000029c7150, L_00000000029c7970, L_00000000029db070;
L_00000000029c7fb0 .part L_00000000029c3e10, 15, 1;
S_000000000294f0d0 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028dac00 .param/l "i" 0 5 15, +C4<00>;
S_000000000294f9d0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029bd6c0 .functor XOR 1, L_00000000029c4130, L_00000000029c5850, C4<0>, C4<0>;
L_00000000029bd730 .functor XOR 1, L_00000000029bd6c0, L_00000000029c58f0, C4<0>, C4<0>;
L_00000000029bd810 .functor AND 1, L_00000000029c4130, L_00000000029c5850, C4<1>, C4<1>;
L_00000000029bd960 .functor AND 1, L_00000000029c4130, L_00000000029c58f0, C4<1>, C4<1>;
L_00000000029bd9d0 .functor OR 1, L_00000000029bd810, L_00000000029bd960, C4<0>, C4<0>;
L_00000000029bdab0 .functor AND 1, L_00000000029c5850, L_00000000029c58f0, C4<1>, C4<1>;
L_00000000029bdb20 .functor OR 1, L_00000000029bd9d0, L_00000000029bdab0, C4<0>, C4<0>;
v0000000002957c70_0 .net *"_s0", 0 0, L_00000000029bd6c0;  1 drivers
v0000000002956550_0 .net *"_s10", 0 0, L_00000000029bdab0;  1 drivers
v0000000002956730_0 .net *"_s4", 0 0, L_00000000029bd810;  1 drivers
v0000000002956af0_0 .net *"_s6", 0 0, L_00000000029bd960;  1 drivers
v00000000029567d0_0 .net *"_s8", 0 0, L_00000000029bd9d0;  1 drivers
v00000000029582b0_0 .net "a", 0 0, L_00000000029c4130;  1 drivers
v0000000002956c30_0 .net "b", 0 0, L_00000000029c5850;  1 drivers
v0000000002956cd0_0 .net "cin", 0 0, L_00000000029c58f0;  1 drivers
v0000000002956870_0 .net "cout", 0 0, L_00000000029bdb20;  1 drivers
v0000000002956f50_0 .net "sum", 0 0, L_00000000029bd730;  1 drivers
S_000000000294f850 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028daec0 .param/l "i" 0 5 15, +C4<01>;
S_0000000002950a50 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294f850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029befb0 .functor XOR 1, L_00000000029c5490, L_00000000029c4c70, C4<0>, C4<0>;
L_00000000029bee60 .functor XOR 1, L_00000000029befb0, L_00000000029c4b30, C4<0>, C4<0>;
L_00000000029bf020 .functor AND 1, L_00000000029c5490, L_00000000029c4c70, C4<1>, C4<1>;
L_00000000029beed0 .functor AND 1, L_00000000029c5490, L_00000000029c4b30, C4<1>, C4<1>;
L_00000000029bef40 .functor OR 1, L_00000000029bf020, L_00000000029beed0, C4<0>, C4<0>;
L_00000000029bf090 .functor AND 1, L_00000000029c4c70, L_00000000029c4b30, C4<1>, C4<1>;
L_00000000029bed80 .functor OR 1, L_00000000029bef40, L_00000000029bf090, C4<0>, C4<0>;
v0000000002958710_0 .net *"_s0", 0 0, L_00000000029befb0;  1 drivers
v0000000002956910_0 .net *"_s10", 0 0, L_00000000029bf090;  1 drivers
v0000000002957db0_0 .net *"_s4", 0 0, L_00000000029bf020;  1 drivers
v0000000002956d70_0 .net *"_s6", 0 0, L_00000000029beed0;  1 drivers
v0000000002957f90_0 .net *"_s8", 0 0, L_00000000029bef40;  1 drivers
v0000000002958350_0 .net "a", 0 0, L_00000000029c5490;  1 drivers
v0000000002957e50_0 .net "b", 0 0, L_00000000029c4c70;  1 drivers
v00000000029583f0_0 .net "cin", 0 0, L_00000000029c4b30;  1 drivers
v0000000002956eb0_0 .net "cout", 0 0, L_00000000029bed80;  1 drivers
v0000000002958530_0 .net "sum", 0 0, L_00000000029bee60;  1 drivers
S_000000000294f250 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db700 .param/l "i" 0 5 15, +C4<010>;
S_0000000002950bd0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029bedf0 .functor XOR 1, L_00000000029c50d0, L_00000000029c5170, C4<0>, C4<0>;
L_00000000029da740 .functor XOR 1, L_00000000029bedf0, L_00000000029c5ad0, C4<0>, C4<0>;
L_00000000029d97f0 .functor AND 1, L_00000000029c50d0, L_00000000029c5170, C4<1>, C4<1>;
L_00000000029d9390 .functor AND 1, L_00000000029c50d0, L_00000000029c5ad0, C4<1>, C4<1>;
L_00000000029d9550 .functor OR 1, L_00000000029d97f0, L_00000000029d9390, C4<0>, C4<0>;
L_00000000029daba0 .functor AND 1, L_00000000029c5170, L_00000000029c5ad0, C4<1>, C4<1>;
L_00000000029dac10 .functor OR 1, L_00000000029d9550, L_00000000029daba0, C4<0>, C4<0>;
v00000000029585d0_0 .net *"_s0", 0 0, L_00000000029bedf0;  1 drivers
v0000000002958d50_0 .net *"_s10", 0 0, L_00000000029daba0;  1 drivers
v00000000029588f0_0 .net *"_s4", 0 0, L_00000000029d97f0;  1 drivers
v0000000002958990_0 .net *"_s6", 0 0, L_00000000029d9390;  1 drivers
v0000000002958df0_0 .net *"_s8", 0 0, L_00000000029d9550;  1 drivers
v0000000002958b70_0 .net "a", 0 0, L_00000000029c50d0;  1 drivers
v0000000002958e90_0 .net "b", 0 0, L_00000000029c5170;  1 drivers
v0000000002958a30_0 .net "cin", 0 0, L_00000000029c5ad0;  1 drivers
v0000000002958ad0_0 .net "cout", 0 0, L_00000000029dac10;  1 drivers
v0000000002958f30_0 .net "sum", 0 0, L_00000000029da740;  1 drivers
S_000000000294f3d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db9c0 .param/l "i" 0 5 15, +C4<011>;
S_000000000294f550 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029d9ef0 .functor XOR 1, L_00000000029c5b70, L_00000000029c5f30, C4<0>, C4<0>;
L_00000000029d95c0 .functor XOR 1, L_00000000029d9ef0, L_00000000029c5210, C4<0>, C4<0>;
L_00000000029d9d30 .functor AND 1, L_00000000029c5b70, L_00000000029c5f30, C4<1>, C4<1>;
L_00000000029d9f60 .functor AND 1, L_00000000029c5b70, L_00000000029c5210, C4<1>, C4<1>;
L_00000000029d96a0 .functor OR 1, L_00000000029d9d30, L_00000000029d9f60, C4<0>, C4<0>;
L_00000000029d99b0 .functor AND 1, L_00000000029c5f30, L_00000000029c5210, C4<1>, C4<1>;
L_00000000029d9b00 .functor OR 1, L_00000000029d96a0, L_00000000029d99b0, C4<0>, C4<0>;
v0000000002958fd0_0 .net *"_s0", 0 0, L_00000000029d9ef0;  1 drivers
v0000000002958c10_0 .net *"_s10", 0 0, L_00000000029d99b0;  1 drivers
v0000000002958cb0_0 .net *"_s4", 0 0, L_00000000029d9d30;  1 drivers
v00000000029515f0_0 .net *"_s6", 0 0, L_00000000029d9f60;  1 drivers
v0000000002951e10_0 .net *"_s8", 0 0, L_00000000029d96a0;  1 drivers
v00000000029528b0_0 .net "a", 0 0, L_00000000029c5b70;  1 drivers
v0000000002952090_0 .net "b", 0 0, L_00000000029c5f30;  1 drivers
v0000000002953850_0 .net "cin", 0 0, L_00000000029c5210;  1 drivers
v00000000029537b0_0 .net "cout", 0 0, L_00000000029d9b00;  1 drivers
v00000000029530d0_0 .net "sum", 0 0, L_00000000029d95c0;  1 drivers
S_000000000294fb50 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db480 .param/l "i" 0 5 15, +C4<0100>;
S_000000000294ffd0 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000294fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029d9c50 .functor XOR 1, L_00000000029c5990, L_00000000029c5350, C4<0>, C4<0>;
L_00000000029d9cc0 .functor XOR 1, L_00000000029d9c50, L_00000000029c4270, C4<0>, C4<0>;
L_00000000029d9e10 .functor AND 1, L_00000000029c5990, L_00000000029c5350, C4<1>, C4<1>;
L_00000000029d9e80 .functor AND 1, L_00000000029c5990, L_00000000029c4270, C4<1>, C4<1>;
L_00000000029da0b0 .functor OR 1, L_00000000029d9e10, L_00000000029d9e80, C4<0>, C4<0>;
L_00000000029da6d0 .functor AND 1, L_00000000029c5350, L_00000000029c4270, C4<1>, C4<1>;
L_00000000029da200 .functor OR 1, L_00000000029da0b0, L_00000000029da6d0, C4<0>, C4<0>;
v00000000029524f0_0 .net *"_s0", 0 0, L_00000000029d9c50;  1 drivers
v0000000002952770_0 .net *"_s10", 0 0, L_00000000029da6d0;  1 drivers
v00000000029510f0_0 .net *"_s4", 0 0, L_00000000029d9e10;  1 drivers
v00000000029514b0_0 .net *"_s6", 0 0, L_00000000029d9e80;  1 drivers
v00000000029521d0_0 .net *"_s8", 0 0, L_00000000029da0b0;  1 drivers
v0000000002953170_0 .net "a", 0 0, L_00000000029c5990;  1 drivers
v00000000029535d0_0 .net "b", 0 0, L_00000000029c5350;  1 drivers
v0000000002952270_0 .net "cin", 0 0, L_00000000029c4270;  1 drivers
v0000000002951190_0 .net "cout", 0 0, L_00000000029da200;  1 drivers
v0000000002952630_0 .net "sum", 0 0, L_00000000029d9cc0;  1 drivers
S_0000000002950450 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db780 .param/l "i" 0 5 15, +C4<0101>;
S_000000000295bd00 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_0000000002950450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029da120 .functor XOR 1, L_00000000029c52b0, L_00000000029c5530, C4<0>, C4<0>;
L_00000000029d9710 .functor XOR 1, L_00000000029da120, L_00000000029c43b0, C4<0>, C4<0>;
L_00000000029d9630 .functor AND 1, L_00000000029c52b0, L_00000000029c5530, C4<1>, C4<1>;
L_00000000029d9940 .functor AND 1, L_00000000029c52b0, L_00000000029c43b0, C4<1>, C4<1>;
L_00000000029da820 .functor OR 1, L_00000000029d9630, L_00000000029d9940, C4<0>, C4<0>;
L_00000000029d9780 .functor AND 1, L_00000000029c5530, L_00000000029c43b0, C4<1>, C4<1>;
L_00000000029d9860 .functor OR 1, L_00000000029da820, L_00000000029d9780, C4<0>, C4<0>;
v0000000002952590_0 .net *"_s0", 0 0, L_00000000029da120;  1 drivers
v00000000029526d0_0 .net *"_s10", 0 0, L_00000000029d9780;  1 drivers
v00000000029517d0_0 .net *"_s4", 0 0, L_00000000029d9630;  1 drivers
v0000000002953670_0 .net *"_s6", 0 0, L_00000000029d9940;  1 drivers
v0000000002952310_0 .net *"_s8", 0 0, L_00000000029da820;  1 drivers
v0000000002951410_0 .net "a", 0 0, L_00000000029c52b0;  1 drivers
v0000000002951690_0 .net "b", 0 0, L_00000000029c5530;  1 drivers
v0000000002953710_0 .net "cin", 0 0, L_00000000029c43b0;  1 drivers
v0000000002953210_0 .net "cout", 0 0, L_00000000029d9860;  1 drivers
v00000000029523b0_0 .net "sum", 0 0, L_00000000029d9710;  1 drivers
S_000000000295b280 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db740 .param/l "i" 0 5 15, +C4<0110>;
S_000000000295c600 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029d9da0 .functor XOR 1, L_00000000029c5c10, L_00000000029c5cb0, C4<0>, C4<0>;
L_00000000029da900 .functor XOR 1, L_00000000029d9da0, L_00000000029c4310, C4<0>, C4<0>;
L_00000000029da350 .functor AND 1, L_00000000029c5c10, L_00000000029c5cb0, C4<1>, C4<1>;
L_00000000029d98d0 .functor AND 1, L_00000000029c5c10, L_00000000029c4310, C4<1>, C4<1>;
L_00000000029da430 .functor OR 1, L_00000000029da350, L_00000000029d98d0, C4<0>, C4<0>;
L_00000000029d9fd0 .functor AND 1, L_00000000029c5cb0, L_00000000029c4310, C4<1>, C4<1>;
L_00000000029d9a90 .functor OR 1, L_00000000029da430, L_00000000029d9fd0, C4<0>, C4<0>;
v0000000002952450_0 .net *"_s0", 0 0, L_00000000029d9da0;  1 drivers
v0000000002951370_0 .net *"_s10", 0 0, L_00000000029d9fd0;  1 drivers
v0000000002951230_0 .net *"_s4", 0 0, L_00000000029da350;  1 drivers
v0000000002953350_0 .net *"_s6", 0 0, L_00000000029d98d0;  1 drivers
v0000000002952810_0 .net *"_s8", 0 0, L_00000000029da430;  1 drivers
v0000000002951af0_0 .net "a", 0 0, L_00000000029c5c10;  1 drivers
v00000000029512d0_0 .net "b", 0 0, L_00000000029c5cb0;  1 drivers
v0000000002952950_0 .net "cin", 0 0, L_00000000029c4310;  1 drivers
v0000000002953030_0 .net "cout", 0 0, L_00000000029d9a90;  1 drivers
v00000000029529f0_0 .net "sum", 0 0, L_00000000029da900;  1 drivers
S_000000000295c780 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db900 .param/l "i" 0 5 15, +C4<0111>;
S_000000000295be80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295c780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029d9be0 .functor XOR 1, L_00000000029c5fd0, L_00000000029c3af0, C4<0>, C4<0>;
L_00000000029d9a20 .functor XOR 1, L_00000000029d9be0, L_00000000029c6110, C4<0>, C4<0>;
L_00000000029da890 .functor AND 1, L_00000000029c5fd0, L_00000000029c3af0, C4<1>, C4<1>;
L_00000000029da5f0 .functor AND 1, L_00000000029c5fd0, L_00000000029c6110, C4<1>, C4<1>;
L_00000000029da7b0 .functor OR 1, L_00000000029da890, L_00000000029da5f0, C4<0>, C4<0>;
L_00000000029d9b70 .functor AND 1, L_00000000029c3af0, L_00000000029c6110, C4<1>, C4<1>;
L_00000000029d9400 .functor OR 1, L_00000000029da7b0, L_00000000029d9b70, C4<0>, C4<0>;
v0000000002952a90_0 .net *"_s0", 0 0, L_00000000029d9be0;  1 drivers
v0000000002951c30_0 .net *"_s10", 0 0, L_00000000029d9b70;  1 drivers
v0000000002952b30_0 .net *"_s4", 0 0, L_00000000029da890;  1 drivers
v0000000002952bd0_0 .net *"_s6", 0 0, L_00000000029da5f0;  1 drivers
v0000000002951d70_0 .net *"_s8", 0 0, L_00000000029da7b0;  1 drivers
v0000000002951b90_0 .net "a", 0 0, L_00000000029c5fd0;  1 drivers
v0000000002951cd0_0 .net "b", 0 0, L_00000000029c3af0;  1 drivers
v0000000002952c70_0 .net "cin", 0 0, L_00000000029c6110;  1 drivers
v0000000002951ff0_0 .net "cout", 0 0, L_00000000029d9400;  1 drivers
v0000000002952f90_0 .net "sum", 0 0, L_00000000029d9a20;  1 drivers
S_000000000295c000 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028dba80 .param/l "i" 0 5 15, +C4<01000>;
S_000000000295cd80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029da270 .functor XOR 1, L_00000000029c6070, L_00000000029c4db0, C4<0>, C4<0>;
L_00000000029da040 .functor XOR 1, L_00000000029da270, L_00000000029c4450, C4<0>, C4<0>;
L_00000000029da190 .functor AND 1, L_00000000029c6070, L_00000000029c4db0, C4<1>, C4<1>;
L_00000000029da580 .functor AND 1, L_00000000029c6070, L_00000000029c4450, C4<1>, C4<1>;
L_00000000029da2e0 .functor OR 1, L_00000000029da190, L_00000000029da580, C4<0>, C4<0>;
L_00000000029da3c0 .functor AND 1, L_00000000029c4db0, L_00000000029c4450, C4<1>, C4<1>;
L_00000000029da4a0 .functor OR 1, L_00000000029da2e0, L_00000000029da3c0, C4<0>, C4<0>;
v00000000029532b0_0 .net *"_s0", 0 0, L_00000000029da270;  1 drivers
v0000000002952d10_0 .net *"_s10", 0 0, L_00000000029da3c0;  1 drivers
v0000000002952db0_0 .net *"_s4", 0 0, L_00000000029da190;  1 drivers
v0000000002951550_0 .net *"_s6", 0 0, L_00000000029da580;  1 drivers
v0000000002951730_0 .net *"_s8", 0 0, L_00000000029da2e0;  1 drivers
v0000000002951870_0 .net "a", 0 0, L_00000000029c6070;  1 drivers
v0000000002951910_0 .net "b", 0 0, L_00000000029c4db0;  1 drivers
v0000000002952e50_0 .net "cin", 0 0, L_00000000029c4450;  1 drivers
v00000000029519b0_0 .net "cout", 0 0, L_00000000029da4a0;  1 drivers
v0000000002952130_0 .net "sum", 0 0, L_00000000029da040;  1 drivers
S_000000000295b580 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028daf00 .param/l "i" 0 5 15, +C4<01001>;
S_000000000295c180 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295b580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029d92b0 .functor XOR 1, L_00000000029c5d50, L_00000000029c53f0, C4<0>, C4<0>;
L_00000000029da510 .functor XOR 1, L_00000000029d92b0, L_00000000029c39b0, C4<0>, C4<0>;
L_00000000029da660 .functor AND 1, L_00000000029c5d50, L_00000000029c53f0, C4<1>, C4<1>;
L_00000000029da970 .functor AND 1, L_00000000029c5d50, L_00000000029c39b0, C4<1>, C4<1>;
L_00000000029da9e0 .functor OR 1, L_00000000029da660, L_00000000029da970, C4<0>, C4<0>;
L_00000000029daa50 .functor AND 1, L_00000000029c53f0, L_00000000029c39b0, C4<1>, C4<1>;
L_00000000029daac0 .functor OR 1, L_00000000029da9e0, L_00000000029daa50, C4<0>, C4<0>;
v0000000002951eb0_0 .net *"_s0", 0 0, L_00000000029d92b0;  1 drivers
v0000000002951a50_0 .net *"_s10", 0 0, L_00000000029daa50;  1 drivers
v0000000002952ef0_0 .net *"_s4", 0 0, L_00000000029da660;  1 drivers
v00000000029533f0_0 .net *"_s6", 0 0, L_00000000029da970;  1 drivers
v0000000002951f50_0 .net *"_s8", 0 0, L_00000000029da9e0;  1 drivers
v0000000002953490_0 .net "a", 0 0, L_00000000029c5d50;  1 drivers
v0000000002953530_0 .net "b", 0 0, L_00000000029c53f0;  1 drivers
v00000000029549d0_0 .net "cin", 0 0, L_00000000029c39b0;  1 drivers
v0000000002954a70_0 .net "cout", 0 0, L_00000000029daac0;  1 drivers
v0000000002955970_0 .net "sum", 0 0, L_00000000029da510;  1 drivers
S_000000000295c300 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db3c0 .param/l "i" 0 5 15, +C4<01010>;
S_000000000295cf00 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029dab30 .functor XOR 1, L_00000000029c3eb0, L_00000000029c4ef0, C4<0>, C4<0>;
L_00000000029dac80 .functor XOR 1, L_00000000029dab30, L_00000000029c4810, C4<0>, C4<0>;
L_00000000029dacf0 .functor AND 1, L_00000000029c3eb0, L_00000000029c4ef0, C4<1>, C4<1>;
L_00000000029dad60 .functor AND 1, L_00000000029c3eb0, L_00000000029c4810, C4<1>, C4<1>;
L_00000000029d91d0 .functor OR 1, L_00000000029dacf0, L_00000000029dad60, C4<0>, C4<0>;
L_00000000029d9240 .functor AND 1, L_00000000029c4ef0, L_00000000029c4810, C4<1>, C4<1>;
L_00000000029d9320 .functor OR 1, L_00000000029d91d0, L_00000000029d9240, C4<0>, C4<0>;
v0000000002955d30_0 .net *"_s0", 0 0, L_00000000029dab30;  1 drivers
v00000000029558d0_0 .net *"_s10", 0 0, L_00000000029d9240;  1 drivers
v0000000002954890_0 .net *"_s4", 0 0, L_00000000029dacf0;  1 drivers
v0000000002954e30_0 .net *"_s6", 0 0, L_00000000029dad60;  1 drivers
v0000000002954cf0_0 .net *"_s8", 0 0, L_00000000029d91d0;  1 drivers
v00000000029553d0_0 .net "a", 0 0, L_00000000029c3eb0;  1 drivers
v0000000002954390_0 .net "b", 0 0, L_00000000029c4ef0;  1 drivers
v0000000002954b10_0 .net "cin", 0 0, L_00000000029c4810;  1 drivers
v0000000002954bb0_0 .net "cout", 0 0, L_00000000029d9320;  1 drivers
v00000000029542f0_0 .net "sum", 0 0, L_00000000029dac80;  1 drivers
S_000000000295c480 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db140 .param/l "i" 0 5 15, +C4<01011>;
S_000000000295bb80 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029d9470 .functor XOR 1, L_00000000029c48b0, L_00000000029c5df0, C4<0>, C4<0>;
L_00000000029d94e0 .functor XOR 1, L_00000000029d9470, L_00000000029c55d0, C4<0>, C4<0>;
L_00000000029daf90 .functor AND 1, L_00000000029c48b0, L_00000000029c5df0, C4<1>, C4<1>;
L_00000000029dbcb0 .functor AND 1, L_00000000029c48b0, L_00000000029c55d0, C4<1>, C4<1>;
L_00000000029db0e0 .functor OR 1, L_00000000029daf90, L_00000000029dbcb0, C4<0>, C4<0>;
L_00000000029dc880 .functor AND 1, L_00000000029c5df0, L_00000000029c55d0, C4<1>, C4<1>;
L_00000000029dc180 .functor OR 1, L_00000000029db0e0, L_00000000029dc880, C4<0>, C4<0>;
v0000000002955010_0 .net *"_s0", 0 0, L_00000000029d9470;  1 drivers
v0000000002953d50_0 .net *"_s10", 0 0, L_00000000029dc880;  1 drivers
v0000000002954430_0 .net *"_s4", 0 0, L_00000000029daf90;  1 drivers
v0000000002955470_0 .net *"_s6", 0 0, L_00000000029dbcb0;  1 drivers
v00000000029555b0_0 .net *"_s8", 0 0, L_00000000029db0e0;  1 drivers
v00000000029544d0_0 .net "a", 0 0, L_00000000029c48b0;  1 drivers
v0000000002953ad0_0 .net "b", 0 0, L_00000000029c5df0;  1 drivers
v0000000002955a10_0 .net "cin", 0 0, L_00000000029c55d0;  1 drivers
v0000000002954ed0_0 .net "cout", 0 0, L_00000000029dc180;  1 drivers
v00000000029541b0_0 .net "sum", 0 0, L_00000000029d94e0;  1 drivers
S_000000000295ca80 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db240 .param/l "i" 0 5 15, +C4<01100>;
S_000000000295b880 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029dbc40 .functor XOR 1, L_00000000029c4e50, L_00000000029c3a50, C4<0>, C4<0>;
L_00000000029dc340 .functor XOR 1, L_00000000029dbc40, L_00000000029c3b90, C4<0>, C4<0>;
L_00000000029dbb60 .functor AND 1, L_00000000029c4e50, L_00000000029c3a50, C4<1>, C4<1>;
L_00000000029db690 .functor AND 1, L_00000000029c4e50, L_00000000029c3b90, C4<1>, C4<1>;
L_00000000029dc2d0 .functor OR 1, L_00000000029dbb60, L_00000000029db690, C4<0>, C4<0>;
L_00000000029db460 .functor AND 1, L_00000000029c3a50, L_00000000029c3b90, C4<1>, C4<1>;
L_00000000029dbe00 .functor OR 1, L_00000000029dc2d0, L_00000000029db460, C4<0>, C4<0>;
v0000000002953c10_0 .net *"_s0", 0 0, L_00000000029dbc40;  1 drivers
v0000000002955bf0_0 .net *"_s10", 0 0, L_00000000029db460;  1 drivers
v0000000002955f10_0 .net *"_s4", 0 0, L_00000000029dbb60;  1 drivers
v0000000002954c50_0 .net *"_s6", 0 0, L_00000000029db690;  1 drivers
v0000000002955c90_0 .net *"_s8", 0 0, L_00000000029dc2d0;  1 drivers
v0000000002954250_0 .net "a", 0 0, L_00000000029c4e50;  1 drivers
v0000000002955ab0_0 .net "b", 0 0, L_00000000029c3a50;  1 drivers
v0000000002955dd0_0 .net "cin", 0 0, L_00000000029c3b90;  1 drivers
v0000000002954570_0 .net "cout", 0 0, L_00000000029dbe00;  1 drivers
v0000000002955fb0_0 .net "sum", 0 0, L_00000000029dc340;  1 drivers
S_000000000295c900 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028dac40 .param/l "i" 0 5 15, +C4<01101>;
S_000000000295cc00 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029db700 .functor XOR 1, L_00000000029c3c30, L_00000000029c3f50, C4<0>, C4<0>;
L_00000000029db1c0 .functor XOR 1, L_00000000029db700, L_00000000029c5670, C4<0>, C4<0>;
L_00000000029dc810 .functor AND 1, L_00000000029c3c30, L_00000000029c3f50, C4<1>, C4<1>;
L_00000000029db000 .functor AND 1, L_00000000029c3c30, L_00000000029c5670, C4<1>, C4<1>;
L_00000000029dc1f0 .functor OR 1, L_00000000029dc810, L_00000000029db000, C4<0>, C4<0>;
L_00000000029dc960 .functor AND 1, L_00000000029c3f50, L_00000000029c5670, C4<1>, C4<1>;
L_00000000029dc8f0 .functor OR 1, L_00000000029dc1f0, L_00000000029dc960, C4<0>, C4<0>;
v0000000002953a30_0 .net *"_s0", 0 0, L_00000000029db700;  1 drivers
v00000000029550b0_0 .net *"_s10", 0 0, L_00000000029dc960;  1 drivers
v0000000002953e90_0 .net *"_s4", 0 0, L_00000000029dc810;  1 drivers
v0000000002953b70_0 .net *"_s6", 0 0, L_00000000029db000;  1 drivers
v0000000002954f70_0 .net *"_s8", 0 0, L_00000000029dc1f0;  1 drivers
v0000000002955510_0 .net "a", 0 0, L_00000000029c3c30;  1 drivers
v0000000002955b50_0 .net "b", 0 0, L_00000000029c3f50;  1 drivers
v0000000002955e70_0 .net "cin", 0 0, L_00000000029c5670;  1 drivers
v0000000002956050_0 .net "cout", 0 0, L_00000000029dc8f0;  1 drivers
v0000000002954610_0 .net "sum", 0 0, L_00000000029db1c0;  1 drivers
S_000000000295b400 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028db8c0 .param/l "i" 0 5 15, +C4<01110>;
S_000000000295ba00 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029dbd20 .functor XOR 1, L_00000000029c4770, L_00000000029c4bd0, C4<0>, C4<0>;
L_00000000029dbaf0 .functor XOR 1, L_00000000029dbd20, L_00000000029c4590, C4<0>, C4<0>;
L_00000000029db150 .functor AND 1, L_00000000029c4770, L_00000000029c4bd0, C4<1>, C4<1>;
L_00000000029db930 .functor AND 1, L_00000000029c4770, L_00000000029c4590, C4<1>, C4<1>;
L_00000000029dadd0 .functor OR 1, L_00000000029db150, L_00000000029db930, C4<0>, C4<0>;
L_00000000029db2a0 .functor AND 1, L_00000000029c4bd0, L_00000000029c4590, C4<1>, C4<1>;
L_00000000029db4d0 .functor OR 1, L_00000000029dadd0, L_00000000029db2a0, C4<0>, C4<0>;
v0000000002953cb0_0 .net *"_s0", 0 0, L_00000000029dbd20;  1 drivers
v00000000029546b0_0 .net *"_s10", 0 0, L_00000000029db2a0;  1 drivers
v00000000029538f0_0 .net *"_s4", 0 0, L_00000000029db150;  1 drivers
v0000000002954d90_0 .net *"_s6", 0 0, L_00000000029db930;  1 drivers
v0000000002954750_0 .net *"_s8", 0 0, L_00000000029dadd0;  1 drivers
v0000000002955150_0 .net "a", 0 0, L_00000000029c4770;  1 drivers
v0000000002953990_0 .net "b", 0 0, L_00000000029c4bd0;  1 drivers
v00000000029551f0_0 .net "cin", 0 0, L_00000000029c4590;  1 drivers
v0000000002954930_0 .net "cout", 0 0, L_00000000029db4d0;  1 drivers
v0000000002955830_0 .net "sum", 0 0, L_00000000029dbaf0;  1 drivers
S_000000000295b100 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_00000000029508d0;
 .timescale 0 0;
P_00000000028dba00 .param/l "i" 0 5 15, +C4<01111>;
S_000000000295b700 .scope module, "fa" "full_adder" 5 17, 5 207 0, S_000000000295b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029db310 .functor XOR 1, L_00000000029c3cd0, L_00000000029c5710, C4<0>, C4<0>;
L_00000000029dbd90 .functor XOR 1, L_00000000029db310, L_00000000029c3d70, C4<0>, C4<0>;
L_00000000029dc3b0 .functor AND 1, L_00000000029c3cd0, L_00000000029c5710, C4<1>, C4<1>;
L_00000000029db9a0 .functor AND 1, L_00000000029c3cd0, L_00000000029c3d70, C4<1>, C4<1>;
L_00000000029dc490 .functor OR 1, L_00000000029dc3b0, L_00000000029db9a0, C4<0>, C4<0>;
L_00000000029dbe70 .functor AND 1, L_00000000029c5710, L_00000000029c3d70, C4<1>, C4<1>;
L_00000000029dbee0 .functor OR 1, L_00000000029dc490, L_00000000029dbe70, C4<0>, C4<0>;
v0000000002955290_0 .net *"_s0", 0 0, L_00000000029db310;  1 drivers
v00000000029556f0_0 .net *"_s10", 0 0, L_00000000029dbe70;  1 drivers
v0000000002955330_0 .net *"_s4", 0 0, L_00000000029dc3b0;  1 drivers
v0000000002953df0_0 .net *"_s6", 0 0, L_00000000029db9a0;  1 drivers
v0000000002953f30_0 .net *"_s8", 0 0, L_00000000029dc490;  1 drivers
v0000000002955650_0 .net "a", 0 0, L_00000000029c3cd0;  1 drivers
v0000000002955790_0 .net "b", 0 0, L_00000000029c5710;  1 drivers
v0000000002953fd0_0 .net "cin", 0 0, L_00000000029c3d70;  1 drivers
v0000000002954070_0 .net "cout", 0 0, L_00000000029dbee0;  1 drivers
v0000000002954110_0 .net "sum", 0 0, L_00000000029dbd90;  1 drivers
S_0000000002966320 .scope module, "xorr" "nbit_xor" 4 31, 5 88 0, S_00000000001ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028db800 .param/l "size" 0 5 89, +C4<00000000000000000000000000010000>;
L_00000000029dbf50 .functor XOR 16, v000000000295f420_0, v000000000295d300_0, C4<0000000000000000>, C4<0000000000000000>;
L_0000000002975488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000295f4c0_0 .net/2u *"_s12", 0 0, L_0000000002975488;  1 drivers
v000000000295d9e0_0 .net *"_s18", 0 0, L_00000000029c6e30;  1 drivers
v000000000295e980_0 .net *"_s5", 0 0, L_00000000029c7790;  1 drivers
L_0000000002975440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000295d1c0_0 .net/2u *"_s8", 0 0, L_0000000002975440;  1 drivers
v000000000295dbc0_0 .net "f", 3 0, L_00000000029c7f10;  alias, 1 drivers
v000000000295e200_0 .net "in1", 15 0, v000000000295f420_0;  alias, 1 drivers
v000000000295e020_0 .net "in2", 15 0, v000000000295d300_0;  alias, 1 drivers
v000000000295dc60_0 .net "return1", 15 0, L_00000000029dbf50;  alias, 1 drivers
L_00000000029c7790 .part L_00000000029dbf50, 15, 1;
L_00000000029c7f10 .concat8 [ 1 1 1 1], L_00000000029c7790, L_0000000002975440, L_00000000029c6e30, L_0000000002975488;
L_00000000029c6e30 .reduce/nor L_00000000029dbf50;
S_0000000002966020 .scope module, "ram" "RAM" 3 82, 6 1 0, S_00000000028e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rw"
    .port_info 1 /INPUT 1 "chip_enable"
    .port_info 2 /INPUT 3 "enable"
    .port_info 3 /INPUT 3 "select1"
    .port_info 4 /INPUT 3 "select2"
    .port_info 5 /INPUT 16 "dataIn"
    .port_info 6 /OUTPUT 16 "source1"
    .port_info 7 /OUTPUT 16 "source2"
    .port_info 8 /INPUT 4 "opcode"
    .port_info 9 /INPUT 3 "dest"
v000000000295e660_0 .net "chip_enable", 0 0, v0000000002960aa0_0;  1 drivers
v000000000295f1a0_0 .net "dataIn", 15 0, v0000000002945700_0;  alias, 1 drivers
v000000000295d120_0 .net "dest", 2 0, L_0000000002961540;  alias, 1 drivers
v000000000295ed40_0 .net "enable", 2 0, L_0000000002961540;  alias, 1 drivers
v000000000295ee80 .array "mem", 7 0, 15 0;
v000000000295f600_0 .net "opcode", 3 0, L_0000000002960fa0;  alias, 1 drivers
v000000000295f2e0_0 .net "rw", 0 0, v00000000029619a0_0;  1 drivers
v000000000295efc0_0 .net "select1", 2 0, L_0000000002961680;  alias, 1 drivers
v000000000295f380_0 .net "select2", 2 0, L_000000000295fe20;  1 drivers
v000000000295f420_0 .var "source1", 15 0;
v000000000295d300_0 .var "source2", 15 0;
v000000000295ee80_0 .array/port v000000000295ee80, 0;
E_00000000028d9bc0/0 .event edge, v000000000295e660_0, v000000000295f2e0_0, v000000000295efc0_0, v000000000295ee80_0;
v000000000295ee80_1 .array/port v000000000295ee80, 1;
v000000000295ee80_2 .array/port v000000000295ee80, 2;
v000000000295ee80_3 .array/port v000000000295ee80, 3;
v000000000295ee80_4 .array/port v000000000295ee80, 4;
E_00000000028d9bc0/1 .event edge, v000000000295ee80_1, v000000000295ee80_2, v000000000295ee80_3, v000000000295ee80_4;
v000000000295ee80_5 .array/port v000000000295ee80, 5;
v000000000295ee80_6 .array/port v000000000295ee80, 6;
v000000000295ee80_7 .array/port v000000000295ee80, 7;
E_00000000028d9bc0/2 .event edge, v000000000295ee80_5, v000000000295ee80_6, v000000000295ee80_7, v000000000295f380_0;
E_00000000028d9bc0/3 .event edge, v0000000002945700_0, v000000000295d120_0;
E_00000000028d9bc0 .event/or E_00000000028d9bc0/0, E_00000000028d9bc0/1, E_00000000028d9bc0/2, E_00000000028d9bc0/3;
S_0000000002965ba0 .scope module, "rom" "ROM" 3 67, 7 5 0, S_00000000028e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oeb"
    .port_info 1 /OUTPUT 16 "inst"
    .port_info 2 /INPUT 3 "pc"
P_00000000028e0a80 .param/l "Awidth" 0 7 6, +C4<00000000000000000000000000000100>;
P_00000000028e0ab8 .param/l "Dwidth" 0 7 6, +C4<00000000000000000000000000010000>;
P_00000000028e0af0 .param/l "Length" 1 7 14, +C4<000000000000000000000000000000010000>;
v000000000295d580_0 .var "inst", 15 0;
v0000000002961040 .array "mem", 15 0, 15 0;
v0000000002960140_0 .net "oeb", 0 0, v0000000002960dc0_0;  1 drivers
v00000000029610e0_0 .net "pc", 2 0, v0000000002960a00_0;  1 drivers
v0000000002960960_0 .var "rw", 0 0;
E_00000000028dabc0 .event posedge, v0000000002960140_0;
S_0000000002966c20 .scope module, "split" "splitter" 3 73, 8 5 0, S_00000000028e0900;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 2 "cond"
    .port_info 2 /OUTPUT 4 "opcd"
    .port_info 3 /OUTPUT 3 "dest"
    .port_info 4 /OUTPUT 3 "source"
    .port_info 5 /OUTPUT 4 "source2"
v0000000002961180_0 .net "cond", 1 0, L_00000000029612c0;  alias, 1 drivers
v0000000002960c80_0 .net "dest", 2 0, L_0000000002961540;  alias, 1 drivers
v00000000029601e0_0 .net "inst", 15 0, v000000000295d580_0;  alias, 1 drivers
v00000000029617c0_0 .net "opcd", 3 0, L_0000000002960fa0;  alias, 1 drivers
v0000000002961860_0 .net "source", 2 0, L_0000000002961680;  alias, 1 drivers
v0000000002961900_0 .net "source2", 3 0, L_0000000002960e60;  alias, 1 drivers
L_00000000029612c0 .part v000000000295d580_0, 14, 2;
L_0000000002960fa0 .part v000000000295d580_0, 10, 4;
L_0000000002961540 .part v000000000295d580_0, 7, 3;
L_0000000002961680 .part v000000000295d580_0, 4, 3;
L_0000000002960e60 .part v000000000295d580_0, 0, 4;
    .scope S_0000000002965ba0;
T_0 ;
    %wait E_00000000028dabc0;
    %load/vec4 v0000000002960140_0;
    %store/vec4 v0000000002960960_0, 0, 1;
    %load/vec4 v0000000002960960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000029610e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002961040, 4;
    %store/vec4 v000000000295d580_0, 0, 16;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002966020;
T_1 ;
    %wait E_00000000028d9bc0;
    %load/vec4 v000000000295e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000295f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000295efc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000295ee80, 4;
    %store/vec4 v000000000295f420_0, 0, 16;
    %load/vec4 v000000000295f380_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000295ee80, 4;
    %store/vec4 v000000000295d300_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000295f1a0_0;
    %load/vec4 v000000000295ed40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000295ee80, 4, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000000000295f420_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000000000295d300_0, 0, 16;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002942a10;
T_2 ;
    %wait E_00000000028da900;
    %load/vec4 v0000000002947820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0000000002946880_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0000000002946880_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0000000002945660_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000000002945200_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0000000002946740_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000000002946ce0_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0000000002947780_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000000002945ac0_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000000002946600_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v00000000029455c0_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000000002945660_0;
    %store/vec4 v0000000002945700_0, 0, 16;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002941090;
T_3 ;
    %wait E_00000000028da900;
    %load/vec4 v00000000029469c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0000000002946560_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0000000002946560_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v00000000029452a0_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0000000002947500_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v00000000029467e0_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0000000002946920_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v00000000029466a0_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0000000002946240_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0000000002947140_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v00000000029450c0_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v00000000029452a0_0;
    %store/vec4 v0000000002945c00_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000028e0900;
T_4 ;
    %wait E_00000000028da000;
    %load/vec4 v0000000002960d20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002961720_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002960280_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0000000002961720_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002960280_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.5, 9;
T_4.4 ; End of true expr.
    %load/vec4 v0000000002961720_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002960280_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_4.6, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.7, 10;
T_4.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.7, 10;
 ; End of false expr.
    %blend;
T_4.7;
    %jmp/0 T_4.5, 9;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0000000002961220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002961f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960dc0_0, 0, 1;
    %load/vec4 v0000000002960a00_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000002960a00_0, 0, 3;
    %load/vec4 v0000000002961220_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %pad/s 1;
    %store/vec4 v0000000002960aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002960d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0000000002960d20_0;
    %addi 1, 0, 2;
    %store/vec4 v0000000002961f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961220_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000000002960d20_0;
    %addi 1, 0, 2;
    %store/vec4 v0000000002961f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
T_4.11 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000028e0900;
T_5 ;
    %wait E_00000000028d9b80;
    %load/vec4 v0000000002961f40_0;
    %store/vec4 v0000000002960d20_0, 0, 2;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000028dfd70;
T_6 ;
    %vpi_call 2 13 "$dumpfile", "CPU_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000028dfd70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002960d20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002960a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029619a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960dc0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002945700_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961220_0, 0, 1;
    %vpi_call 2 29 "$readmemh", "lib/milestone3_instructions_bonus.txt", v0000000002961040 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002961fe0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000002961fe0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call 2 33 "$display", "rom-data[%d] = %h", v0000000002961fe0_0, &A<v0000000002961040, v0000000002961fe0_0 > {0 0 0};
    %load/vec4 v0000000002961fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002961fe0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 38 "$readmemh", "lib/milestone3_ram_bonusinitial.txt", v000000000295ee80 {0 0 0};
    %vpi_call 2 40 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295f920_0, 0, 32;
T_6.2 ;
    %load/vec4 v000000000295f920_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_call 2 45 "$display", "ram-data[%d] = %h", v000000000295f920_0, &A<v000000000295ee80, v000000000295f920_0 > {0 0 0};
    %load/vec4 v000000000295f920_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295f920_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 50 "$display", "\012" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000028dfd70;
T_7 ;
    %load/vec4 v0000000002962080_0;
    %inv;
    %store/vec4 v0000000002962080_0, 0, 1;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000028dfd70;
T_8 ;
    %vpi_call 2 70 "$monitor", "state =%d, opcode =%b, source1 =%h, source2 =%h, ALU_output = %h, flags = %b, R1=%h, R2=%h, R3=%h", v0000000002960d20_0, v00000000029603c0_0, v00000000029615e0_0, v0000000002961ea0_0, v000000000295fc40_0, v0000000002960280_0, &A<v000000000295ee80, 1>, &A<v000000000295ee80, 2>, &A<v000000000295ee80, 3> {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./\ALU\ALU_main.v";
    "./ALU/ALU.v";
    "./\Memory\Register Bank\RAM.v";
    "./\Memory\ROM\ROM.v";
    "./\Memory\splitter\splitter.v";
