{
  "module_name": "cn66xx_regs.h",
  "hash_id": "96ef561fe67ac4c2e652da4682fd5dc36ef0305605db42ed6a168a1906750e08",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/liquidio/cn66xx_regs.h",
  "human_readable_source": " \n \n\n#ifndef __CN66XX_REGS_H__\n#define __CN66XX_REGS_H__\n\n#define     CN6XXX_XPANSION_BAR             0x30\n\n#define     CN6XXX_MSI_CAP                  0x50\n#define     CN6XXX_MSI_ADDR_LO              0x54\n#define     CN6XXX_MSI_ADDR_HI              0x58\n#define     CN6XXX_MSI_DATA                 0x5C\n\n#define     CN6XXX_PCIE_CAP                 0x70\n#define     CN6XXX_PCIE_DEVCAP              0x74\n#define     CN6XXX_PCIE_DEVCTL              0x78\n#define     CN6XXX_PCIE_LINKCAP             0x7C\n#define     CN6XXX_PCIE_LINKCTL             0x80\n#define     CN6XXX_PCIE_SLOTCAP             0x84\n#define     CN6XXX_PCIE_SLOTCTL             0x88\n\n#define     CN6XXX_PCIE_ENH_CAP             0x100\n#define     CN6XXX_PCIE_UNCORR_ERR_STATUS   0x104\n#define     CN6XXX_PCIE_UNCORR_ERR_MASK     0x108\n#define     CN6XXX_PCIE_UNCORR_ERR          0x10C\n#define     CN6XXX_PCIE_CORR_ERR_STATUS     0x110\n#define     CN6XXX_PCIE_CORR_ERR_MASK       0x114\n#define     CN6XXX_PCIE_ADV_ERR_CAP         0x118\n\n#define     CN6XXX_PCIE_ACK_REPLAY_TIMER    0x700\n#define     CN6XXX_PCIE_OTHER_MSG           0x704\n#define     CN6XXX_PCIE_PORT_FORCE_LINK     0x708\n#define     CN6XXX_PCIE_ACK_FREQ            0x70C\n#define     CN6XXX_PCIE_PORT_LINK_CTL       0x710\n#define     CN6XXX_PCIE_LANE_SKEW           0x714\n#define     CN6XXX_PCIE_SYM_NUM             0x718\n#define     CN6XXX_PCIE_FLTMSK              0x720\n\n \n\n#define    CN6XXX_SLI_CTL_PORT0                    0x0050\n#define    CN6XXX_SLI_CTL_PORT1                    0x0060\n\n#define    CN6XXX_SLI_WINDOW_CTL                   0x02E0\n#define    CN6XXX_SLI_DBG_DATA                     0x0310\n#define    CN6XXX_SLI_SCRATCH1                     0x03C0\n#define    CN6XXX_SLI_SCRATCH2                     0x03D0\n#define    CN6XXX_SLI_CTL_STATUS                   0x0570\n\n#define    CN6XXX_WIN_WR_ADDR_LO                   0x0000\n#define    CN6XXX_WIN_WR_ADDR_HI                   0x0004\n#define    CN6XXX_WIN_WR_ADDR64                    CN6XXX_WIN_WR_ADDR_LO\n\n#define    CN6XXX_WIN_RD_ADDR_LO                   0x0010\n#define    CN6XXX_WIN_RD_ADDR_HI                   0x0014\n#define    CN6XXX_WIN_RD_ADDR64                    CN6XXX_WIN_RD_ADDR_LO\n\n#define    CN6XXX_WIN_WR_DATA_LO                   0x0020\n#define    CN6XXX_WIN_WR_DATA_HI                   0x0024\n#define    CN6XXX_WIN_WR_DATA64                    CN6XXX_WIN_WR_DATA_LO\n\n#define    CN6XXX_WIN_RD_DATA_LO                   0x0040\n#define    CN6XXX_WIN_RD_DATA_HI                   0x0044\n#define    CN6XXX_WIN_RD_DATA64                    CN6XXX_WIN_RD_DATA_LO\n\n#define    CN6XXX_WIN_WR_MASK_LO                   0x0030\n#define    CN6XXX_WIN_WR_MASK_HI                   0x0034\n#define    CN6XXX_WIN_WR_MASK_REG                  CN6XXX_WIN_WR_MASK_LO\n\n \n#define    CN6XXX_SLI_PKT_INSTR_ENB               0x1000\n\n \n#define    CN6XXX_SLI_PKT_OUT_ENB                 0x1010\n\n \n#define    CN6XXX_SLI_PORT_IN_RST_OQ              0x11F0\n\n \n#define    CN6XXX_SLI_PORT_IN_RST_IQ              0x11F4\n\n \n\n \n#define    CN6XXX_SLI_PKT_INSTR_SIZE             0x1020\n\n \n#define    CN6XXX_SLI_IQ_INSTR_COUNT_START       0x2000\n\n \n#define    CN6XXX_SLI_IQ_BASE_ADDR_START64       0x2800\n\n \n#define    CN6XXX_SLI_IQ_DOORBELL_START          0x2C00\n\n \n#define    CN6XXX_SLI_IQ_SIZE_START              0x3000\n\n \n#define    CN6XXX_SLI_IQ_PKT_INSTR_HDR_START64   0x3400\n\n \n#define    CN66XX_SLI_INPUT_BP_START64           0x3800\n\n \n#define    CN6XXX_IQ_OFFSET                      0x10\n\n \n#define    CN6XXX_SLI_PKT_INPUT_CONTROL          0x1170\n\n \n#define    CN6XXX_SLI_PKT_INSTR_RD_SIZE          0x11A0\n\n \n#define    CN6XXX_SLI_IN_PCIE_PORT               0x11B0\n\n \n#define    CN6XXX_SLI_IQ_BASE_ADDR64(iq)          \\\n\t(CN6XXX_SLI_IQ_BASE_ADDR_START64 + ((iq) * CN6XXX_IQ_OFFSET))\n\n#define    CN6XXX_SLI_IQ_SIZE(iq)                 \\\n\t(CN6XXX_SLI_IQ_SIZE_START + ((iq) * CN6XXX_IQ_OFFSET))\n\n#define    CN6XXX_SLI_IQ_PKT_INSTR_HDR64(iq)      \\\n\t(CN6XXX_SLI_IQ_PKT_INSTR_HDR_START64 + ((iq) * CN6XXX_IQ_OFFSET))\n\n#define    CN6XXX_SLI_IQ_DOORBELL(iq)             \\\n\t(CN6XXX_SLI_IQ_DOORBELL_START + ((iq) * CN6XXX_IQ_OFFSET))\n\n#define    CN6XXX_SLI_IQ_INSTR_COUNT(iq)          \\\n\t(CN6XXX_SLI_IQ_INSTR_COUNT_START + ((iq) * CN6XXX_IQ_OFFSET))\n\n#define    CN66XX_SLI_IQ_BP64(iq)                 \\\n\t(CN66XX_SLI_INPUT_BP_START64 + ((iq) * CN6XXX_IQ_OFFSET))\n\n \n#define    CN6XXX_INPUT_CTL_ROUND_ROBIN_ARB         BIT(22)\n#define    CN6XXX_INPUT_CTL_DATA_NS                 BIT(8)\n#define    CN6XXX_INPUT_CTL_DATA_ES_64B_SWAP        BIT(6)\n#define    CN6XXX_INPUT_CTL_DATA_RO                 BIT(5)\n#define    CN6XXX_INPUT_CTL_USE_CSR                 BIT(4)\n#define    CN6XXX_INPUT_CTL_GATHER_NS               BIT(3)\n#define    CN6XXX_INPUT_CTL_GATHER_ES_64B_SWAP      BIT(2)\n#define    CN6XXX_INPUT_CTL_GATHER_RO               BIT(1)\n\n#ifdef __BIG_ENDIAN_BITFIELD\n#define    CN6XXX_INPUT_CTL_MASK                    \\\n\t(CN6XXX_INPUT_CTL_DATA_ES_64B_SWAP      \\\n\t  | CN6XXX_INPUT_CTL_USE_CSR              \\\n\t  | CN6XXX_INPUT_CTL_GATHER_ES_64B_SWAP)\n#else\n#define    CN6XXX_INPUT_CTL_MASK                    \\\n\t(CN6XXX_INPUT_CTL_DATA_ES_64B_SWAP     \\\n\t  | CN6XXX_INPUT_CTL_USE_CSR)\n#endif\n\n \n\n \n#define    CN6XXX_SLI_OQ0_BUFF_INFO_SIZE         0x0C00\n\n \n#define    CN6XXX_SLI_OQ_BASE_ADDR_START64       0x1400\n\n \n#define    CN6XXX_SLI_OQ_PKT_CREDITS_START       0x1800\n\n \n#define    CN6XXX_SLI_OQ_SIZE_START              0x1C00\n\n \n#define    CN6XXX_SLI_OQ_PKT_SENT_START          0x2400\n\n \n#define    CN6XXX_OQ_OFFSET                      0x10\n\n \n#define    CN6XXX_SLI_PKT_SLIST_ROR              0x1030\n\n \n#define    CN6XXX_SLI_PKT_SLIST_NS               0x1040\n\n \n#define    CN6XXX_SLI_PKT_SLIST_ES64             0x1050\n\n \n#define    CN6XXX_SLI_PKT_IPTR                   0x1070\n\n \n#define    CN6XXX_SLI_PKT_DPADDR                 0x1080\n\n \n#define    CN6XXX_SLI_PKT_DATA_OUT_ROR           0x1090\n\n \n#define    CN6XXX_SLI_PKT_DATA_OUT_NS            0x10A0\n\n \n#define    CN6XXX_SLI_PKT_DATA_OUT_ES64          0x10B0\n\n \n#define    CN6XXX_SLI_PKT_OUT_BMODE              0x10D0\n\n \n#define    CN6XXX_SLI_PKT_PCIE_PORT64            0x10E0\n\n \n#define    CN6XXX_SLI_OQ_INT_LEVEL_PKTS          0x1120\n#define    CN6XXX_SLI_OQ_INT_LEVEL_TIME          0x1124\n\n \n#define    CN6XXX_SLI_OQ_WMARK                   0x1180\n\n \n#define    CN6XXX_SLI_PKT_CTL                    0x1220\n\n \n#define    CN6XXX_SLI_OQ_BASE_ADDR64(oq)          \\\n\t(CN6XXX_SLI_OQ_BASE_ADDR_START64 + ((oq) * CN6XXX_OQ_OFFSET))\n\n#define    CN6XXX_SLI_OQ_SIZE(oq)                 \\\n\t(CN6XXX_SLI_OQ_SIZE_START + ((oq) * CN6XXX_OQ_OFFSET))\n\n#define    CN6XXX_SLI_OQ_BUFF_INFO_SIZE(oq)                 \\\n\t(CN6XXX_SLI_OQ0_BUFF_INFO_SIZE + ((oq) * CN6XXX_OQ_OFFSET))\n\n#define    CN6XXX_SLI_OQ_PKTS_SENT(oq)            \\\n\t(CN6XXX_SLI_OQ_PKT_SENT_START + ((oq) * CN6XXX_OQ_OFFSET))\n\n#define    CN6XXX_SLI_OQ_PKTS_CREDIT(oq)          \\\n\t(CN6XXX_SLI_OQ_PKT_CREDITS_START + ((oq) * CN6XXX_OQ_OFFSET))\n\n \n\n \n#define    CN6XXX_DMA_CNT_START                   0x0400\n\n \n#define    CN6XXX_DMA_TIM_START                   0x0420\n\n \n#define    CN6XXX_DMA_INT_LEVEL_START             0x03E0\n\n \n#define    CN6XXX_DMA_OFFSET                      0x10\n\n \n#define    CN6XXX_DMA_CNT(dq)                      \\\n\t(CN6XXX_DMA_CNT_START + ((dq) * CN6XXX_DMA_OFFSET))\n\n#define    CN6XXX_DMA_INT_LEVEL(dq)                \\\n\t(CN6XXX_DMA_INT_LEVEL_START + ((dq) * CN6XXX_DMA_OFFSET))\n\n#define    CN6XXX_DMA_PKT_INT_LEVEL(dq)            \\\n\t(CN6XXX_DMA_INT_LEVEL_START + ((dq) * CN6XXX_DMA_OFFSET))\n\n#define    CN6XXX_DMA_TIME_INT_LEVEL(dq)           \\\n\t(CN6XXX_DMA_INT_LEVEL_START + 4 + ((dq) * CN6XXX_DMA_OFFSET))\n\n#define    CN6XXX_DMA_TIM(dq)                      \\\n\t(CN6XXX_DMA_TIM_START + ((dq) * CN6XXX_DMA_OFFSET))\n\n \n\n \n#define    CN6XXX_SLI_INT_SUM64                  0x0330\n\n \n#define    CN6XXX_SLI_INT_ENB64_PORT0            0x0340\n#define    CN6XXX_SLI_INT_ENB64_PORT1            0x0350\n\n \n#define    CN6XXX_SLI_PKT_CNT_INT_ENB            0x1150\n\n \n#define    CN6XXX_SLI_PKT_TIME_INT_ENB           0x1160\n\n \n#define    CN6XXX_SLI_PKT_CNT_INT                0x1130\n\n \n#define    CN6XXX_SLI_PKT_TIME_INT               0x1140\n\n \n\n#define    CN6XXX_INTR_RML_TIMEOUT_ERR           BIT(1)\n#define    CN6XXX_INTR_BAR0_RW_TIMEOUT_ERR       BIT(2)\n#define    CN6XXX_INTR_IO2BIG_ERR                BIT(3)\n#define    CN6XXX_INTR_PKT_COUNT                 BIT(4)\n#define    CN6XXX_INTR_PKT_TIME                  BIT(5)\n#define    CN6XXX_INTR_M0UPB0_ERR                BIT(8)\n#define    CN6XXX_INTR_M0UPWI_ERR                BIT(9)\n#define    CN6XXX_INTR_M0UNB0_ERR                BIT(10)\n#define    CN6XXX_INTR_M0UNWI_ERR                BIT(11)\n#define    CN6XXX_INTR_M1UPB0_ERR                BIT(12)\n#define    CN6XXX_INTR_M1UPWI_ERR                BIT(13)\n#define    CN6XXX_INTR_M1UNB0_ERR                BIT(14)\n#define    CN6XXX_INTR_M1UNWI_ERR                BIT(15)\n#define    CN6XXX_INTR_MIO_INT0                  BIT(16)\n#define    CN6XXX_INTR_MIO_INT1                  BIT(17)\n#define    CN6XXX_INTR_MAC_INT0                  BIT(18)\n#define    CN6XXX_INTR_MAC_INT1                  BIT(19)\n\n#define    CN6XXX_INTR_DMA0_FORCE                BIT_ULL(32)\n#define    CN6XXX_INTR_DMA1_FORCE                BIT_ULL(33)\n#define    CN6XXX_INTR_DMA0_COUNT                BIT_ULL(34)\n#define    CN6XXX_INTR_DMA1_COUNT                BIT_ULL(35)\n#define    CN6XXX_INTR_DMA0_TIME                 BIT_ULL(36)\n#define    CN6XXX_INTR_DMA1_TIME                 BIT_ULL(37)\n#define    CN6XXX_INTR_INSTR_DB_OF_ERR           BIT_ULL(48)\n#define    CN6XXX_INTR_SLIST_DB_OF_ERR           BIT_ULL(49)\n#define    CN6XXX_INTR_POUT_ERR                  BIT_ULL(50)\n#define    CN6XXX_INTR_PIN_BP_ERR                BIT_ULL(51)\n#define    CN6XXX_INTR_PGL_ERR                   BIT_ULL(52)\n#define    CN6XXX_INTR_PDI_ERR                   BIT_ULL(53)\n#define    CN6XXX_INTR_POP_ERR                   BIT_ULL(54)\n#define    CN6XXX_INTR_PINS_ERR                  BIT_ULL(55)\n#define    CN6XXX_INTR_SPRT0_ERR                 BIT_ULL(56)\n#define    CN6XXX_INTR_SPRT1_ERR                 BIT_ULL(57)\n#define    CN6XXX_INTR_ILL_PAD_ERR               BIT_ULL(60)\n\n#define    CN6XXX_INTR_DMA0_DATA                 (CN6XXX_INTR_DMA0_TIME)\n\n#define    CN6XXX_INTR_DMA1_DATA                 (CN6XXX_INTR_DMA1_TIME)\n\n#define    CN6XXX_INTR_DMA_DATA                  \\\n\t(CN6XXX_INTR_DMA0_DATA | CN6XXX_INTR_DMA1_DATA)\n\n#define    CN6XXX_INTR_PKT_DATA                  (CN6XXX_INTR_PKT_TIME | \\\n\t\t\t\t\t\t  CN6XXX_INTR_PKT_COUNT)\n\n \n#define    CN6XXX_INTR_PCIE_DATA                 \\\n\t(CN6XXX_INTR_DMA_DATA | CN6XXX_INTR_PKT_DATA)\n\n#define    CN6XXX_INTR_MIO                       \\\n\t(CN6XXX_INTR_MIO_INT0 | CN6XXX_INTR_MIO_INT1)\n\n#define    CN6XXX_INTR_MAC                       \\\n\t(CN6XXX_INTR_MAC_INT0 | CN6XXX_INTR_MAC_INT1)\n\n \n#define    CN6XXX_INTR_ERR                       \\\n\t(CN6XXX_INTR_BAR0_RW_TIMEOUT_ERR    \\\n\t   | CN6XXX_INTR_IO2BIG_ERR             \\\n\t   | CN6XXX_INTR_M0UPB0_ERR             \\\n\t   | CN6XXX_INTR_M0UPWI_ERR             \\\n\t   | CN6XXX_INTR_M0UNB0_ERR             \\\n\t   | CN6XXX_INTR_M0UNWI_ERR             \\\n\t   | CN6XXX_INTR_M1UPB0_ERR             \\\n\t   | CN6XXX_INTR_M1UPWI_ERR             \\\n\t   | CN6XXX_INTR_M1UNB0_ERR             \\\n\t   | CN6XXX_INTR_M1UNWI_ERR             \\\n\t   | CN6XXX_INTR_INSTR_DB_OF_ERR        \\\n\t   | CN6XXX_INTR_SLIST_DB_OF_ERR        \\\n\t   | CN6XXX_INTR_POUT_ERR               \\\n\t   | CN6XXX_INTR_PIN_BP_ERR             \\\n\t   | CN6XXX_INTR_PGL_ERR                \\\n\t   | CN6XXX_INTR_PDI_ERR                \\\n\t   | CN6XXX_INTR_POP_ERR                \\\n\t   | CN6XXX_INTR_PINS_ERR               \\\n\t   | CN6XXX_INTR_SPRT0_ERR              \\\n\t   | CN6XXX_INTR_SPRT1_ERR              \\\n\t   | CN6XXX_INTR_ILL_PAD_ERR)\n\n \n#define    CN6XXX_INTR_MASK                      \\\n\t(CN6XXX_INTR_PCIE_DATA              \\\n\t   | CN6XXX_INTR_DMA0_FORCE             \\\n\t   | CN6XXX_INTR_DMA1_FORCE             \\\n\t   | CN6XXX_INTR_MIO                    \\\n\t   | CN6XXX_INTR_MAC                    \\\n\t   | CN6XXX_INTR_ERR)\n\n#define    CN6XXX_SLI_S2M_PORT0_CTL              0x3D80\n#define    CN6XXX_SLI_S2M_PORT1_CTL              0x3D90\n#define    CN6XXX_SLI_S2M_PORTX_CTL(port)        \\\n\t(CN6XXX_SLI_S2M_PORT0_CTL + ((port) * 0x10))\n\n#define    CN6XXX_SLI_INT_ENB64(port)            \\\n\t(CN6XXX_SLI_INT_ENB64_PORT0 + ((port) * 0x10))\n\n#define    CN6XXX_SLI_MAC_NUMBER                 0x3E00\n\n \n#define    CN6XXX_PEM_BAR1_INDEX000                0x00011800C00000A8ULL\n#define    CN6XXX_PEM_OFFSET                       0x0000000001000000ULL\n\n#define    CN6XXX_BAR1_INDEX_START                 CN6XXX_PEM_BAR1_INDEX000\n#define    CN6XXX_PCI_BAR1_OFFSET                  0x8\n\n#define    CN6XXX_BAR1_REG(idx, port) \\\n\t\t(CN6XXX_BAR1_INDEX_START + ((port) * CN6XXX_PEM_OFFSET) + \\\n\t\t(CN6XXX_PCI_BAR1_OFFSET * (idx)))\n\n \n\n#define    CN6XXX_DPI_CTL                 0x0001df0000000040ULL\n\n#define    CN6XXX_DPI_DMA_CONTROL         0x0001df0000000048ULL\n\n#define    CN6XXX_DPI_REQ_GBL_ENB         0x0001df0000000050ULL\n\n#define    CN6XXX_DPI_REQ_ERR_RSP         0x0001df0000000058ULL\n\n#define    CN6XXX_DPI_REQ_ERR_RST         0x0001df0000000060ULL\n\n#define    CN6XXX_DPI_DMA_ENG0_ENB        0x0001df0000000080ULL\n\n#define    CN6XXX_DPI_DMA_ENG_ENB(q_no)   \\\n\t(CN6XXX_DPI_DMA_ENG0_ENB + ((q_no) * 8))\n\n#define    CN6XXX_DPI_DMA_ENG0_BUF        0x0001df0000000880ULL\n\n#define    CN6XXX_DPI_DMA_ENG_BUF(q_no)   \\\n\t(CN6XXX_DPI_DMA_ENG0_BUF + ((q_no) * 8))\n\n#define    CN6XXX_DPI_SLI_PRT0_CFG        0x0001df0000000900ULL\n#define    CN6XXX_DPI_SLI_PRT1_CFG        0x0001df0000000908ULL\n#define    CN6XXX_DPI_SLI_PRTX_CFG(port)        \\\n\t(CN6XXX_DPI_SLI_PRT0_CFG + ((port) * 0x10))\n\n#define    CN6XXX_DPI_DMA_COMMIT_MODE     BIT_ULL(58)\n#define    CN6XXX_DPI_DMA_PKT_HP          BIT_ULL(57)\n#define    CN6XXX_DPI_DMA_PKT_EN          BIT_ULL(56)\n#define    CN6XXX_DPI_DMA_O_ES            BIT_ULL(15)\n#define    CN6XXX_DPI_DMA_O_MODE          BIT_ULL(14)\n\n#define    CN6XXX_DPI_DMA_CTL_MASK             \\\n\t(CN6XXX_DPI_DMA_COMMIT_MODE    |    \\\n\t CN6XXX_DPI_DMA_PKT_HP         |    \\\n\t CN6XXX_DPI_DMA_PKT_EN         |    \\\n\t CN6XXX_DPI_DMA_O_ES           |    \\\n\t CN6XXX_DPI_DMA_O_MODE)\n\n \n\n#define    CN6XXX_CIU_SOFT_BIST           0x0001070000000738ULL\n#define    CN6XXX_CIU_SOFT_RST            0x0001070000000740ULL\n\n \n#define    CN6XXX_MIO_PTP_CLOCK_CFG       0x0001070000000f00ULL\n#define    CN6XXX_MIO_PTP_CLOCK_LO        0x0001070000000f08ULL\n#define    CN6XXX_MIO_PTP_CLOCK_HI        0x0001070000000f10ULL\n#define    CN6XXX_MIO_PTP_CLOCK_COMP      0x0001070000000f18ULL\n#define    CN6XXX_MIO_PTP_TIMESTAMP       0x0001070000000f20ULL\n#define    CN6XXX_MIO_PTP_EVT_CNT         0x0001070000000f28ULL\n#define    CN6XXX_MIO_PTP_CKOUT_THRESH_LO 0x0001070000000f30ULL\n#define    CN6XXX_MIO_PTP_CKOUT_THRESH_HI 0x0001070000000f38ULL\n#define    CN6XXX_MIO_PTP_CKOUT_HI_INCR   0x0001070000000f40ULL\n#define    CN6XXX_MIO_PTP_CKOUT_LO_INCR   0x0001070000000f48ULL\n#define    CN6XXX_MIO_PTP_PPS_THRESH_LO   0x0001070000000f50ULL\n#define    CN6XXX_MIO_PTP_PPS_THRESH_HI   0x0001070000000f58ULL\n#define    CN6XXX_MIO_PTP_PPS_HI_INCR     0x0001070000000f60ULL\n#define    CN6XXX_MIO_PTP_PPS_LO_INCR     0x0001070000000f68ULL\n\n#define    CN6XXX_MIO_QLM4_CFG            0x00011800000015B0ULL\n#define    CN6XXX_MIO_RST_BOOT            0x0001180000001600ULL\n\n#define    CN6XXX_MIO_QLM_CFG_MASK        0x7\n\n \n\n#define    CN6XXX_LMC0_RESET_CTL               0x0001180088000180ULL\n#define    CN6XXX_LMC0_RESET_CTL_DDR3RST_MASK  0x0000000000000001ULL\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}