
*** Running vivado
    with args -log design_1_ADC_AXI_INTERFACE_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ADC_AXI_INTERFACE_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_ADC_AXI_INTERFACE_0_0.tcl -notrace
Command: synth_design -top design_1_ADC_AXI_INTERFACE_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'design_1_ADC_AXI_INTERFACE_0_0' is locked:
* IP definition 'ADC_AXI_INTERFACE_v1.0 (1.0)' for IP 'design_1_ADC_AXI_INTERFACE_0_0' (customized with software release 2017.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8604 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 330.746 ; gain = 78.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ADC_AXI_INTERFACE_0_0' [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ip/design_1_ADC_AXI_INTERFACE_0_0/synth/design_1_ADC_AXI_INTERFACE_0_0.vhd:94]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PARALLEL_INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter N_SAMPLES bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'ADC_AXI_INTERFACE_v1_0' declared at 'c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0.vhd:5' bound to instance 'U0' of component 'ADC_AXI_INTERFACE_v1_0' [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ip/design_1_ADC_AXI_INTERFACE_0_0/synth/design_1_ADC_AXI_INTERFACE_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'ADC_AXI_INTERFACE_v1_0' [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0.vhd:67]
	Parameter PARALLEL_INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter N_SAMPLES bound to: 10 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PARALLEL_INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter N_SAMPLES bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ADC_AXI_INTERFACE_v1_0_M00_AXIS' declared at 'c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:5' bound to instance 'ADC_AXI_INTERFACE_v1_0_M00_AXIS_inst' of component 'ADC_AXI_INTERFACE_v1_0_M00_AXIS' [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ADC_AXI_INTERFACE_v1_0_M00_AXIS' [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:46]
	Parameter PARALLEL_INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter N_SAMPLES bound to: 10 - type: integer 
	Parameter CLOCK_TO_WAIT bound to: 3 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ADCEnable_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element afterResetCycleCounterR_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tvalid_buf_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element enableSampleSend_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:134]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity ADC_AXI_INTERFACE_v1_0_M00_AXIS does not have driver. [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ADC_AXI_INTERFACE_v1_0_M00_AXIS' (1#1) [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:46]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ADC_AXI_INTERFACE_v1_0_S00_AXI' declared at 'c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd:5' bound to instance 'ADC_AXI_INTERFACE_v1_0_S00_AXI_inst' of component 'ADC_AXI_INTERFACE_v1_0_S00_AXI' [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'ADC_AXI_INTERFACE_v1_0_S00_AXI' [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-226] default block is never used [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd:353]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd:352]
INFO: [Synth 8-256] done synthesizing module 'ADC_AXI_INTERFACE_v1_0_S00_AXI' (2#1) [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ADC_AXI_INTERFACE_v1_0' (3#1) [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_ADC_AXI_INTERFACE_0_0' (4#1) [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ip/design_1_ADC_AXI_INTERFACE_0_0/synth/design_1_ADC_AXI_INTERFACE_0_0.vhd:94]
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_M00_AXIS has unconnected port M_AXIS_TLAST
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_M00_AXIS has unconnected port TRIG
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_M00_AXIS has unconnected port RST
WARNING: [Synth 8-3331] design ADC_AXI_INTERFACE_v1_0_M00_AXIS has unconnected port M_AXIS_TREADY
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 371.070 ; gain = 118.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 371.070 ; gain = 118.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 371.070 ; gain = 118.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-6014] Unused sequential element samplingDelayCounter_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 371.070 ; gain = 118.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC_AXI_INTERFACE_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ADC_AXI_INTERFACE_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/ADC_AXI_INTERFACE_v1_0_M00_AXIS_inst/samplingDelayCounter_reg was removed.  [c:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.srcs/sources_1/bd/design_1/ipshared/a5e1/hdl/ADC_AXI_INTERFACE_v1_0_M00_AXIS.vhd:97]
INFO: [Synth 8-3917] design design_1_ADC_AXI_INTERFACE_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_ADC_AXI_INTERFACE_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_ADC_AXI_INTERFACE_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_ADC_AXI_INTERFACE_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port m00_axis_tlast
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port TRIG
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port RST
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port m00_axis_tready
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_ADC_AXI_INTERFACE_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_ADC_AXI_INTERFACE_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_ADC_AXI_INTERFACE_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_ADC_AXI_INTERFACE_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_ADC_AXI_INTERFACE_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_ADC_AXI_INTERFACE_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_ADC_AXI_INTERFACE_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ADC_AXI_INTERFACE_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_ADC_AXI_INTERFACE_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 509.531 ; gain = 257.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 509.531 ; gain = 257.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |     6|
|4     |LUT4 |    24|
|5     |LUT5 |     4|
|6     |LUT6 |    37|
|7     |FDRE |   178|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   256|
|2     |  U0                                     |ADC_AXI_INTERFACE_v1_0          |   256|
|3     |    ADC_AXI_INTERFACE_v1_0_M00_AXIS_inst |ADC_AXI_INTERFACE_v1_0_M00_AXIS |    27|
|4     |    ADC_AXI_INTERFACE_v1_0_S00_AXI_inst  |ADC_AXI_INTERFACE_v1_0_S00_AXI  |   229|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 510.531 ; gain = 258.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

36 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 587.094 ; gain = 336.352
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/SVN/FPGA/ADC_Stream_TB/ADC_Stream_TB.runs/design_1_ADC_AXI_INTERFACE_0_0_synth_1/design_1_ADC_AXI_INTERFACE_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.543 ; gain = 454.449
