
ClimbingWheelchair.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc44  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  0800bdf8  0800bdf8  0001bdf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0d8  0800c0d8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0d8  0800c0d8  0001c0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0e0  0800c0e0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0e0  0800c0e0  0001c0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0e4  0800c0e4  0001c0e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c0e8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  200001d8  0800c2bc  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000738  0800c2bc  00020738  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d1df  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004096  00000000  00000000  0003d3e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  00041480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001358  00000000  00000000  000429b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027a9b  00000000  00000000  00043d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b077  00000000  00000000  0006b7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e204c  00000000  00000000  00086822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016886e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d8c  00000000  00000000  001688c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bddc 	.word	0x0800bddc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	0800bddc 	.word	0x0800bddc

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <pid_create>:
	Author e-mail: ruben at geekfactory dot mx
 */
#include "PID.h"

PID_t pid_create(PID_t pid, float* in, float* out, float* set, float kp, float ki, float kd)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	61f8      	str	r0, [r7, #28]
 8000ef8:	61b9      	str	r1, [r7, #24]
 8000efa:	617a      	str	r2, [r7, #20]
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f02:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f06:	ed87 1a01 	vstr	s2, [r7, #4]
	pid->input = in;
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	601a      	str	r2, [r3, #0]
	pid->output = out;
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	605a      	str	r2, [r3, #4]
	pid->setpoint = set;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	609a      	str	r2, [r3, #8]
	pid->automode = false;
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	pid_limits(pid, 0, 255);
 8000f24:	eddf 0a11 	vldr	s1, [pc, #68]	; 8000f6c <pid_create+0x7c>
 8000f28:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8000f70 <pid_create+0x80>
 8000f2c:	69f8      	ldr	r0, [r7, #28]
 8000f2e:	f000 f96b 	bl	8001208 <pid_limits>

	// Set default sample time to 100 ms
	pid->sampletime = 100 * (FREQUENCY / 1000);
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	2264      	movs	r2, #100	; 0x64
 8000f36:	62da      	str	r2, [r3, #44]	; 0x2c

	pid_direction(pid, E_PID_DIRECT);
 8000f38:	2100      	movs	r1, #0
 8000f3a:	69f8      	ldr	r0, [r7, #28]
 8000f3c:	f000 fa06 	bl	800134c <pid_direction>
	PID_tune(pid, kp, ki, kd);
 8000f40:	ed97 1a01 	vldr	s2, [r7, #4]
 8000f44:	edd7 0a02 	vldr	s1, [r7, #8]
 8000f48:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f4c:	69f8      	ldr	r0, [r7, #28]
 8000f4e:	f000 f8b9 	bl	80010c4 <PID_tune>

	pid->lasttime = HAL_GetTick() - pid->sampletime;
 8000f52:	f003 f83f 	bl	8003fd4 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f5c:	1ad2      	subs	r2, r2, r3
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	629a      	str	r2, [r3, #40]	; 0x28

	return pid;
 8000f62:	69fb      	ldr	r3, [r7, #28]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3720      	adds	r7, #32
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	437f0000 	.word	0x437f0000
 8000f70:	00000000 	.word	0x00000000

08000f74 <pid_need_compute>:

bool pid_need_compute(PID_t pid)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	// Check if the PID period has elapsed
	return(HAL_GetTick() - pid->lasttime >= pid->sampletime) ? true : false;
 8000f7c:	f003 f82a 	bl	8003fd4 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f86:	1ad2      	subs	r2, r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	bf2c      	ite	cs
 8000f90:	2301      	movcs	r3, #1
 8000f92:	2300      	movcc	r3, #0
 8000f94:	b2db      	uxtb	r3, r3
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <pid_compute>:
void pid_compute(PID_t pid)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b086      	sub	sp, #24
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
	// Check if control is enabled
	if (!pid->automode)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f000 8084 	beq.w	80010ba <pid_compute+0x11c>
		return ;
	
	float in = *(pid->input);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	613b      	str	r3, [r7, #16]
	// Compute error
	float error = (*(pid->setpoint)) - in;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	ed93 7a00 	vldr	s14, [r3]
 8000fc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fca:	edc7 7a03 	vstr	s15, [r7, #12]
	// Compute integral
	pid->iterm += (pid->Ki * error);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	ed93 7a08 	vldr	s14, [r3, #32]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	edd3 6a04 	vldr	s13, [r3, #16]
 8000fda:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	edc3 7a08 	vstr	s15, [r3, #32]
	if (pid->iterm > pid->omax)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	ed93 7a08 	vldr	s14, [r3, #32]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	edd3 7a07 	vldr	s15, [r3, #28]
 8000ff8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001000:	dd04      	ble.n	800100c <pid_compute+0x6e>
		pid->iterm = pid->omax;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69da      	ldr	r2, [r3, #28]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	621a      	str	r2, [r3, #32]
 800100a:	e00e      	b.n	800102a <pid_compute+0x8c>
	else if (pid->iterm < pid->omin)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	edd3 7a06 	vldr	s15, [r3, #24]
 8001018:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800101c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001020:	d503      	bpl.n	800102a <pid_compute+0x8c>
		pid->iterm = pid->omin;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	699a      	ldr	r2, [r3, #24]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	621a      	str	r2, [r3, #32]
	// Compute differential on input
	float dinput = in - pid->lastin;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001030:	ed97 7a04 	vldr	s14, [r7, #16]
 8001034:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001038:	edc7 7a02 	vstr	s15, [r7, #8]
	// Compute PID output
	float out = pid->Kp * error + pid->iterm - pid->Kd * dinput;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001042:	edd7 7a03 	vldr	s15, [r7, #12]
 8001046:	ee27 7a27 	vmul.f32	s14, s14, s15
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001050:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	edd3 6a05 	vldr	s13, [r3, #20]
 800105a:	edd7 7a02 	vldr	s15, [r7, #8]
 800105e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001062:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001066:	edc7 7a05 	vstr	s15, [r7, #20]
	// Apply limit to output value
	if (out > pid->omax)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001070:	ed97 7a05 	vldr	s14, [r7, #20]
 8001074:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107c:	dd03      	ble.n	8001086 <pid_compute+0xe8>
		out = pid->omax;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	e00c      	b.n	80010a0 <pid_compute+0x102>
	else if (out < pid->omin)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	edd3 7a06 	vldr	s15, [r3, #24]
 800108c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001090:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001098:	d502      	bpl.n	80010a0 <pid_compute+0x102>
		out = pid->omin;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	699b      	ldr	r3, [r3, #24]
 800109e:	617b      	str	r3, [r7, #20]
	// Output to pointed variable
	(*pid->output) = out;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	601a      	str	r2, [r3, #0]
	// Keep track of some variables for next execution
	pid->lastin = in;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	625a      	str	r2, [r3, #36]	; 0x24
	pid->lasttime = HAL_GetTick();
 80010ae:	f002 ff91 	bl	8003fd4 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	629a      	str	r2, [r3, #40]	; 0x28
 80010b8:	e000      	b.n	80010bc <pid_compute+0x11e>
		return ;
 80010ba:	bf00      	nop
}
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <PID_tune>:

void PID_tune(PID_t pid, float kp, float ki, float kd)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b087      	sub	sp, #28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80010d0:	edc7 0a01 	vstr	s1, [r7, #4]
 80010d4:	ed87 1a00 	vstr	s2, [r7]
	// Check for validity
	if (kp < 0 || ki < 0 || kd < 0)
 80010d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e4:	d452      	bmi.n	800118c <PID_tune+0xc8>
 80010e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80010ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f2:	d44b      	bmi.n	800118c <PID_tune+0xc8>
 80010f4:	edd7 7a00 	vldr	s15, [r7]
 80010f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001100:	d444      	bmi.n	800118c <PID_tune+0xc8>
		return;
	
	//Compute sample time in seconds
	float ssec = ((float) pid->sampletime) / ((float) FREQUENCY);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800110e:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001198 <PID_tune+0xd4>
 8001112:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001116:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->Kp = kp;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	60da      	str	r2, [r3, #12]
	pid->Ki = ki * ssec;
 8001120:	ed97 7a01 	vldr	s14, [r7, #4]
 8001124:	edd7 7a05 	vldr	s15, [r7, #20]
 8001128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	edc3 7a04 	vstr	s15, [r3, #16]
	pid->Kd = kd / ssec;
 8001132:	edd7 6a00 	vldr	s13, [r7]
 8001136:	ed97 7a05 	vldr	s14, [r7, #20]
 800113a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	edc3 7a05 	vstr	s15, [r3, #20]

	if (pid->direction == E_PID_REVERSE) {
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800114a:	2b01      	cmp	r3, #1
 800114c:	d11f      	bne.n	800118e <PID_tune+0xca>
		pid->Kp = 0 - pid->Kp;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	edd3 7a03 	vldr	s15, [r3, #12]
 8001154:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800119c <PID_tune+0xd8>
 8001158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = 0 - pid->Ki;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	edd3 7a04 	vldr	s15, [r3, #16]
 8001168:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800119c <PID_tune+0xd8>
 800116c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = 0 - pid->Kd;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	edd3 7a05 	vldr	s15, [r3, #20]
 800117c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800119c <PID_tune+0xd8>
 8001180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	edc3 7a05 	vstr	s15, [r3, #20]
 800118a:	e000      	b.n	800118e <PID_tune+0xca>
		return;
 800118c:	bf00      	nop
	}
}
 800118e:	371c      	adds	r7, #28
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	447a0000 	.word	0x447a0000
 800119c:	00000000 	.word	0x00000000

080011a0 <pid_sample>:

void pid_sample(PID_t pid, uint32_t time)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
	if (time > 0) {
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d025      	beq.n	80011fc <pid_sample+0x5c>
		float ratio = (float) (time * (FREQUENCY / 1000)) / (float) pid->sampletime;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	ee07 3a90 	vmov	s15, r3
 80011b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ca:	edc7 7a03 	vstr	s15, [r7, #12]
		pid->Ki *= ratio;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	ed93 7a04 	vldr	s14, [r3, #16]
 80011d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80011d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd /= ratio;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	edd3 6a05 	vldr	s13, [r3, #20]
 80011e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80011ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	edc3 7a05 	vstr	s15, [r3, #20]
		pid->sampletime = time * (FREQUENCY / 1000);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 80011fc:	bf00      	nop
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <pid_limits>:

void pid_limits(PID_t pid, float min, float max)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	ed87 0a02 	vstr	s0, [r7, #8]
 8001214:	edc7 0a01 	vstr	s1, [r7, #4]
	if (min >= max) return;
 8001218:	ed97 7a02 	vldr	s14, [r7, #8]
 800121c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001220:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001228:	da4d      	bge.n	80012c6 <pid_limits+0xbe>
	pid->omin = min;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	619a      	str	r2, [r3, #24]
	pid->omax = max;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	61da      	str	r2, [r3, #28]
	//Adjust output to new limits
	if (pid->automode) {
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800123c:	2b00      	cmp	r3, #0
 800123e:	d043      	beq.n	80012c8 <pid_limits+0xc0>
		if (*(pid->output) > pid->omax)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	ed93 7a00 	vldr	s14, [r3]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	edd3 7a07 	vldr	s15, [r3, #28]
 800124e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	dd05      	ble.n	8001264 <pid_limits+0x5c>
			*(pid->output) = pid->omax;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	69d2      	ldr	r2, [r2, #28]
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	e010      	b.n	8001286 <pid_limits+0x7e>
		else if (*(pid->output) < pid->omin)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	ed93 7a00 	vldr	s14, [r3]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127a:	d504      	bpl.n	8001286 <pid_limits+0x7e>
			*(pid->output) = pid->omin;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	6992      	ldr	r2, [r2, #24]
 8001284:	601a      	str	r2, [r3, #0]

		if (pid->iterm > pid->omax)
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	ed93 7a08 	vldr	s14, [r3, #32]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001292:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129a:	dd04      	ble.n	80012a6 <pid_limits+0x9e>
			pid->iterm = pid->omax;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	69da      	ldr	r2, [r3, #28]
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	621a      	str	r2, [r3, #32]
 80012a4:	e010      	b.n	80012c8 <pid_limits+0xc0>
		else if (pid->iterm < pid->omin)
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	ed93 7a08 	vldr	s14, [r3, #32]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80012b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ba:	d505      	bpl.n	80012c8 <pid_limits+0xc0>
			pid->iterm = pid->omin;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	699a      	ldr	r2, [r3, #24]
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	621a      	str	r2, [r3, #32]
 80012c4:	e000      	b.n	80012c8 <pid_limits+0xc0>
	if (min >= max) return;
 80012c6:	bf00      	nop
	}
}
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr

080012d2 <pid_auto>:

void pid_auto(PID_t pid)
{
 80012d2:	b480      	push	{r7}
 80012d4:	b083      	sub	sp, #12
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
	// If going from manual to auto
	if (!pid->automode) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d12c      	bne.n	800133e <pid_auto+0x6c>
		pid->iterm = *(pid->output);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	621a      	str	r2, [r3, #32]
		pid->lastin = *(pid->input);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->iterm > pid->omax)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	ed93 7a08 	vldr	s14, [r3, #32]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edd3 7a07 	vldr	s15, [r3, #28]
 8001304:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130c:	dd04      	ble.n	8001318 <pid_auto+0x46>
			pid->iterm = pid->omax;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69da      	ldr	r2, [r3, #28]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	621a      	str	r2, [r3, #32]
 8001316:	e00e      	b.n	8001336 <pid_auto+0x64>
		else if (pid->iterm < pid->omin)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	ed93 7a08 	vldr	s14, [r3, #32]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	edd3 7a06 	vldr	s15, [r3, #24]
 8001324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132c:	d503      	bpl.n	8001336 <pid_auto+0x64>
			pid->iterm = pid->omin;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	699a      	ldr	r2, [r3, #24]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	621a      	str	r2, [r3, #32]
		pid->automode = true;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2201      	movs	r2, #1
 800133a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
	...

0800134c <pid_direction>:
{
	pid->automode = false;
}

void pid_direction(PID_t pid, enum pid_control_directions dir)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	70fb      	strb	r3, [r7, #3]
	if (pid->automode && pid->direction != dir) {
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800135e:	2b00      	cmp	r3, #0
 8001360:	d023      	beq.n	80013aa <pid_direction+0x5e>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001368:	78fa      	ldrb	r2, [r7, #3]
 800136a:	429a      	cmp	r2, r3
 800136c:	d01d      	beq.n	80013aa <pid_direction+0x5e>
		pid->Kp = (0 - pid->Kp);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	edd3 7a03 	vldr	s15, [r3, #12]
 8001374:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80013c0 <pid_direction+0x74>
 8001378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = (0 - pid->Ki);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edd3 7a04 	vldr	s15, [r3, #16]
 8001388:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80013c0 <pid_direction+0x74>
 800138c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = (0 - pid->Kd);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a05 	vldr	s15, [r3, #20]
 800139c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80013c0 <pid_direction+0x74>
 80013a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	pid->direction = dir;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	78fa      	ldrb	r2, [r7, #3]
 80013ae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	00000000 	.word	0x00000000

080013c4 <hubMotor_Init>:
#include "X2_6010S.h"
extern uint8_t receive_buf[15];



void hubMotor_Init(){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HubM_IO_SON_GPIO_Port, HubM_IO_SON_Pin, GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ce:	4808      	ldr	r0, [pc, #32]	; (80013f0 <hubMotor_Init+0x2c>)
 80013d0:	f004 faf4 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_NOT_GPIO_Port, HubM_IO_NOT_Pin, GPIO_PIN_RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013da:	4805      	ldr	r0, [pc, #20]	; (80013f0 <hubMotor_Init+0x2c>)
 80013dc:	f004 faee 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_POT_GPIO_Port, HubM_IO_POT_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013e6:	4802      	ldr	r0, [pc, #8]	; (80013f0 <hubMotor_Init+0x2c>)
 80013e8:	f004 fae8 	bl	80059bc <HAL_GPIO_WritePin>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40020c00 	.word	0x40020c00
 80013f4:	00000000 	.word	0x00000000

080013f8 <send_HubMotor>:

void send_HubMotor(float m1_speed, float m2_speed){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08c      	sub	sp, #48	; 0x30
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001402:	edc7 0a00 	vstr	s1, [r7]
	int16_t motor1_speed, motor2_speed;
	//convert velocity into pulse/second
	motor1_speed = -(int16_t)(m1_speed * 4096.0 / (M_PI * HUB_DIAMETER));
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff f856 	bl	80004b8 <__aeabi_f2d>
 800140c:	f04f 0200 	mov.w	r2, #0
 8001410:	4b63      	ldr	r3, [pc, #396]	; (80015a0 <send_HubMotor+0x1a8>)
 8001412:	f7ff f8a9 	bl	8000568 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	a35e      	add	r3, pc, #376	; (adr r3, 8001598 <send_HubMotor+0x1a0>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff f9ca 	bl	80007bc <__aeabi_ddiv>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f7ff fb4a 	bl	8000ac8 <__aeabi_d2iz>
 8001434:	4603      	mov	r3, r0
 8001436:	b21b      	sxth	r3, r3
 8001438:	b29b      	uxth	r3, r3
 800143a:	425b      	negs	r3, r3
 800143c:	b29b      	uxth	r3, r3
 800143e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	motor2_speed = (int16_t)(m2_speed * 4096.0/ (M_PI * HUB_DIAMETER));
 8001440:	6838      	ldr	r0, [r7, #0]
 8001442:	f7ff f839 	bl	80004b8 <__aeabi_f2d>
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b55      	ldr	r3, [pc, #340]	; (80015a0 <send_HubMotor+0x1a8>)
 800144c:	f7ff f88c 	bl	8000568 <__aeabi_dmul>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	a34f      	add	r3, pc, #316	; (adr r3, 8001598 <send_HubMotor+0x1a0>)
 800145a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145e:	f7ff f9ad 	bl	80007bc <__aeabi_ddiv>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff fb2d 	bl	8000ac8 <__aeabi_d2iz>
 800146e:	4603      	mov	r3, r0
 8001470:	85bb      	strh	r3, [r7, #44]	; 0x2c
//	motor1_speed = -(int16_t)(m1_speed);
//	motor2_speed = (int16_t)(m2_speed);

	uint8_t send_buf[15];
	send_buf[0] = 0xAA;
 8001472:	23aa      	movs	r3, #170	; 0xaa
 8001474:	733b      	strb	r3, [r7, #12]
	send_buf[1] = 0xA4;
 8001476:	23a4      	movs	r3, #164	; 0xa4
 8001478:	737b      	strb	r3, [r7, #13]
	send_buf[2] = 0x0E;
 800147a:	230e      	movs	r3, #14
 800147c:	73bb      	strb	r3, [r7, #14]
	send_buf[3] = 0x00;
 800147e:	2300      	movs	r3, #0
 8001480:	73fb      	strb	r3, [r7, #15]
	send_buf[4] = MOTOR_ENABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	743b      	strb	r3, [r7, #16]
	send_buf[5] = MOTOR_ENCODER_FEEDBACK;
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	747b      	strb	r3, [r7, #17]

	//Set acceleration to constant by default
	//time taken from 0 to 1000rpm
	uint16_t acceleration = 200;
 800148a:	23c8      	movs	r3, #200	; 0xc8
 800148c:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t msb_acce = (uint8_t)((acceleration & 0xFF00) >> 8);
 800148e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001490:	0a1b      	lsrs	r3, r3, #8
 8001492:	b29b      	uxth	r3, r3
 8001494:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t lsb_acce = (uint8_t)(acceleration & 0x00FF);
 8001498:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800149a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	send_buf[6] = lsb_acce;
 800149e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80014a2:	74bb      	strb	r3, [r7, #18]
	send_buf[7] = msb_acce;
 80014a4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80014a8:	74fb      	strb	r3, [r7, #19]

	//Set maximum torque
	//Value: 0 - 450 (300 by default)
	uint16_t max_torque = 300;
 80014aa:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80014ae:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t msb_max_torque = (uint8_t)((max_torque & 0xFF00) >> 8);
 80014b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014b2:	0a1b      	lsrs	r3, r3, #8
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t lsb_max_torque = (uint8_t)(max_torque & 0x00FF);
 80014ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014bc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	send_buf[8] = lsb_max_torque;
 80014c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014c4:	753b      	strb	r3, [r7, #20]
	send_buf[9] = msb_max_torque;
 80014c6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014ca:	757b      	strb	r3, [r7, #21]

	//Set motor1 speed
	uint8_t msb_motor1_speed = (uint8_t)((motor1_speed & 0xFF00) >> 8);
 80014cc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80014d0:	121b      	asrs	r3, r3, #8
 80014d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t lsb_motor1_speed = (uint8_t)(motor1_speed & 0x00FF);
 80014d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80014d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	send_buf[10] = lsb_motor1_speed;
 80014dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80014e0:	75bb      	strb	r3, [r7, #22]
	send_buf[11] = msb_motor1_speed;
 80014e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80014e6:	75fb      	strb	r3, [r7, #23]

	//Set motor2 speed
	uint8_t msb_motor2_speed = (uint8_t)((motor2_speed & 0xFF00) >> 8);
 80014e8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80014ec:	121b      	asrs	r3, r3, #8
 80014ee:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint8_t lsb_motor2_speed = (uint8_t)(motor2_speed & 0x00FF);
 80014f2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014f4:	f887 3020 	strb.w	r3, [r7, #32]
	send_buf[12] = lsb_motor2_speed;
 80014f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014fc:	763b      	strb	r3, [r7, #24]
	send_buf[13] = msb_motor2_speed;
 80014fe:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001502:	767b      	strb	r3, [r7, #25]

	//checksum byte
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 8001504:	7b3b      	ldrb	r3, [r7, #12]
 8001506:	b29a      	uxth	r2, r3
 8001508:	7b7b      	ldrb	r3, [r7, #13]
 800150a:	b29b      	uxth	r3, r3
 800150c:	4413      	add	r3, r2
 800150e:	b29a      	uxth	r2, r3
 8001510:	7bbb      	ldrb	r3, [r7, #14]
 8001512:	b29b      	uxth	r3, r3
 8001514:	4413      	add	r3, r2
 8001516:	b29a      	uxth	r2, r3
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	b29b      	uxth	r3, r3
 800151c:	4413      	add	r3, r2
 800151e:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[4] + (uint16_t)send_buf[5] + (uint16_t)send_buf[6]
 8001520:	7c3b      	ldrb	r3, [r7, #16]
 8001522:	b29b      	uxth	r3, r3
 8001524:	4413      	add	r3, r2
 8001526:	b29a      	uxth	r2, r3
 8001528:	7c7b      	ldrb	r3, [r7, #17]
 800152a:	b29b      	uxth	r3, r3
 800152c:	4413      	add	r3, r2
 800152e:	b29a      	uxth	r2, r3
 8001530:	7cbb      	ldrb	r3, [r7, #18]
 8001532:	b29b      	uxth	r3, r3
 8001534:	4413      	add	r3, r2
 8001536:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[7] + (uint16_t)send_buf[8] + (uint16_t)send_buf[9]
 8001538:	7cfb      	ldrb	r3, [r7, #19]
 800153a:	b29b      	uxth	r3, r3
 800153c:	4413      	add	r3, r2
 800153e:	b29a      	uxth	r2, r3
 8001540:	7d3b      	ldrb	r3, [r7, #20]
 8001542:	b29b      	uxth	r3, r3
 8001544:	4413      	add	r3, r2
 8001546:	b29a      	uxth	r2, r3
 8001548:	7d7b      	ldrb	r3, [r7, #21]
 800154a:	b29b      	uxth	r3, r3
 800154c:	4413      	add	r3, r2
 800154e:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[10] + (uint16_t)send_buf[11] + (uint16_t)send_buf[12]
 8001550:	7dbb      	ldrb	r3, [r7, #22]
 8001552:	b29b      	uxth	r3, r3
 8001554:	4413      	add	r3, r2
 8001556:	b29a      	uxth	r2, r3
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	b29b      	uxth	r3, r3
 800155c:	4413      	add	r3, r2
 800155e:	b29a      	uxth	r2, r3
 8001560:	7e3b      	ldrb	r3, [r7, #24]
 8001562:	b29b      	uxth	r3, r3
 8001564:	4413      	add	r3, r2
 8001566:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[13];
 8001568:	7e7b      	ldrb	r3, [r7, #25]
 800156a:	b29b      	uxth	r3, r3
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 800156c:	4413      	add	r3, r2
 800156e:	83fb      	strh	r3, [r7, #30]

	send_buf[14] = (uint8_t)(sum & 0x00FF);
 8001570:	8bfb      	ldrh	r3, [r7, #30]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	76bb      	strb	r3, [r7, #26]

	HAL_UART_Transmit(&huart3, send_buf, 15, 50);
 8001576:	f107 010c 	add.w	r1, r7, #12
 800157a:	2332      	movs	r3, #50	; 0x32
 800157c:	220f      	movs	r2, #15
 800157e:	4809      	ldr	r0, [pc, #36]	; (80015a4 <send_HubMotor+0x1ac>)
 8001580:	f007 fbd5 	bl	8008d2e <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(&huart3, receive_buf, 15);
 8001584:	220f      	movs	r2, #15
 8001586:	4908      	ldr	r1, [pc, #32]	; (80015a8 <send_HubMotor+0x1b0>)
 8001588:	4806      	ldr	r0, [pc, #24]	; (80015a4 <send_HubMotor+0x1ac>)
 800158a:	f007 fc69 	bl	8008e60 <HAL_UART_Receive_DMA>
}
 800158e:	bf00      	nop
 8001590:	3730      	adds	r7, #48	; 0x30
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	54442d18 	.word	0x54442d18
 800159c:	3ff921fb 	.word	0x3ff921fb
 80015a0:	40b00000 	.word	0x40b00000
 80015a4:	200006e0 	.word	0x200006e0
 80015a8:	2000056c 	.word	0x2000056c

080015ac <ADC_Init>:
SPI_HandleTypeDef hspi1;

//ADCHandle         hADC;

void ADC_Init()
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0

	//Delay for SPI encoder to startup
//	HAL_Delay(100);

	/*Reset AD7606*/
	AD7606_CS_HIGH;
 80015b0:	2201      	movs	r2, #1
 80015b2:	2110      	movs	r1, #16
 80015b4:	481c      	ldr	r0, [pc, #112]	; (8001628 <ADC_Init+0x7c>)
 80015b6:	f004 fa01 	bl	80059bc <HAL_GPIO_WritePin>
	AD7606_CV_LOW;
 80015ba:	2200      	movs	r2, #0
 80015bc:	2120      	movs	r1, #32
 80015be:	481b      	ldr	r0, [pc, #108]	; (800162c <ADC_Init+0x80>)
 80015c0:	f004 f9fc 	bl	80059bc <HAL_GPIO_WritePin>

	AD7606_RST_LOW;
 80015c4:	2200      	movs	r2, #0
 80015c6:	2110      	movs	r1, #16
 80015c8:	4818      	ldr	r0, [pc, #96]	; (800162c <ADC_Init+0x80>)
 80015ca:	f004 f9f7 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015ce:	2001      	movs	r0, #1
 80015d0:	f002 fd0c 	bl	8003fec <HAL_Delay>
	AD7606_RST_HIGH;
 80015d4:	2201      	movs	r2, #1
 80015d6:	2110      	movs	r1, #16
 80015d8:	4814      	ldr	r0, [pc, #80]	; (800162c <ADC_Init+0x80>)
 80015da:	f004 f9ef 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015de:	2001      	movs	r0, #1
 80015e0:	f002 fd04 	bl	8003fec <HAL_Delay>
	AD7606_RST_LOW;
 80015e4:	2200      	movs	r2, #0
 80015e6:	2110      	movs	r1, #16
 80015e8:	4810      	ldr	r0, [pc, #64]	; (800162c <ADC_Init+0x80>)
 80015ea:	f004 f9e7 	bl	80059bc <HAL_GPIO_WritePin>

	/*Set analog input range*/
	AD7606_RANGE_LOW_5V;
 80015ee:	2200      	movs	r2, #0
 80015f0:	2101      	movs	r1, #1
 80015f2:	480e      	ldr	r0, [pc, #56]	; (800162c <ADC_Init+0x80>)
 80015f4:	f004 f9e2 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015f8:	2001      	movs	r0, #1
 80015fa:	f002 fcf7 	bl	8003fec <HAL_Delay>

	/*Set oversampling ratio to 32*/
	HAL_GPIO_WritePin(AD7606_OS2_PIN_Port, AD7606_OS2_PIN, GPIO_PIN_SET);
 80015fe:	2201      	movs	r2, #1
 8001600:	2102      	movs	r1, #2
 8001602:	480a      	ldr	r0, [pc, #40]	; (800162c <ADC_Init+0x80>)
 8001604:	f004 f9da 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD7606_OS1_PIN_Port, AD7606_OS1_PIN, GPIO_PIN_RESET);
 8001608:	2200      	movs	r2, #0
 800160a:	2104      	movs	r1, #4
 800160c:	4807      	ldr	r0, [pc, #28]	; (800162c <ADC_Init+0x80>)
 800160e:	f004 f9d5 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD7606_OS0_PIN_Port, AD7606_OS0_PIN, GPIO_PIN_SET);
 8001612:	2201      	movs	r2, #1
 8001614:	2108      	movs	r1, #8
 8001616:	4805      	ldr	r0, [pc, #20]	; (800162c <ADC_Init+0x80>)
 8001618:	f004 f9d0 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800161c:	2001      	movs	r0, #1
 800161e:	f002 fce5 	bl	8003fec <HAL_Delay>

//	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//	HAL_Delay(500);
//	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40020000 	.word	0x40020000
 800162c:	40020800 	.word	0x40020800

08001630 <ADC_DataRequest>:

void ADC_DataRequest(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	AD7606_CV_LOW;
 8001634:	2200      	movs	r2, #0
 8001636:	2120      	movs	r1, #32
 8001638:	4804      	ldr	r0, [pc, #16]	; (800164c <ADC_DataRequest+0x1c>)
 800163a:	f004 f9bf 	bl	80059bc <HAL_GPIO_WritePin>
	AD7606_CV_HIGH;
 800163e:	2201      	movs	r2, #1
 8001640:	2120      	movs	r1, #32
 8001642:	4802      	ldr	r0, [pc, #8]	; (800164c <ADC_DataRequest+0x1c>)
 8001644:	f004 f9ba 	bl	80059bc <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//		HAL_Delay(500);
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
//		 HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
//		      HAL_Delay(5000);
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40020800 	.word	0x40020800

08001650 <ADC_Read>:


void ADC_Read(int16_t *data)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
	AD7606_CS_LOW;
 8001658:	2200      	movs	r2, #0
 800165a:	2110      	movs	r1, #16
 800165c:	4808      	ldr	r0, [pc, #32]	; (8001680 <ADC_Read+0x30>)
 800165e:	f004 f9ad 	bl	80059bc <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t *)data, CHANNEL_NUM, 2);
 8001662:	2302      	movs	r3, #2
 8001664:	2208      	movs	r2, #8
 8001666:	6879      	ldr	r1, [r7, #4]
 8001668:	4806      	ldr	r0, [pc, #24]	; (8001684 <ADC_Read+0x34>)
 800166a:	f005 ff31 	bl	80074d0 <HAL_SPI_Receive>
	AD7606_CS_HIGH;
 800166e:	2201      	movs	r2, #1
 8001670:	2110      	movs	r1, #16
 8001672:	4803      	ldr	r0, [pc, #12]	; (8001680 <ADC_Read+0x30>)
 8001674:	f004 f9a2 	bl	80059bc <HAL_GPIO_WritePin>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40020000 	.word	0x40020000
 8001684:	20000280 	.word	0x20000280

08001688 <bd25l_Init>:
	.DIR_pin	= ClimbM_IO_FR2_Pin,
	.pole		= 4,
	.ID		= 2,
};

void bd25l_Init(Motor_TypeDef* motor){
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	enableMotor(motor, 0);
 8001690:	2100      	movs	r1, #0
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f000 f808 	bl	80016a8 <enableMotor>
	brakeMotor(motor, 0);
 8001698:	2100      	movs	r1, #0
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f000 f828 	bl	80016f0 <brakeMotor>
}
 80016a0:	bf00      	nop
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <enableMotor>:
	brakeMotor(motor, 1);
	enableMotor(motor, 0);

}

void enableMotor(Motor_TypeDef* motor, uint8_t state){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->EN_port, motor->EN_pin, state);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016bc:	78fa      	ldrb	r2, [r7, #3]
 80016be:	4619      	mov	r1, r3
 80016c0:	f004 f97c 	bl	80059bc <HAL_GPIO_WritePin>
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <emBrakeMotor>:

void emBrakeMotor(uint8_t state){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(Brake_Wheel_GPIO_Port, Brake_Wheel_Pin, state);
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	461a      	mov	r2, r3
 80016da:	2108      	movs	r1, #8
 80016dc:	4803      	ldr	r0, [pc, #12]	; (80016ec <emBrakeMotor+0x20>)
 80016de:	f004 f96d 	bl	80059bc <HAL_GPIO_WritePin>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40020c00 	.word	0x40020c00

080016f0 <brakeMotor>:

void brakeMotor(Motor_TypeDef* motor, uint8_t state){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->BRK_port, motor->BRK_pin, state);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69d8      	ldr	r0, [r3, #28]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	8c1b      	ldrh	r3, [r3, #32]
 8001704:	78fa      	ldrb	r2, [r7, #3]
 8001706:	4619      	mov	r1, r3
 8001708:	f004 f958 	bl	80059bc <HAL_GPIO_WritePin>
}
 800170c:	bf00      	nop
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <setMotorDir>:

void setMotorDir(Motor_TypeDef* motor, uint8_t dir){
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin, dir);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001728:	78fa      	ldrb	r2, [r7, #3]
 800172a:	4619      	mov	r1, r3
 800172c:	f004 f946 	bl	80059bc <HAL_GPIO_WritePin>
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <setMotorSpeed>:

void setMotorSpeed(Motor_TypeDef* motor, float speed){
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	ed87 0a00 	vstr	s0, [r7]

	float frequency = 0;
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
	uint16_t period;
	uint32_t duty_cycle; //50%

	if (speed > 100) speed = 100.0;
 800174a:	edd7 7a00 	vldr	s15, [r7]
 800174e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001880 <setMotorSpeed+0x148>
 8001752:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800175a:	dd01      	ble.n	8001760 <setMotorSpeed+0x28>
 800175c:	4b49      	ldr	r3, [pc, #292]	; (8001884 <setMotorSpeed+0x14c>)
 800175e:	603b      	str	r3, [r7, #0]
	//Frequency equation derived from data sheet
	frequency = (uint16_t)((speed - 0.2597)/0.02494);
 8001760:	6838      	ldr	r0, [r7, #0]
 8001762:	f7fe fea9 	bl	80004b8 <__aeabi_f2d>
 8001766:	a340      	add	r3, pc, #256	; (adr r3, 8001868 <setMotorSpeed+0x130>)
 8001768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176c:	f7fe fd44 	bl	80001f8 <__aeabi_dsub>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	4610      	mov	r0, r2
 8001776:	4619      	mov	r1, r3
 8001778:	a33d      	add	r3, pc, #244	; (adr r3, 8001870 <setMotorSpeed+0x138>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7ff f81d 	bl	80007bc <__aeabi_ddiv>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4610      	mov	r0, r2
 8001788:	4619      	mov	r1, r3
 800178a:	f7ff f9c5 	bl	8000b18 <__aeabi_d2uiz>
 800178e:	4603      	mov	r3, r0
 8001790:	b29b      	uxth	r3, r3
 8001792:	ee07 3a90 	vmov	s15, r3
 8001796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800179a:	edc7 7a05 	vstr	s15, [r7, #20]
	period = (int)(1e6/frequency)+1;
 800179e:	6978      	ldr	r0, [r7, #20]
 80017a0:	f7fe fe8a 	bl	80004b8 <__aeabi_f2d>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	a133      	add	r1, pc, #204	; (adr r1, 8001878 <setMotorSpeed+0x140>)
 80017aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017ae:	f7ff f805 	bl	80007bc <__aeabi_ddiv>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	4610      	mov	r0, r2
 80017b8:	4619      	mov	r1, r3
 80017ba:	f7ff f985 	bl	8000ac8 <__aeabi_d2iz>
 80017be:	4603      	mov	r3, r0
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	3301      	adds	r3, #1
 80017c4:	827b      	strh	r3, [r7, #18]
	duty_cycle = period / 2;
 80017c6:	8a7b      	ldrh	r3, [r7, #18]
 80017c8:	085b      	lsrs	r3, r3, #1
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	60fb      	str	r3, [r7, #12]
//	      motor->outputPWM->Instance->CCR4 = duty_cycle;
//
//	    HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
//	}

	if (speed<4){
 80017ce:	edd7 7a00 	vldr	s15, [r7]
 80017d2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80017d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017de:	d503      	bpl.n	80017e8 <setMotorSpeed+0xb0>
		brakeMotor(motor, 1);
 80017e0:	2101      	movs	r1, #1
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ff84 	bl	80016f0 <brakeMotor>
	}



	motor->outputPWM->Instance->ARR = period;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	695b      	ldr	r3, [r3, #20]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	8a7a      	ldrh	r2, [r7, #18]
 80017f0:	62da      	str	r2, [r3, #44]	; 0x2c
	if(motor->PWM_channel == TIM_CHANNEL_1)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	8b1b      	ldrh	r3, [r3, #24]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d105      	bne.n	8001806 <setMotorSpeed+0xce>
	  motor->outputPWM->Instance->CCR1 = duty_cycle;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68fa      	ldr	r2, [r7, #12]
 8001802:	635a      	str	r2, [r3, #52]	; 0x34
 8001804:	e01c      	b.n	8001840 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_2)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	8b1b      	ldrh	r3, [r3, #24]
 800180a:	2b04      	cmp	r3, #4
 800180c:	d105      	bne.n	800181a <setMotorSpeed+0xe2>
		  motor->outputPWM->Instance->CCR2 = duty_cycle;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	639a      	str	r2, [r3, #56]	; 0x38
 8001818:	e012      	b.n	8001840 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_3)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	8b1b      	ldrh	r3, [r3, #24]
 800181e:	2b08      	cmp	r3, #8
 8001820:	d105      	bne.n	800182e <setMotorSpeed+0xf6>
		  motor->outputPWM->Instance->CCR3 = duty_cycle;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	63da      	str	r2, [r3, #60]	; 0x3c
 800182c:	e008      	b.n	8001840 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_4)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	8b1b      	ldrh	r3, [r3, #24]
 8001832:	2b0c      	cmp	r3, #12
 8001834:	d104      	bne.n	8001840 <setMotorSpeed+0x108>
	  motor->outputPWM->Instance->CCR4 = duty_cycle;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	695a      	ldr	r2, [r3, #20]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	8b1b      	ldrh	r3, [r3, #24]
 8001848:	4619      	mov	r1, r3
 800184a:	4610      	mov	r0, r2
 800184c:	f006 fa80 	bl	8007d50 <HAL_TIM_PWM_Start>



	motor->outputPWM->Instance->CNT = 0;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	695b      	ldr	r3, [r3, #20]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2200      	movs	r2, #0
 8001858:	625a      	str	r2, [r3, #36]	; 0x24
}
 800185a:	bf00      	nop
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	f3af 8000 	nop.w
 8001868:	bfb15b57 	.word	0xbfb15b57
 800186c:	3fd09eec 	.word	0x3fd09eec
 8001870:	1172ef0b 	.word	0x1172ef0b
 8001874:	3f9989df 	.word	0x3f9989df
 8001878:	00000000 	.word	0x00000000
 800187c:	412e8480 	.word	0x412e8480
 8001880:	42c80000 	.word	0x42c80000
 8001884:	42c80000 	.word	0x42c80000

08001888 <runMotor>:
		return -1;
	}
	else return 1;
}

void runMotor(Motor_TypeDef* motor, float speed){
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	ed87 0a00 	vstr	s0, [r7]
  //	    - positive speed Lift DOWN
  //	    - negative speed lift UP
    if (motor->ID == 1){
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800189a:	2b01      	cmp	r3, #1
 800189c:	d129      	bne.n	80018f2 <runMotor+0x6a>
	if (fabs(speed)/speed  >= 0)
 800189e:	edd7 7a00 	vldr	s15, [r7]
 80018a2:	eef0 7ae7 	vabs.f32	s15, s15
 80018a6:	ee17 0a90 	vmov	r0, s15
 80018aa:	f7fe fe05 	bl	80004b8 <__aeabi_f2d>
 80018ae:	4604      	mov	r4, r0
 80018b0:	460d      	mov	r5, r1
 80018b2:	6838      	ldr	r0, [r7, #0]
 80018b4:	f7fe fe00 	bl	80004b8 <__aeabi_f2d>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4620      	mov	r0, r4
 80018be:	4629      	mov	r1, r5
 80018c0:	f7fe ff7c 	bl	80007bc <__aeabi_ddiv>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4610      	mov	r0, r2
 80018ca:	4619      	mov	r1, r3
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	f04f 0300 	mov.w	r3, #0
 80018d4:	f7ff f8ce 	bl	8000a74 <__aeabi_dcmpge>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d004      	beq.n	80018e8 <runMotor+0x60>
	      setMotorDir(motor, 0);
 80018de:	2100      	movs	r1, #0
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff ff17 	bl	8001714 <setMotorDir>
 80018e6:	e032      	b.n	800194e <runMotor+0xc6>
	else
	  setMotorDir(motor, 1);
 80018e8:	2101      	movs	r1, #1
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff ff12 	bl	8001714 <setMotorDir>
 80018f0:	e02d      	b.n	800194e <runMotor+0xc6>
    }
    else if (motor->ID == 2){
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d128      	bne.n	800194e <runMotor+0xc6>
	if (fabs(speed)/speed  >= 0)
 80018fc:	edd7 7a00 	vldr	s15, [r7]
 8001900:	eef0 7ae7 	vabs.f32	s15, s15
 8001904:	ee17 0a90 	vmov	r0, s15
 8001908:	f7fe fdd6 	bl	80004b8 <__aeabi_f2d>
 800190c:	4604      	mov	r4, r0
 800190e:	460d      	mov	r5, r1
 8001910:	6838      	ldr	r0, [r7, #0]
 8001912:	f7fe fdd1 	bl	80004b8 <__aeabi_f2d>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	4620      	mov	r0, r4
 800191c:	4629      	mov	r1, r5
 800191e:	f7fe ff4d 	bl	80007bc <__aeabi_ddiv>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	f04f 0300 	mov.w	r3, #0
 8001932:	f7ff f89f 	bl	8000a74 <__aeabi_dcmpge>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d004      	beq.n	8001946 <runMotor+0xbe>
	  setMotorDir(motor, 1);
 800193c:	2101      	movs	r1, #1
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff fee8 	bl	8001714 <setMotorDir>
 8001944:	e003      	b.n	800194e <runMotor+0xc6>
	else
	  setMotorDir(motor, 0);
 8001946:	2100      	movs	r1, #0
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff fee3 	bl	8001714 <setMotorDir>
    }

    HAL_Delay(50);
 800194e:	2032      	movs	r0, #50	; 0x32
 8001950:	f002 fb4c 	bl	8003fec <HAL_Delay>
    brakeMotor(motor, 0);
 8001954:	2100      	movs	r1, #0
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f7ff feca 	bl	80016f0 <brakeMotor>
    setMotorSpeed(motor, fabs(speed));
 800195c:	edd7 7a00 	vldr	s15, [r7]
 8001960:	eef0 7ae7 	vabs.f32	s15, s15
 8001964:	eeb0 0a67 	vmov.f32	s0, s15
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff fee5 	bl	8001738 <setMotorSpeed>

}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bdb0      	pop	{r4, r5, r7, pc}

08001976 <GPIO_Digital_Filtered_Input>:
 */

#include "button.h"

uint8_t GPIO_Digital_Filtered_Input(Button_TypeDef* hgpio, uint32_t debounce_time)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	6039      	str	r1, [r7, #0]
	// read the state of the switch into a local variable (LOW, when the button is not pressed)
	hgpio->curRead = HAL_GPIO_ReadPin(hgpio->gpioPort, hgpio->gpioPin);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	889b      	ldrh	r3, [r3, #4]
 8001988:	4619      	mov	r1, r3
 800198a:	4610      	mov	r0, r2
 800198c:	f003 fffe 	bl	800598c <HAL_GPIO_ReadPin>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	719a      	strb	r2, [r3, #6]
	//check if the button was pressed
	if (hgpio->curRead != hgpio->preRead)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	799a      	ldrb	r2, [r3, #6]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	79db      	ldrb	r3, [r3, #7]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d004      	beq.n	80019ae <GPIO_Digital_Filtered_Input+0x38>
		// reset the debouncing timer
		hgpio->lastDebounceTime = HAL_GetTick();
 80019a4:	f002 fb16 	bl	8003fd4 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	60da      	str	r2, [r3, #12]
	// whatever the reading is at, it's been there for longer than the debounce delay, so the current value is safe
//	&& (hgpio->curRead != hgpio->state)
	if (((HAL_GetTick() - hgpio->lastDebounceTime) > debounce_time) )
 80019ae:	f002 fb11 	bl	8003fd4 <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d209      	bcs.n	80019d4 <GPIO_Digital_Filtered_Input+0x5e>
	{
		hgpio->state = hgpio->curRead;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	799a      	ldrb	r2, [r3, #6]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	721a      	strb	r2, [r3, #8]
		
		if (hgpio->state == GPIO_PIN_SET) //Effective only when Pin is RESET
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	7a1b      	ldrb	r3, [r3, #8]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d101      	bne.n	80019d4 <GPIO_Digital_Filtered_Input+0x5e>
		{
			return GPIO_PIN_SET;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e004      	b.n	80019de <GPIO_Digital_Filtered_Input+0x68>
		}
	}
	// Update the last button read
	hgpio->preRead = hgpio->curRead;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	799a      	ldrb	r2, [r3, #6]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	71da      	strb	r2, [r3, #7]
	return GPIO_PIN_RESET;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80019ec:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <MX_CAN1_Init+0x64>)
 80019ee:	4a18      	ldr	r2, [pc, #96]	; (8001a50 <MX_CAN1_Init+0x68>)
 80019f0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 80019f2:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <MX_CAN1_Init+0x64>)
 80019f4:	2209      	movs	r2, #9
 80019f6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80019f8:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <MX_CAN1_Init+0x64>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80019fe:	4b13      	ldr	r3, [pc, #76]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001a04:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a06:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a0a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001a0c:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a0e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001a12:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a14:	4b0d      	ldr	r3, [pc, #52]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a26:	4b09      	ldr	r3, [pc, #36]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a2c:	4b07      	ldr	r3, [pc, #28]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001a32:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a38:	4804      	ldr	r0, [pc, #16]	; (8001a4c <MX_CAN1_Init+0x64>)
 8001a3a:	f002 fafb 	bl	8004034 <HAL_CAN_Init>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001a44:	f001 f8d8 	bl	8002bf8 <Error_Handler>
  }

}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	200002d8 	.word	0x200002d8
 8001a50:	40006400 	.word	0x40006400

08001a54 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	; 0x28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a20      	ldr	r2, [pc, #128]	; (8001af4 <HAL_CAN_MspInit+0xa0>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d13a      	bne.n	8001aec <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	4b1f      	ldr	r3, [pc, #124]	; (8001af8 <HAL_CAN_MspInit+0xa4>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	4a1e      	ldr	r2, [pc, #120]	; (8001af8 <HAL_CAN_MspInit+0xa4>)
 8001a80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a84:	6413      	str	r3, [r2, #64]	; 0x40
 8001a86:	4b1c      	ldr	r3, [pc, #112]	; (8001af8 <HAL_CAN_MspInit+0xa4>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <HAL_CAN_MspInit+0xa4>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	4a17      	ldr	r2, [pc, #92]	; (8001af8 <HAL_CAN_MspInit+0xa4>)
 8001a9c:	f043 0308 	orr.w	r3, r3, #8
 8001aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa2:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <HAL_CAN_MspInit+0xa4>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aba:	2303      	movs	r3, #3
 8001abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001abe:	2309      	movs	r3, #9
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	480c      	ldr	r0, [pc, #48]	; (8001afc <HAL_CAN_MspInit+0xa8>)
 8001aca:	f003 fdb3 	bl	8005634 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2014      	movs	r0, #20
 8001ad4:	f003 f9eb 	bl	8004eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ad8:	2014      	movs	r0, #20
 8001ada:	f003 fa04 	bl	8004ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001ade:	2102      	movs	r1, #2
 8001ae0:	4807      	ldr	r0, [pc, #28]	; (8001b00 <HAL_CAN_MspInit+0xac>)
 8001ae2:	f002 feb4 	bl	800484e <HAL_CAN_ActivateNotification>
    HAL_CAN_Start(&hcan1);
 8001ae6:	4806      	ldr	r0, [pc, #24]	; (8001b00 <HAL_CAN_MspInit+0xac>)
 8001ae8:	f002 fc80 	bl	80043ec <HAL_CAN_Start>
  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001aec:	bf00      	nop
 8001aee:	3728      	adds	r7, #40	; 0x28
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40006400 	.word	0x40006400
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020c00 	.word	0x40020c00
 8001b00:	200002d8 	.word	0x200002d8

08001b04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <MX_DMA_Init+0x3c>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	4a0b      	ldr	r2, [pc, #44]	; (8001b40 <MX_DMA_Init+0x3c>)
 8001b14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b18:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_DMA_Init+0x3c>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2100      	movs	r1, #0
 8001b2a:	200c      	movs	r0, #12
 8001b2c:	f003 f9bf 	bl	8004eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b30:	200c      	movs	r0, #12
 8001b32:	f003 f9d8 	bl	8004ee6 <HAL_NVIC_EnableIRQ>

}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40023800 	.word	0x40023800

08001b44 <ENCODER_Init>:
CAN_FilterTypeDef canfil_2;
//uint8_t incoming[8];
//CAN_RxHeaderTypeDef RxHeader;

void ENCODER_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  //Assign each encoder to one of the two CAN buses
	encoderLeft.hcan = &hcan1;
 8001b48:	4b2e      	ldr	r3, [pc, #184]	; (8001c04 <ENCODER_Init+0xc0>)
 8001b4a:	4a2f      	ldr	r2, [pc, #188]	; (8001c08 <ENCODER_Init+0xc4>)
 8001b4c:	601a      	str	r2, [r3, #0]
	encoderRight.hcan = &hcan1;
 8001b4e:	4b2f      	ldr	r3, [pc, #188]	; (8001c0c <ENCODER_Init+0xc8>)
 8001b50:	4a2d      	ldr	r2, [pc, #180]	; (8001c08 <ENCODER_Init+0xc4>)
 8001b52:	601a      	str	r2, [r3, #0]
	
	//Set Tx header for each encoder handle
	ENCODER_Set_TxHeader(&encoderLeft, ENC_ADDR_LEFT);
 8001b54:	2101      	movs	r1, #1
 8001b56:	482b      	ldr	r0, [pc, #172]	; (8001c04 <ENCODER_Init+0xc0>)
 8001b58:	f000 f893 	bl	8001c82 <ENCODER_Set_TxHeader>
	ENCODER_Set_TxHeader(&encoderRight, ENC_ADDR_RIGHT);
 8001b5c:	2102      	movs	r1, #2
 8001b5e:	482b      	ldr	r0, [pc, #172]	; (8001c0c <ENCODER_Init+0xc8>)
 8001b60:	f000 f88f 	bl	8001c82 <ENCODER_Set_TxHeader>
	 
	//Filter Config - FIFO1 is assigned to hcan1_right and FIFO1 is assigned to hcan2_left
	canfil_1.FilterBank = 0;
 8001b64:	4b2a      	ldr	r3, [pc, #168]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	615a      	str	r2, [r3, #20]
	canfil_1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b6a:	4b29      	ldr	r3, [pc, #164]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
	canfil_1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001b70:	4b27      	ldr	r3, [pc, #156]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	61da      	str	r2, [r3, #28]
	canfil_1.FilterIdHigh = 0x0000;
 8001b76:	4b26      	ldr	r3, [pc, #152]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
	canfil_1.FilterIdLow = 0x0000;
 8001b7c:	4b24      	ldr	r3, [pc, #144]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	605a      	str	r2, [r3, #4]
	canfil_1.FilterMaskIdHigh = 0x0000;
 8001b82:	4b23      	ldr	r3, [pc, #140]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
	canfil_1.FilterMaskIdLow = 0x0000;
 8001b88:	4b21      	ldr	r3, [pc, #132]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	60da      	str	r2, [r3, #12]
	canfil_1.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001b8e:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
	canfil_1.FilterActivation = CAN_FILTER_ENABLE;
 8001b94:	4b1e      	ldr	r3, [pc, #120]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	621a      	str	r2, [r3, #32]
	canfil_1.SlaveStartFilterBank = 14;
 8001b9a:	4b1d      	ldr	r3, [pc, #116]	; (8001c10 <ENCODER_Init+0xcc>)
 8001b9c:	220e      	movs	r2, #14
 8001b9e:	625a      	str	r2, [r3, #36]	; 0x24

	
	canfil_2.FilterBank = 14;
 8001ba0:	4b1c      	ldr	r3, [pc, #112]	; (8001c14 <ENCODER_Init+0xd0>)
 8001ba2:	220e      	movs	r2, #14
 8001ba4:	615a      	str	r2, [r3, #20]
	canfil_2.FilterMode = CAN_FILTERMODE_IDMASK;
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <ENCODER_Init+0xd0>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
	canfil_2.FilterScale = CAN_FILTERSCALE_32BIT;
 8001bac:	4b19      	ldr	r3, [pc, #100]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	61da      	str	r2, [r3, #28]
	canfil_2.FilterIdHigh = 0x0000;
 8001bb2:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
	canfil_2.FilterIdLow = 0x0000;
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	605a      	str	r2, [r3, #4]
	canfil_2.FilterMaskIdHigh = 0x0000;
 8001bbe:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
	canfil_2.FilterMaskIdLow = 0x0000;
 8001bc4:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	60da      	str	r2, [r3, #12]
	canfil_2.FilterFIFOAssignment = CAN_RX_FIFO1;
 8001bca:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	611a      	str	r2, [r3, #16]
	canfil_2.FilterActivation = CAN_FILTER_ENABLE;
 8001bd0:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	621a      	str	r2, [r3, #32]
	canfil_2.SlaveStartFilterBank = 14;
 8001bd6:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bd8:	220e      	movs	r2, #14
 8001bda:	625a      	str	r2, [r3, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan1, &canfil_1) != HAL_OK )	Error_Handler();
 8001bdc:	490c      	ldr	r1, [pc, #48]	; (8001c10 <ENCODER_Init+0xcc>)
 8001bde:	480a      	ldr	r0, [pc, #40]	; (8001c08 <ENCODER_Init+0xc4>)
 8001be0:	f002 fb24 	bl	800422c <HAL_CAN_ConfigFilter>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <ENCODER_Init+0xaa>
 8001bea:	f001 f805 	bl	8002bf8 <Error_Handler>
	if(HAL_CAN_ConfigFilter(&hcan2, &canfil_2) != HAL_OK )	Error_Handler();
 8001bee:	4909      	ldr	r1, [pc, #36]	; (8001c14 <ENCODER_Init+0xd0>)
 8001bf0:	4809      	ldr	r0, [pc, #36]	; (8001c18 <ENCODER_Init+0xd4>)
 8001bf2:	f002 fb1b 	bl	800422c <HAL_CAN_ConfigFilter>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <ENCODER_Init+0xbc>
 8001bfc:	f000 fffc 	bl	8002bf8 <Error_Handler>

}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000328 	.word	0x20000328
 8001c08:	200002d8 	.word	0x200002d8
 8001c0c:	200003a0 	.word	0x200003a0
 8001c10:	200003f0 	.word	0x200003f0
 8001c14:	20000300 	.word	0x20000300
 8001c18:	20000378 	.word	0x20000378

08001c1c <ENCODER_Sort_Incoming>:

void ENCODER_Sort_Incoming(uint8_t* incoming_array, EncoderHandle* Encoder_ptr){
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
	Encoder_ptr->rawRead[0] = incoming_array[0];
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	781a      	ldrb	r2, [r3, #0]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	Encoder_ptr->rawRead[1] = incoming_array[1];
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	785a      	ldrb	r2, [r3, #1]
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	Encoder_ptr->rawRead[2] = incoming_array[2];
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	789a      	ldrb	r2, [r3, #2]
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	Encoder_ptr->rawRead[3] = incoming_array[3];
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	78da      	ldrb	r2, [r3, #3]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	Encoder_ptr->rawRead[4] = incoming_array[4];
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	791a      	ldrb	r2, [r3, #4]
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	Encoder_ptr->rawRead[5] = incoming_array[5];
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	795a      	ldrb	r2, [r3, #5]
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	Encoder_ptr->rawRead[6] = incoming_array[6];
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	799a      	ldrb	r2, [r3, #6]
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	Encoder_ptr->rawRead[7] = incoming_array[7];
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	79da      	ldrb	r2, [r3, #7]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <ENCODER_Set_TxHeader>:

void ENCODER_Set_TxHeader(EncoderHandle* Encoder_ptr, uint32_t Encoder_Address){
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
 8001c8a:	6039      	str	r1, [r7, #0]
	Encoder_ptr->canTxHeader.DLC = 4;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2204      	movs	r2, #4
 8001c90:	631a      	str	r2, [r3, #48]	; 0x30
	Encoder_ptr->canTxHeader.IDE = CAN_ID_STD;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	629a      	str	r2, [r3, #40]	; 0x28
	Encoder_ptr->canTxHeader.RTR = CAN_RTR_DATA;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	62da      	str	r2, [r3, #44]	; 0x2c
	Encoder_ptr->canTxHeader.StdId = Encoder_Address;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	621a      	str	r2, [r3, #32]
	Encoder_ptr->canTxHeader.TransmitGlobalTime = DISABLE;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	Encoder_ptr->canTxHeader.ExtId = 0;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <ENCODER_Read>:

void ENCODER_Read(EncoderHandle* Encoder_ptr){
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
	Encoder_ptr->sendData[0] = Encoder_ptr->canTxHeader.DLC;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	Encoder_ptr->sendData[1] = Encoder_ptr->canTxHeader.StdId;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	Encoder_ptr->sendData[2] = 0x01;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	Encoder_ptr->sendData[3] = 0x00;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	
	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6818      	ldr	r0, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f103 0120 	add.w	r1, r3, #32
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3338      	adds	r3, #56	; 0x38
 8001d02:	f002 fbb7 	bl	8004474 <HAL_CAN_AddTxMessage>
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <ENCODER_Get_Angle>:
	Encoder_ptr->sendData[3] = 0x01;

	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
}

void ENCODER_Get_Angle(EncoderHandle* Encoder_ptr){
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
	ENCODER_Read(Encoder_ptr);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff ffd1 	bl	8001cbe <ENCODER_Read>
	Encoder_ptr->angle32Bit.b8[0] = Encoder_ptr->rawRead[3];
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Encoder_ptr->angle32Bit.b8[1] = Encoder_ptr->rawRead[4];
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	Encoder_ptr->angle32Bit.b8[2] = Encoder_ptr->rawRead[5];
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	Encoder_ptr->angle32Bit.b8[3] = Encoder_ptr->rawRead[6];
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	Encoder_ptr->angleDeg = (Encoder_ptr->rawRead[3] + Encoder_ptr->rawRead[4]*0x100 + Encoder_ptr->rawRead[5]*0x10000)*360/0x1000;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8001d52:	461a      	mov	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001d5a:	021b      	lsls	r3, r3, #8
 8001d5c:	441a      	add	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8001d64:	041b      	lsls	r3, r3, #16
 8001d66:	4413      	add	r3, r2
 8001d68:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8001d6c:	fb02 f303 	mul.w	r3, r2, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	da01      	bge.n	8001d78 <ENCODER_Get_Angle+0x6a>
 8001d74:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001d78:	131b      	asrs	r3, r3, #12
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB5   ------> CAN2_RX
*/
void MX_GPIO_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08c      	sub	sp, #48	; 0x30
 8001d8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8e:	f107 031c 	add.w	r3, r7, #28
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	609a      	str	r2, [r3, #8]
 8001d9a:	60da      	str	r2, [r3, #12]
 8001d9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61bb      	str	r3, [r7, #24]
 8001da2:	4b8a      	ldr	r3, [pc, #552]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a89      	ldr	r2, [pc, #548]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001da8:	f043 0310 	orr.w	r3, r3, #16
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b87      	ldr	r3, [pc, #540]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	61bb      	str	r3, [r7, #24]
 8001db8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	4b83      	ldr	r3, [pc, #524]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a82      	ldr	r2, [pc, #520]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001dc4:	f043 0304 	orr.w	r3, r3, #4
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b80      	ldr	r3, [pc, #512]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	4b7c      	ldr	r3, [pc, #496]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a7b      	ldr	r2, [pc, #492]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b79      	ldr	r3, [pc, #484]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	4b75      	ldr	r3, [pc, #468]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a74      	ldr	r2, [pc, #464]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b72      	ldr	r3, [pc, #456]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	4b6e      	ldr	r3, [pc, #440]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	4a6d      	ldr	r2, [pc, #436]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001e18:	f043 0302 	orr.w	r3, r3, #2
 8001e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1e:	4b6b      	ldr	r3, [pc, #428]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	60bb      	str	r3, [r7, #8]
 8001e28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	4b67      	ldr	r3, [pc, #412]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a66      	ldr	r2, [pc, #408]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001e34:	f043 0308 	orr.w	r3, r3, #8
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b64      	ldr	r3, [pc, #400]	; (8001fcc <MX_GPIO_Init+0x244>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f003 0308 	and.w	r3, r3, #8
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001e46:	2200      	movs	r2, #0
 8001e48:	213f      	movs	r1, #63	; 0x3f
 8001e4a:	4861      	ldr	r0, [pc, #388]	; (8001fd0 <MX_GPIO_Init+0x248>)
 8001e4c:	f003 fdb6 	bl	80059bc <HAL_GPIO_WritePin>
                          |AD_RST_Pin|AD_CV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD_SPI1_CS_GPIO_Port, AD_SPI1_CS_Pin, GPIO_PIN_RESET);
 8001e50:	2200      	movs	r2, #0
 8001e52:	2110      	movs	r1, #16
 8001e54:	485f      	ldr	r0, [pc, #380]	; (8001fd4 <MX_GPIO_Init+0x24c>)
 8001e56:	f003 fdb1 	bl	80059bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	219b      	movs	r1, #155	; 0x9b
 8001e5e:	485e      	ldr	r0, [pc, #376]	; (8001fd8 <MX_GPIO_Init+0x250>)
 8001e60:	f003 fdac 	bl	80059bc <HAL_GPIO_WritePin>
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin, GPIO_PIN_RESET);
 8001e64:	2200      	movs	r2, #0
 8001e66:	f44f 41e1 	mov.w	r1, #28800	; 0x7080
 8001e6a:	485c      	ldr	r0, [pc, #368]	; (8001fdc <MX_GPIO_Init+0x254>)
 8001e6c:	f003 fda6 	bl	80059bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001e70:	2200      	movs	r2, #0
 8001e72:	f64e 4108 	movw	r1, #60424	; 0xec08
 8001e76:	485a      	ldr	r0, [pc, #360]	; (8001fe0 <MX_GPIO_Init+0x258>)
 8001e78:	f003 fda0 	bl	80059bc <HAL_GPIO_WritePin>
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Button3_Pin|Button1_Pin|Button2_Pin;
 8001e7c:	2307      	movs	r3, #7
 8001e7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e80:	2300      	movs	r3, #0
 8001e82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e84:	2302      	movs	r3, #2
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e88:	f107 031c 	add.w	r3, r7, #28
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4853      	ldr	r0, [pc, #332]	; (8001fdc <MX_GPIO_Init+0x254>)
 8001e90:	f003 fbd0 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = LimitSW1_Pin|LimitSW2_Pin|LimitSW3_Pin|LimitSW4_Pin
 8001e94:	f248 1378 	movw	r3, #33144	; 0x8178
 8001e98:	61fb      	str	r3, [r7, #28]
                          |ClimbM_IO_ALM2_Pin|ClimbM_IO_ALM1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ea2:	f107 031c 	add.w	r3, r7, #28
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	484c      	ldr	r0, [pc, #304]	; (8001fdc <MX_GPIO_Init+0x254>)
 8001eaa:	f003 fbc3 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001eae:	233f      	movs	r3, #63	; 0x3f
 8001eb0:	61fb      	str	r3, [r7, #28]
                          |AD_RST_Pin|AD_CV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ebe:	f107 031c 	add.w	r3, r7, #28
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4842      	ldr	r0, [pc, #264]	; (8001fd0 <MX_GPIO_Init+0x248>)
 8001ec6:	f003 fbb5 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_SPI1_CS_Pin;
 8001eca:	2310      	movs	r3, #16
 8001ecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001eda:	f107 031c 	add.w	r3, r7, #28
 8001ede:	4619      	mov	r1, r3
 8001ee0:	483c      	ldr	r0, [pc, #240]	; (8001fd4 <MX_GPIO_Init+0x24c>)
 8001ee2:	f003 fba7 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_BUSY_Pin;
 8001ee6:	2380      	movs	r3, #128	; 0x80
 8001ee8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001eea:	4b3e      	ldr	r3, [pc, #248]	; (8001fe4 <MX_GPIO_Init+0x25c>)
 8001eec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001ef2:	f107 031c 	add.w	r3, r7, #28
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4836      	ldr	r0, [pc, #216]	; (8001fd4 <MX_GPIO_Init+0x24c>)
 8001efa:	f003 fb9b 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001efe:	239b      	movs	r3, #155	; 0x9b
 8001f00:	61fb      	str	r3, [r7, #28]
                          |Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f02:	2301      	movs	r3, #1
 8001f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f06:	2301      	movs	r3, #1
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0e:	f107 031c 	add.w	r3, r7, #28
 8001f12:	4619      	mov	r1, r3
 8001f14:	4830      	ldr	r0, [pc, #192]	; (8001fd8 <MX_GPIO_Init+0x250>)
 8001f16:	f003 fb8d 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin;
 8001f1a:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8001f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f20:	2301      	movs	r3, #1
 8001f22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f24:	2301      	movs	r3, #1
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f2c:	f107 031c 	add.w	r3, r7, #28
 8001f30:	4619      	mov	r1, r3
 8001f32:	482a      	ldr	r0, [pc, #168]	; (8001fdc <MX_GPIO_Init+0x254>)
 8001f34:	f003 fb7e 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CLK_Pin|CUI_SPI2_MISO_Pin|CUI_SPI2_MOSI_Pin;
 8001f38:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001f3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f46:	2303      	movs	r3, #3
 8001f48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f4a:	2305      	movs	r3, #5
 8001f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4e:	f107 031c 	add.w	r3, r7, #28
 8001f52:	4619      	mov	r1, r3
 8001f54:	4820      	ldr	r0, [pc, #128]	; (8001fd8 <MX_GPIO_Init+0x250>)
 8001f56:	f003 fb6d 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001f5a:	f64e 4308 	movw	r3, #60424	; 0xec08
 8001f5e:	61fb      	str	r3, [r7, #28]
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f60:	2301      	movs	r3, #1
 8001f62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f64:	2301      	movs	r3, #1
 8001f66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f6c:	f107 031c 	add.w	r3, r7, #28
 8001f70:	4619      	mov	r1, r3
 8001f72:	481b      	ldr	r0, [pc, #108]	; (8001fe0 <MX_GPIO_Init+0x258>)
 8001f74:	f003 fb5e 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HubM_IO_ALM_Pin;
 8001f78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HubM_IO_ALM_GPIO_Port, &GPIO_InitStruct);
 8001f86:	f107 031c 	add.w	r3, r7, #28
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4814      	ldr	r0, [pc, #80]	; (8001fe0 <MX_GPIO_Init+0x258>)
 8001f8e:	f003 fb51 	bl	8005634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f92:	2320      	movs	r3, #32
 8001f94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f96:	2302      	movs	r3, #2
 8001f98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001fa2:	2309      	movs	r3, #9
 8001fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa6:	f107 031c 	add.w	r3, r7, #28
 8001faa:	4619      	mov	r1, r3
 8001fac:	480a      	ldr	r0, [pc, #40]	; (8001fd8 <MX_GPIO_Init+0x250>)
 8001fae:	f003 fb41 	bl	8005634 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	2017      	movs	r0, #23
 8001fb8:	f002 ff79 	bl	8004eae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001fbc:	2017      	movs	r0, #23
 8001fbe:	f002 ff92 	bl	8004ee6 <HAL_NVIC_EnableIRQ>

}
 8001fc2:	bf00      	nop
 8001fc4:	3730      	adds	r7, #48	; 0x30
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40020800 	.word	0x40020800
 8001fd4:	40020000 	.word	0x40020000
 8001fd8:	40020400 	.word	0x40020400
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	40020c00 	.word	0x40020c00
 8001fe4:	10210000 	.word	0x10210000

08001fe8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001fec:	4b1b      	ldr	r3, [pc, #108]	; (800205c <MX_I2C1_Init+0x74>)
 8001fee:	4a1c      	ldr	r2, [pc, #112]	; (8002060 <MX_I2C1_Init+0x78>)
 8001ff0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001ff2:	4b1a      	ldr	r3, [pc, #104]	; (800205c <MX_I2C1_Init+0x74>)
 8001ff4:	4a1b      	ldr	r2, [pc, #108]	; (8002064 <MX_I2C1_Init+0x7c>)
 8001ff6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ff8:	4b18      	ldr	r3, [pc, #96]	; (800205c <MX_I2C1_Init+0x74>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ffe:	4b17      	ldr	r3, [pc, #92]	; (800205c <MX_I2C1_Init+0x74>)
 8002000:	2200      	movs	r2, #0
 8002002:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002004:	4b15      	ldr	r3, [pc, #84]	; (800205c <MX_I2C1_Init+0x74>)
 8002006:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800200a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800200c:	4b13      	ldr	r3, [pc, #76]	; (800205c <MX_I2C1_Init+0x74>)
 800200e:	2200      	movs	r2, #0
 8002010:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002012:	4b12      	ldr	r3, [pc, #72]	; (800205c <MX_I2C1_Init+0x74>)
 8002014:	2200      	movs	r2, #0
 8002016:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002018:	4b10      	ldr	r3, [pc, #64]	; (800205c <MX_I2C1_Init+0x74>)
 800201a:	2200      	movs	r2, #0
 800201c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <MX_I2C1_Init+0x74>)
 8002020:	2200      	movs	r2, #0
 8002022:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002024:	480d      	ldr	r0, [pc, #52]	; (800205c <MX_I2C1_Init+0x74>)
 8002026:	f003 fcfb 	bl	8005a20 <HAL_I2C_Init>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002030:	f000 fde2 	bl	8002bf8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002034:	2100      	movs	r1, #0
 8002036:	4809      	ldr	r0, [pc, #36]	; (800205c <MX_I2C1_Init+0x74>)
 8002038:	f004 fcb1 	bl	800699e <HAL_I2CEx_ConfigAnalogFilter>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002042:	f000 fdd9 	bl	8002bf8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002046:	2100      	movs	r1, #0
 8002048:	4804      	ldr	r0, [pc, #16]	; (800205c <MX_I2C1_Init+0x74>)
 800204a:	f004 fce4 	bl	8006a16 <HAL_I2CEx_ConfigDigitalFilter>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002054:	f000 fdd0 	bl	8002bf8 <Error_Handler>
  }

}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000418 	.word	0x20000418
 8002060:	40005400 	.word	0x40005400
 8002064:	00061a80 	.word	0x00061a80

08002068 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08a      	sub	sp, #40	; 0x28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a19      	ldr	r2, [pc, #100]	; (80020ec <HAL_I2C_MspInit+0x84>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d12c      	bne.n	80020e4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	4b18      	ldr	r3, [pc, #96]	; (80020f0 <HAL_I2C_MspInit+0x88>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	4a17      	ldr	r2, [pc, #92]	; (80020f0 <HAL_I2C_MspInit+0x88>)
 8002094:	f043 0302 	orr.w	r3, r3, #2
 8002098:	6313      	str	r3, [r2, #48]	; 0x30
 800209a:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <HAL_I2C_MspInit+0x88>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 80020a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ac:	2312      	movs	r3, #18
 80020ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b0:	2301      	movs	r3, #1
 80020b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b4:	2303      	movs	r3, #3
 80020b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020b8:	2304      	movs	r3, #4
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	4619      	mov	r1, r3
 80020c2:	480c      	ldr	r0, [pc, #48]	; (80020f4 <HAL_I2C_MspInit+0x8c>)
 80020c4:	f003 fab6 	bl	8005634 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <HAL_I2C_MspInit+0x88>)
 80020ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d0:	4a07      	ldr	r2, [pc, #28]	; (80020f0 <HAL_I2C_MspInit+0x88>)
 80020d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020d6:	6413      	str	r3, [r2, #64]	; 0x40
 80020d8:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <HAL_I2C_MspInit+0x88>)
 80020da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80020e4:	bf00      	nop
 80020e6:	3728      	adds	r7, #40	; 0x28
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40005400 	.word	0x40005400
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40020400 	.word	0x40020400

080020f8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80020f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002100:	f001 ff02 	bl	8003f08 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002104:	f000 fbdc 	bl	80028c0 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / FREQUENCY);
 8002108:	f005 f94a 	bl	80073a0 <HAL_RCC_GetHCLKFreq>
 800210c:	4603      	mov	r3, r0
 800210e:	4aaf      	ldr	r2, [pc, #700]	; (80023cc <main+0x2d4>)
 8002110:	fba2 2303 	umull	r2, r3, r2, r3
 8002114:	099b      	lsrs	r3, r3, #6
 8002116:	4618      	mov	r0, r3
 8002118:	f002 fef3 	bl	8004f02 <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800211c:	2004      	movs	r0, #4
 800211e:	f002 fefd 	bl	8004f1c <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002122:	2200      	movs	r2, #0
 8002124:	2100      	movs	r1, #0
 8002126:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800212a:	f002 fec0 	bl	8004eae <HAL_NVIC_SetPriority>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800212e:	f7ff fe2b 	bl	8001d88 <MX_GPIO_Init>
	MX_DMA_Init();
 8002132:	f7ff fce7 	bl	8001b04 <MX_DMA_Init>
	MX_I2C1_Init();
 8002136:	f7ff ff57 	bl	8001fe8 <MX_I2C1_Init>
	MX_TIM1_Init();
 800213a:	f000 fec3 	bl	8002ec4 <MX_TIM1_Init>
	MX_TIM2_Init();
 800213e:	f000 ff61 	bl	8003004 <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8002142:	f001 fa0b 	bl	800355c <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8002146:	f000 ffd7 	bl	80030f8 <MX_TIM3_Init>
	MX_TIM8_Init();
 800214a:	f001 f857 	bl	80031fc <MX_TIM8_Init>
	MX_CAN1_Init();
 800214e:	f7ff fc4b 	bl	80019e8 <MX_CAN1_Init>
	MX_SPI1_Init();
 8002152:	f000 fdaf 	bl	8002cb4 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	//Initialize hardware communication
	joystick_Init();
 8002156:	f001 faa5 	bl	80036a4 <joystick_Init>
	ADC_Init();
 800215a:	f7ff fa27 	bl	80015ac <ADC_Init>
	ADC_DataRequest();
 800215e:	f7ff fa67 	bl	8001630 <ADC_DataRequest>
	ENCODER_Init();
 8002162:	f7ff fcef 	bl	8001b44 <ENCODER_Init>
	//  DWT_Init();
	while(MPU6050_Init(&hi2c1)==1);
 8002166:	bf00      	nop
 8002168:	4899      	ldr	r0, [pc, #612]	; (80023d0 <main+0x2d8>)
 800216a:	f000 fd4c 	bl	8002c06 <MPU6050_Init>
 800216e:	4603      	mov	r3, r0
 8002170:	2b01      	cmp	r3, #1
 8002172:	d0f9      	beq.n	8002168 <main+0x70>
	HAL_Delay(100);
 8002174:	2064      	movs	r0, #100	; 0x64
 8002176:	f001 ff39 	bl	8003fec <HAL_Delay>

	//Start base wheel pwm pin
	wheelSpeedControl_Init(&baseWheelSpeed, base_linSpeedLevel[base_speedLevel], base_angSpeedLevel[base_speedLevel]);
 800217a:	4b96      	ldr	r3, [pc, #600]	; (80023d4 <main+0x2dc>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a96      	ldr	r2, [pc, #600]	; (80023d8 <main+0x2e0>)
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	edd3 7a00 	vldr	s15, [r3]
 8002188:	4b92      	ldr	r3, [pc, #584]	; (80023d4 <main+0x2dc>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a93      	ldr	r2, [pc, #588]	; (80023dc <main+0x2e4>)
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	ed93 7a00 	vldr	s14, [r3]
 8002196:	eef0 0a47 	vmov.f32	s1, s14
 800219a:	eeb0 0a67 	vmov.f32	s0, s15
 800219e:	4890      	ldr	r0, [pc, #576]	; (80023e0 <main+0x2e8>)
 80021a0:	f001 fc28 	bl	80039f4 <wheelSpeedControl_Init>
	HAL_TIM_Base_Start(&MOTOR_TIM);
 80021a4:	488f      	ldr	r0, [pc, #572]	; (80023e4 <main+0x2ec>)
 80021a6:	f005 fd7a 	bl	8007c9e <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_1);
 80021aa:	2100      	movs	r1, #0
 80021ac:	488d      	ldr	r0, [pc, #564]	; (80023e4 <main+0x2ec>)
 80021ae:	f005 fdcf 	bl	8007d50 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_2);
 80021b2:	2104      	movs	r1, #4
 80021b4:	488b      	ldr	r0, [pc, #556]	; (80023e4 <main+0x2ec>)
 80021b6:	f005 fdcb 	bl	8007d50 <HAL_TIM_PWM_Start>
	MOTOR_TIM.Instance->RIGHT_MOTOR_CHANNEL = 1500;
 80021ba:	4b8a      	ldr	r3, [pc, #552]	; (80023e4 <main+0x2ec>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80021c2:	635a      	str	r2, [r3, #52]	; 0x34
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = 1500;
 80021c4:	4b87      	ldr	r3, [pc, #540]	; (80023e4 <main+0x2ec>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80021cc:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(100);
 80021ce:	2064      	movs	r0, #100	; 0x64
 80021d0:	f001 ff0c 	bl	8003fec <HAL_Delay>

	//Initialize rear and back motor
	bd25l_Init(&rearMotor);
 80021d4:	4884      	ldr	r0, [pc, #528]	; (80023e8 <main+0x2f0>)
 80021d6:	f7ff fa57 	bl	8001688 <bd25l_Init>
	bd25l_Init(&backMotor);
 80021da:	4884      	ldr	r0, [pc, #528]	; (80023ec <main+0x2f4>)
 80021dc:	f7ff fa54 	bl	8001688 <bd25l_Init>
	runMotor(&rearMotor, 0);
 80021e0:	ed9f 0a83 	vldr	s0, [pc, #524]	; 80023f0 <main+0x2f8>
 80021e4:	4880      	ldr	r0, [pc, #512]	; (80023e8 <main+0x2f0>)
 80021e6:	f7ff fb4f 	bl	8001888 <runMotor>
	runMotor(&backMotor, 0);
 80021ea:	ed9f 0a81 	vldr	s0, [pc, #516]	; 80023f0 <main+0x2f8>
 80021ee:	487f      	ldr	r0, [pc, #508]	; (80023ec <main+0x2f4>)
 80021f0:	f7ff fb4a 	bl	8001888 <runMotor>
	emBrakeMotor(1);
 80021f4:	2001      	movs	r0, #1
 80021f6:	f7ff fa69 	bl	80016cc <emBrakeMotor>

	//Initialize hub motor provdided joystick control
	hubMotor_Init();
 80021fa:	f7ff f8e3 	bl	80013c4 <hubMotor_Init>
	wheelSpeedControl_Init(&climbWheelSpeed, climb_linSpeedLevel[climb_speedLevel], climb_angSpeedLevel[climb_speedLevel]);
 80021fe:	4b7d      	ldr	r3, [pc, #500]	; (80023f4 <main+0x2fc>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a7d      	ldr	r2, [pc, #500]	; (80023f8 <main+0x300>)
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	edd3 7a00 	vldr	s15, [r3]
 800220c:	4b79      	ldr	r3, [pc, #484]	; (80023f4 <main+0x2fc>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a7a      	ldr	r2, [pc, #488]	; (80023fc <main+0x304>)
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	eef0 0a47 	vmov.f32	s1, s14
 800221e:	eeb0 0a67 	vmov.f32	s0, s15
 8002222:	4877      	ldr	r0, [pc, #476]	; (8002400 <main+0x308>)
 8002224:	f001 fbe6 	bl	80039f4 <wheelSpeedControl_Init>

	//Initialize balance controller
	// Prepare PID controller for operation
	balance_pid = pid_create(&balance_ctrl, &balance_input, &balance_output, &balance_setpoint, balance_kp, balance_ki, balance_kd);
 8002228:	4b76      	ldr	r3, [pc, #472]	; (8002404 <main+0x30c>)
 800222a:	edd3 7a00 	vldr	s15, [r3]
 800222e:	4b76      	ldr	r3, [pc, #472]	; (8002408 <main+0x310>)
 8002230:	ed93 7a00 	vldr	s14, [r3]
 8002234:	4b75      	ldr	r3, [pc, #468]	; (800240c <main+0x314>)
 8002236:	edd3 6a00 	vldr	s13, [r3]
 800223a:	eeb0 1a66 	vmov.f32	s2, s13
 800223e:	eef0 0a47 	vmov.f32	s1, s14
 8002242:	eeb0 0a67 	vmov.f32	s0, s15
 8002246:	4b72      	ldr	r3, [pc, #456]	; (8002410 <main+0x318>)
 8002248:	4a72      	ldr	r2, [pc, #456]	; (8002414 <main+0x31c>)
 800224a:	4973      	ldr	r1, [pc, #460]	; (8002418 <main+0x320>)
 800224c:	4873      	ldr	r0, [pc, #460]	; (800241c <main+0x324>)
 800224e:	f7fe fe4f 	bl	8000ef0 <pid_create>
 8002252:	4603      	mov	r3, r0
 8002254:	4a72      	ldr	r2, [pc, #456]	; (8002420 <main+0x328>)
 8002256:	6013      	str	r3, [r2, #0]
	// Set controler output limits from 0 to 200
	pid_limits(balance_pid, -30, 30);
 8002258:	4b71      	ldr	r3, [pc, #452]	; (8002420 <main+0x328>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	eef3 0a0e 	vmov.f32	s1, #62	; 0x41f00000  30.0
 8002260:	eebb 0a0e 	vmov.f32	s0, #190	; 0xc1f00000 -30.0
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe ffcf 	bl	8001208 <pid_limits>
	//Sample time is 1ms
	pid_sample(balance_pid, 1);
 800226a:	4b6d      	ldr	r3, [pc, #436]	; (8002420 <main+0x328>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2101      	movs	r1, #1
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe ff95 	bl	80011a0 <pid_sample>
	// Allow PID to compute and change output
	pid_auto(balance_pid);
 8002276:	4b6a      	ldr	r3, [pc, #424]	; (8002420 <main+0x328>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff f829 	bl	80012d2 <pid_auto>

	//Initialize climbing up controller
	// Prepare PID controller for operation
	climbUp_pid = pid_create(&climbUp_ctrl, &climbUp_input, &climbUp_output, &climbUp_setpoint, climbUp_kp, climbUp_ki, climbUp_kd);
 8002280:	4b68      	ldr	r3, [pc, #416]	; (8002424 <main+0x32c>)
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	4b68      	ldr	r3, [pc, #416]	; (8002428 <main+0x330>)
 8002288:	ed93 7a00 	vldr	s14, [r3]
 800228c:	4b67      	ldr	r3, [pc, #412]	; (800242c <main+0x334>)
 800228e:	edd3 6a00 	vldr	s13, [r3]
 8002292:	eeb0 1a66 	vmov.f32	s2, s13
 8002296:	eef0 0a47 	vmov.f32	s1, s14
 800229a:	eeb0 0a67 	vmov.f32	s0, s15
 800229e:	4b64      	ldr	r3, [pc, #400]	; (8002430 <main+0x338>)
 80022a0:	4a64      	ldr	r2, [pc, #400]	; (8002434 <main+0x33c>)
 80022a2:	4965      	ldr	r1, [pc, #404]	; (8002438 <main+0x340>)
 80022a4:	4865      	ldr	r0, [pc, #404]	; (800243c <main+0x344>)
 80022a6:	f7fe fe23 	bl	8000ef0 <pid_create>
 80022aa:	4603      	mov	r3, r0
 80022ac:	4a64      	ldr	r2, [pc, #400]	; (8002440 <main+0x348>)
 80022ae:	6013      	str	r3, [r2, #0]
	// Set controler output limits from 0 to 200
	pid_limits(climbUp_pid, -30, 30);
 80022b0:	4b63      	ldr	r3, [pc, #396]	; (8002440 <main+0x348>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	eef3 0a0e 	vmov.f32	s1, #62	; 0x41f00000  30.0
 80022b8:	eebb 0a0e 	vmov.f32	s0, #190	; 0xc1f00000 -30.0
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe ffa3 	bl	8001208 <pid_limits>
	//Sample time is 1ms
	pid_sample(climbUp_pid, 1);
 80022c2:	4b5f      	ldr	r3, [pc, #380]	; (8002440 <main+0x348>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2101      	movs	r1, #1
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe ff69 	bl	80011a0 <pid_sample>
	// Allow PID to compute and change output
	pid_auto(climbUp_pid);
 80022ce:	4b5c      	ldr	r3, [pc, #368]	; (8002440 <main+0x348>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe fffd 	bl	80012d2 <pid_auto>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint32_t prev_time = HAL_GetTick();
 80022d8:	f001 fe7c 	bl	8003fd4 <HAL_GetTick>
 80022dc:	6178      	str	r0, [r7, #20]


	HAL_Delay(500);
 80022de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022e2:	f001 fe83 	bl	8003fec <HAL_Delay>
	ENCODER_Get_Angle(&encoderLeft);
 80022e6:	4857      	ldr	r0, [pc, #348]	; (8002444 <main+0x34c>)
 80022e8:	f7ff fd11 	bl	8001d0e <ENCODER_Get_Angle>
	ENCODER_Get_Angle(&encoderRight);
 80022ec:	4856      	ldr	r0, [pc, #344]	; (8002448 <main+0x350>)
 80022ee:	f7ff fd0e 	bl	8001d0e <ENCODER_Get_Angle>
	HAL_Delay(500);
 80022f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022f6:	f001 fe79 	bl	8003fec <HAL_Delay>
	//debug variable
	uint32_t debug_prev_time = HAL_GetTick();
 80022fa:	f001 fe6b 	bl	8003fd4 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]
	uint8_t led_status = 0;
 8002300:	2300      	movs	r3, #0
 8002302:	73fb      	strb	r3, [r7, #15]
	//  float speed = 0;
	while (1)
	{
		//Code to debug with blinking LED
		if (HAL_GetTick() - debug_prev_time >= 1000){
 8002304:	f001 fe66 	bl	8003fd4 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002312:	d317      	bcc.n	8002344 <main+0x24c>
			if (led_status == 0){
 8002314:	7bfb      	ldrb	r3, [r7, #15]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d107      	bne.n	800232a <main+0x232>
				//	      count++;
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800231a:	2201      	movs	r2, #1
 800231c:	2108      	movs	r1, #8
 800231e:	484b      	ldr	r0, [pc, #300]	; (800244c <main+0x354>)
 8002320:	f003 fb4c 	bl	80059bc <HAL_GPIO_WritePin>
				led_status = 1;
 8002324:	2301      	movs	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
 8002328:	e009      	b.n	800233e <main+0x246>
			}
			else if (led_status == 1){
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d106      	bne.n	800233e <main+0x246>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002330:	2200      	movs	r2, #0
 8002332:	2108      	movs	r1, #8
 8002334:	4845      	ldr	r0, [pc, #276]	; (800244c <main+0x354>)
 8002336:	f003 fb41 	bl	80059bc <HAL_GPIO_WritePin>
				led_status = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	73fb      	strb	r3, [r7, #15]
			}
			debug_prev_time = HAL_GetTick();
 800233e:	f001 fe49 	bl	8003fd4 <HAL_GetTick>
 8002342:	6138      	str	r0, [r7, #16]
		//      runMotor(&backMotor, 100, 1);

		//      runMotor(&backMotor, speed++, 1);

		//Loop should execute once every 1 tick
		if(HAL_GetTick() - prev_time >= 1)
 8002344:	f001 fe46 	bl	8003fd4 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	4293      	cmp	r3, r2
 800234e:	d0d9      	beq.n	8002304 <main+0x20c>
		{
			//	ADC_DataRequest();

			//Get kamlan filtered angle from MPU6050
			//	MPU6050_Read_All(&hi2c1, &MPU6050);
			GPIO_Digital_Filtered_Input(&button1, 30);
 8002350:	211e      	movs	r1, #30
 8002352:	483f      	ldr	r0, [pc, #252]	; (8002450 <main+0x358>)
 8002354:	f7ff fb0f 	bl	8001976 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button2, 30);
 8002358:	211e      	movs	r1, #30
 800235a:	483e      	ldr	r0, [pc, #248]	; (8002454 <main+0x35c>)
 800235c:	f7ff fb0b 	bl	8001976 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button3, 30);
 8002360:	211e      	movs	r1, #30
 8002362:	483d      	ldr	r0, [pc, #244]	; (8002458 <main+0x360>)
 8002364:	f7ff fb07 	bl	8001976 <GPIO_Digital_Filtered_Input>

			GPIO_Digital_Filtered_Input(&rearLS1, 5);
 8002368:	2105      	movs	r1, #5
 800236a:	483c      	ldr	r0, [pc, #240]	; (800245c <main+0x364>)
 800236c:	f7ff fb03 	bl	8001976 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&rearLS2, 5);
 8002370:	2105      	movs	r1, #5
 8002372:	483b      	ldr	r0, [pc, #236]	; (8002460 <main+0x368>)
 8002374:	f7ff faff 	bl	8001976 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS1, 5);
 8002378:	2105      	movs	r1, #5
 800237a:	483a      	ldr	r0, [pc, #232]	; (8002464 <main+0x36c>)
 800237c:	f7ff fafb 	bl	8001976 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS2, 5);
 8002380:	2105      	movs	r1, #5
 8002382:	4839      	ldr	r0, [pc, #228]	; (8002468 <main+0x370>)
 8002384:	f7ff faf7 	bl	8001976 <GPIO_Digital_Filtered_Input>
			//1. Climbing wheel extension
			//2. Wheelchair lifting/dropping
			//3. Climbing wheel retraction
			//---------------------------------------------------------------------------------------------------
			//Climbing wheel start landing when button3 is pressed
			if (button3.state == 1 && front_touchdown == false && back_touchdown == false && lifting_mode == 0){
 8002388:	4b33      	ldr	r3, [pc, #204]	; (8002458 <main+0x360>)
 800238a:	7a1b      	ldrb	r3, [r3, #8]
 800238c:	2b01      	cmp	r3, #1
 800238e:	f040 811e 	bne.w	80025ce <main+0x4d6>
 8002392:	4b36      	ldr	r3, [pc, #216]	; (800246c <main+0x374>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	f040 8119 	bne.w	80025ce <main+0x4d6>
 800239c:	4b34      	ldr	r3, [pc, #208]	; (8002470 <main+0x378>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f040 8114 	bne.w	80025ce <main+0x4d6>
 80023a6:	4b33      	ldr	r3, [pc, #204]	; (8002474 <main+0x37c>)
 80023a8:	f993 3000 	ldrsb.w	r3, [r3]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f040 810e 	bne.w	80025ce <main+0x4d6>
				while(front_touchdown == false || back_touchdown == false){
 80023b2:	e0d4      	b.n	800255e <main+0x466>
					//if front touch before back, climbing up process
					if (back_touchdown == 0 && front_touchdown == 1)
 80023b4:	4b2e      	ldr	r3, [pc, #184]	; (8002470 <main+0x378>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d15d      	bne.n	8002478 <main+0x380>
 80023bc:	4b2b      	ldr	r3, [pc, #172]	; (800246c <main+0x374>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d159      	bne.n	8002478 <main+0x380>
						lifting_mode = 1;
 80023c4:	4b2b      	ldr	r3, [pc, #172]	; (8002474 <main+0x37c>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	701a      	strb	r2, [r3, #0]
 80023ca:	e060      	b.n	800248e <main+0x396>
 80023cc:	10624dd3 	.word	0x10624dd3
 80023d0:	20000418 	.word	0x20000418
 80023d4:	20000098 	.word	0x20000098
 80023d8:	0800bdf8 	.word	0x0800bdf8
 80023dc:	0800be04 	.word	0x0800be04
 80023e0:	20000068 	.word	0x20000068
 80023e4:	200005c0 	.word	0x200005c0
 80023e8:	20000000 	.word	0x20000000
 80023ec:	20000034 	.word	0x20000034
 80023f0:	00000000 	.word	0x00000000
 80023f4:	20000214 	.word	0x20000214
 80023f8:	0800be10 	.word	0x0800be10
 80023fc:	0800be1c 	.word	0x0800be1c
 8002400:	200000a0 	.word	0x200000a0
 8002404:	20000148 	.word	0x20000148
 8002408:	2000014c 	.word	0x2000014c
 800240c:	20000150 	.word	0x20000150
 8002410:	20000228 	.word	0x20000228
 8002414:	20000224 	.word	0x20000224
 8002418:	20000220 	.word	0x20000220
 800241c:	20000530 	.word	0x20000530
 8002420:	200004e0 	.word	0x200004e0
 8002424:	20000154 	.word	0x20000154
 8002428:	20000158 	.word	0x20000158
 800242c:	2000015c 	.word	0x2000015c
 8002430:	20000234 	.word	0x20000234
 8002434:	20000230 	.word	0x20000230
 8002438:	2000022c 	.word	0x2000022c
 800243c:	200004fc 	.word	0x200004fc
 8002440:	200004f8 	.word	0x200004f8
 8002444:	20000328 	.word	0x20000328
 8002448:	200003a0 	.word	0x200003a0
 800244c:	40020400 	.word	0x40020400
 8002450:	20000110 	.word	0x20000110
 8002454:	20000120 	.word	0x20000120
 8002458:	20000130 	.word	0x20000130
 800245c:	200000d0 	.word	0x200000d0
 8002460:	200000e0 	.word	0x200000e0
 8002464:	200000f0 	.word	0x200000f0
 8002468:	20000100 	.word	0x20000100
 800246c:	200001f9 	.word	0x200001f9
 8002470:	200001fa 	.word	0x200001fa
 8002474:	200001f8 	.word	0x200001f8
					//if back touch before front, climbing down process
					else if (back_touchdown == 1 && front_touchdown == 0)
 8002478:	4b92      	ldr	r3, [pc, #584]	; (80026c4 <main+0x5cc>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d106      	bne.n	800248e <main+0x396>
 8002480:	4b91      	ldr	r3, [pc, #580]	; (80026c8 <main+0x5d0>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d102      	bne.n	800248e <main+0x396>
						lifting_mode = 2;
 8002488:	4b90      	ldr	r3, [pc, #576]	; (80026cc <main+0x5d4>)
 800248a:	2202      	movs	r2, #2
 800248c:	701a      	strb	r2, [r3, #0]

					initial_angle = exp_angle_filter * MPU6050.KalmanAngleX + (1-exp_angle_filter) * initial_angle;
 800248e:	4b90      	ldr	r3, [pc, #576]	; (80026d0 <main+0x5d8>)
 8002490:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002494:	4b8f      	ldr	r3, [pc, #572]	; (80026d4 <main+0x5dc>)
 8002496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249a:	f7fe f865 	bl	8000568 <__aeabi_dmul>
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	4690      	mov	r8, r2
 80024a4:	4699      	mov	r9, r3
 80024a6:	4b8b      	ldr	r3, [pc, #556]	; (80026d4 <main+0x5dc>)
 80024a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ac:	f04f 0000 	mov.w	r0, #0
 80024b0:	4989      	ldr	r1, [pc, #548]	; (80026d8 <main+0x5e0>)
 80024b2:	f7fd fea1 	bl	80001f8 <__aeabi_dsub>
 80024b6:	4602      	mov	r2, r0
 80024b8:	460b      	mov	r3, r1
 80024ba:	4610      	mov	r0, r2
 80024bc:	4619      	mov	r1, r3
 80024be:	4b87      	ldr	r3, [pc, #540]	; (80026dc <main+0x5e4>)
 80024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c4:	f7fe f850 	bl	8000568 <__aeabi_dmul>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4640      	mov	r0, r8
 80024ce:	4649      	mov	r1, r9
 80024d0:	f7fd fe94 	bl	80001fc <__adddf3>
 80024d4:	4602      	mov	r2, r0
 80024d6:	460b      	mov	r3, r1
 80024d8:	4980      	ldr	r1, [pc, #512]	; (80026dc <main+0x5e4>)
 80024da:	e9c1 2300 	strd	r2, r3, [r1]

					if (back_touchdown == false)
 80024de:	4b79      	ldr	r3, [pc, #484]	; (80026c4 <main+0x5cc>)
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d105      	bne.n	80024f2 <main+0x3fa>
						runMotor(&backMotor, 10);
 80024e6:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80024ea:	487d      	ldr	r0, [pc, #500]	; (80026e0 <main+0x5e8>)
 80024ec:	f7ff f9cc 	bl	8001888 <runMotor>
 80024f0:	e004      	b.n	80024fc <main+0x404>
					else
						runMotor(&backMotor, 0);
 80024f2:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 80026e4 <main+0x5ec>
 80024f6:	487a      	ldr	r0, [pc, #488]	; (80026e0 <main+0x5e8>)
 80024f8:	f7ff f9c6 	bl	8001888 <runMotor>

					if (front_touchdown == false)
 80024fc:	4b72      	ldr	r3, [pc, #456]	; (80026c8 <main+0x5d0>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d105      	bne.n	8002510 <main+0x418>
						runMotor(&rearMotor, 10);
 8002504:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002508:	4877      	ldr	r0, [pc, #476]	; (80026e8 <main+0x5f0>)
 800250a:	f7ff f9bd 	bl	8001888 <runMotor>
 800250e:	e004      	b.n	800251a <main+0x422>
					else
						runMotor(&rearMotor, 0);
 8002510:	ed9f 0a74 	vldr	s0, [pc, #464]	; 80026e4 <main+0x5ec>
 8002514:	4874      	ldr	r0, [pc, #464]	; (80026e8 <main+0x5f0>)
 8002516:	f7ff f9b7 	bl	8001888 <runMotor>

					if (GPIO_Digital_Filtered_Input(&rearLS1, 5) || GPIO_Digital_Filtered_Input(&rearLS2, 5))
 800251a:	2105      	movs	r1, #5
 800251c:	4873      	ldr	r0, [pc, #460]	; (80026ec <main+0x5f4>)
 800251e:	f7ff fa2a 	bl	8001976 <GPIO_Digital_Filtered_Input>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d106      	bne.n	8002536 <main+0x43e>
 8002528:	2105      	movs	r1, #5
 800252a:	4871      	ldr	r0, [pc, #452]	; (80026f0 <main+0x5f8>)
 800252c:	f7ff fa23 	bl	8001976 <GPIO_Digital_Filtered_Input>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d002      	beq.n	800253c <main+0x444>
						front_touchdown = 1;
 8002536:	4b64      	ldr	r3, [pc, #400]	; (80026c8 <main+0x5d0>)
 8002538:	2201      	movs	r2, #1
 800253a:	701a      	strb	r2, [r3, #0]
					if (GPIO_Digital_Filtered_Input(&backLS1, 5) || GPIO_Digital_Filtered_Input(&backLS2, 5))
 800253c:	2105      	movs	r1, #5
 800253e:	486d      	ldr	r0, [pc, #436]	; (80026f4 <main+0x5fc>)
 8002540:	f7ff fa19 	bl	8001976 <GPIO_Digital_Filtered_Input>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d106      	bne.n	8002558 <main+0x460>
 800254a:	2105      	movs	r1, #5
 800254c:	486a      	ldr	r0, [pc, #424]	; (80026f8 <main+0x600>)
 800254e:	f7ff fa12 	bl	8001976 <GPIO_Digital_Filtered_Input>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <main+0x466>
						back_touchdown = 1;
 8002558:	4b5a      	ldr	r3, [pc, #360]	; (80026c4 <main+0x5cc>)
 800255a:	2201      	movs	r2, #1
 800255c:	701a      	strb	r2, [r3, #0]
				while(front_touchdown == false || back_touchdown == false){
 800255e:	4b5a      	ldr	r3, [pc, #360]	; (80026c8 <main+0x5d0>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	f43f af26 	beq.w	80023b4 <main+0x2bc>
 8002568:	4b56      	ldr	r3, [pc, #344]	; (80026c4 <main+0x5cc>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	f43f af21 	beq.w	80023b4 <main+0x2bc>
				}

				//If curb_height is positive, should be climbing up process and vice versa
				curb_height = CLIMBING_LEG_LENGTH * cos(encoderLeft.angleDeg) + BASE_HEIGHT;
 8002572:	4b62      	ldr	r3, [pc, #392]	; (80026fc <main+0x604>)
 8002574:	4618      	mov	r0, r3
 8002576:	f7fd ff9f 	bl	80004b8 <__aeabi_f2d>
 800257a:	4680      	mov	r8, r0
 800257c:	4689      	mov	r9, r1
 800257e:	4b60      	ldr	r3, [pc, #384]	; (8002700 <main+0x608>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	4618      	mov	r0, r3
 8002584:	f7fd ff76 	bl	8000474 <__aeabi_ui2d>
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	ec43 2b10 	vmov	d0, r2, r3
 8002590:	f007 fb72 	bl	8009c78 <cos>
 8002594:	ec53 2b10 	vmov	r2, r3, d0
 8002598:	4640      	mov	r0, r8
 800259a:	4649      	mov	r1, r9
 800259c:	f7fd ffe4 	bl	8000568 <__aeabi_dmul>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4690      	mov	r8, r2
 80025a6:	4699      	mov	r9, r3
 80025a8:	4b56      	ldr	r3, [pc, #344]	; (8002704 <main+0x60c>)
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7fd ff84 	bl	80004b8 <__aeabi_f2d>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4640      	mov	r0, r8
 80025b6:	4649      	mov	r1, r9
 80025b8:	f7fd fe20 	bl	80001fc <__adddf3>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4610      	mov	r0, r2
 80025c2:	4619      	mov	r1, r3
 80025c4:	f7fe fac8 	bl	8000b58 <__aeabi_d2f>
 80025c8:	4603      	mov	r3, r0
 80025ca:	4a4f      	ldr	r2, [pc, #316]	; (8002708 <main+0x610>)
 80025cc:	6013      	str	r3, [r2, #0]

			}

			//Normal wheelchair mode, basic joystick control mode
			if (lifting_mode == 0){
 80025ce:	4b3f      	ldr	r3, [pc, #252]	; (80026cc <main+0x5d4>)
 80025d0:	f993 3000 	ldrsb.w	r3, [r3]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d105      	bne.n	80025e4 <main+0x4ec>
				wheel_Control(&baseWheelSpeed);
 80025d8:	484c      	ldr	r0, [pc, #304]	; (800270c <main+0x614>)
 80025da:	f001 fa35 	bl	8003a48 <wheel_Control>
				baseMotorCommand();
 80025de:	f000 fae7 	bl	8002bb0 <baseMotorCommand>
 80025e2:	e11d      	b.n	8002820 <main+0x728>
			}

			//Climbing up process
			else if (lifting_mode == 1){
 80025e4:	4b39      	ldr	r3, [pc, #228]	; (80026cc <main+0x5d4>)
 80025e6:	f993 3000 	ldrsb.w	r3, [r3]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	f040 8118 	bne.w	8002820 <main+0x728>
				//1. lift the front climbing wheel up until it reach it maximum pos
				//The process is controlled by PID on the front climbing wheel
				//the maximum pos is when the climbing wheel is below the wheelchair base
				if (pid_need_compute(climbUp_pid) && fabs(MAX_FRONT_CLIMBING_ENC - encoderLeft.angleDeg) > 10){
 80025f0:	4b47      	ldr	r3, [pc, #284]	; (8002710 <main+0x618>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fe fcbd 	bl	8000f74 <pid_need_compute>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d01c      	beq.n	800263a <main+0x542>
 8002600:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002604:	4b3e      	ldr	r3, [pc, #248]	; (8002700 <main+0x608>)
 8002606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b0a      	cmp	r3, #10
 800260c:	d915      	bls.n	800263a <main+0x542>
					// Read process feedback
					climbUp_input = (MAX_FRONT_CLIMBING_ENC - encoderLeft.angleDeg);
 800260e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002612:	4b3b      	ldr	r3, [pc, #236]	; (8002700 <main+0x608>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	ee07 3a90 	vmov	s15, r3
 800261c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002620:	4b3c      	ldr	r3, [pc, #240]	; (8002714 <main+0x61c>)
 8002622:	edc3 7a00 	vstr	s15, [r3]
					// Compute new PID output value
					pid_compute(climbUp_pid);
 8002626:	4b3a      	ldr	r3, [pc, #232]	; (8002710 <main+0x618>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7fe fcb7 	bl	8000f9e <pid_compute>
					//Change actuator value
					speed[FRONT_INDEX] = climbUp_output;
 8002630:	4b39      	ldr	r3, [pc, #228]	; (8002718 <main+0x620>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a39      	ldr	r2, [pc, #228]	; (800271c <main+0x624>)
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	e003      	b.n	8002642 <main+0x54a>
				}
				else speed[FRONT_INDEX] = 0;
 800263a:	4b38      	ldr	r3, [pc, #224]	; (800271c <main+0x624>)
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	601a      	str	r2, [r3, #0]

				//2. In the meanwhile, use another PID to make sure the wheelchair is balance
				//By controlling the back wheel
				// Check if need to compute PID
				if (pid_need_compute(balance_pid) && fabs(initial_angle - MPU6050.KalmanAngleX) > 1.0 && fabs(MAX_BACK_ALLOWABLE_ENC - encoderRight.angleDeg) > 10){
 8002642:	4b37      	ldr	r3, [pc, #220]	; (8002720 <main+0x628>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f7fe fc94 	bl	8000f74 <pid_need_compute>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d06e      	beq.n	8002730 <main+0x638>
 8002652:	4b22      	ldr	r3, [pc, #136]	; (80026dc <main+0x5e4>)
 8002654:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002658:	4b1d      	ldr	r3, [pc, #116]	; (80026d0 <main+0x5d8>)
 800265a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800265e:	f7fd fdcb 	bl	80001f8 <__aeabi_dsub>
 8002662:	4602      	mov	r2, r0
 8002664:	460b      	mov	r3, r1
 8002666:	4614      	mov	r4, r2
 8002668:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800266c:	f04f 0200 	mov.w	r2, #0
 8002670:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <main+0x5e0>)
 8002672:	4620      	mov	r0, r4
 8002674:	4629      	mov	r1, r5
 8002676:	f7fe fa07 	bl	8000a88 <__aeabi_dcmpgt>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d057      	beq.n	8002730 <main+0x638>
 8002680:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002684:	4b27      	ldr	r3, [pc, #156]	; (8002724 <main+0x62c>)
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b0a      	cmp	r3, #10
 800268c:	d950      	bls.n	8002730 <main+0x638>
					// Read process feedback
					balance_input = (MPU6050.KalmanAngleX - initial_angle);
 800268e:	4b10      	ldr	r3, [pc, #64]	; (80026d0 <main+0x5d8>)
 8002690:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002694:	4b11      	ldr	r3, [pc, #68]	; (80026dc <main+0x5e4>)
 8002696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269a:	f7fd fdad 	bl	80001f8 <__aeabi_dsub>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	4610      	mov	r0, r2
 80026a4:	4619      	mov	r1, r3
 80026a6:	f7fe fa57 	bl	8000b58 <__aeabi_d2f>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4a1e      	ldr	r2, [pc, #120]	; (8002728 <main+0x630>)
 80026ae:	6013      	str	r3, [r2, #0]
					// Compute new PID output value
					pid_compute(balance_pid);
 80026b0:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <main+0x628>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7fe fc72 	bl	8000f9e <pid_compute>
					//Change actuator value
					speed[BACK_INDEX] = balance_output;
 80026ba:	4b1c      	ldr	r3, [pc, #112]	; (800272c <main+0x634>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a17      	ldr	r2, [pc, #92]	; (800271c <main+0x624>)
 80026c0:	6053      	str	r3, [r2, #4]
 80026c2:	e039      	b.n	8002738 <main+0x640>
 80026c4:	200001fa 	.word	0x200001fa
 80026c8:	200001f9 	.word	0x200001f9
 80026cc:	200001f8 	.word	0x200001f8
 80026d0:	20000480 	.word	0x20000480
 80026d4:	20000140 	.word	0x20000140
 80026d8:	3ff00000 	.word	0x3ff00000
 80026dc:	20000218 	.word	0x20000218
 80026e0:	20000034 	.word	0x20000034
 80026e4:	00000000 	.word	0x00000000
 80026e8:	20000000 	.word	0x20000000
 80026ec:	200000d0 	.word	0x200000d0
 80026f0:	200000e0 	.word	0x200000e0
 80026f4:	200000f0 	.word	0x200000f0
 80026f8:	20000100 	.word	0x20000100
 80026fc:	3df5c28f 	.word	0x3df5c28f
 8002700:	20000328 	.word	0x20000328
 8002704:	3f666666 	.word	0x3f666666
 8002708:	200001fc 	.word	0x200001fc
 800270c:	20000068 	.word	0x20000068
 8002710:	200004f8 	.word	0x200004f8
 8002714:	2000022c 	.word	0x2000022c
 8002718:	20000230 	.word	0x20000230
 800271c:	20000200 	.word	0x20000200
 8002720:	200004e0 	.word	0x200004e0
 8002724:	200003a0 	.word	0x200003a0
 8002728:	20000220 	.word	0x20000220
 800272c:	20000224 	.word	0x20000224
				}
				else speed[BACK_INDEX] = 0;
 8002730:	4b5a      	ldr	r3, [pc, #360]	; (800289c <main+0x7a4>)
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	605a      	str	r2, [r3, #4]

				runMotor(&rearMotor, speed[FRONT_INDEX]);
 8002738:	4b58      	ldr	r3, [pc, #352]	; (800289c <main+0x7a4>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	eeb0 0a67 	vmov.f32	s0, s15
 8002742:	4857      	ldr	r0, [pc, #348]	; (80028a0 <main+0x7a8>)
 8002744:	f7ff f8a0 	bl	8001888 <runMotor>
				runMotor(&backMotor, speed[BACK_INDEX]);
 8002748:	4b54      	ldr	r3, [pc, #336]	; (800289c <main+0x7a4>)
 800274a:	edd3 7a01 	vldr	s15, [r3, #4]
 800274e:	eeb0 0a67 	vmov.f32	s0, s15
 8002752:	4854      	ldr	r0, [pc, #336]	; (80028a4 <main+0x7ac>)
 8002754:	f7ff f898 	bl	8001888 <runMotor>

				//3. During lifting, due to fixed point at the back climbing wheel.
				//The wheelchair would be pulled back if the back wheel not traveling while the its lifting
				//Therefore, lifting of back wheel and hub motor need to work at the same time to make sure the wheelchair is not moving back.
				//Pull back of wheelchair would cause the front climbing wheel to slip from the curb
				if (speed[BACK_INDEX] != 0){
 8002758:	4b50      	ldr	r3, [pc, #320]	; (800289c <main+0x7a4>)
 800275a:	edd3 7a01 	vldr	s15, [r3, #4]
 800275e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	d05b      	beq.n	8002820 <main+0x728>
					double dt = (HAL_GetTick() - prev_angle_tick) / (float) FREQUENCY;
 8002768:	f001 fc34 	bl	8003fd4 <HAL_GetTick>
 800276c:	ee07 0a90 	vmov	s15, r0
 8002770:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002774:	4b4c      	ldr	r3, [pc, #304]	; (80028a8 <main+0x7b0>)
 8002776:	edd3 7a00 	vldr	s15, [r3]
 800277a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800277e:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80028ac <main+0x7b4>
 8002782:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002786:	ee16 0a90 	vmov	r0, s13
 800278a:	f7fd fe95 	bl	80004b8 <__aeabi_f2d>
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	e9c7 2300 	strd	r2, r3, [r7]
					hub_speed = - CLIMBING_LEG_LENGTH * (prev_angle - encoderRight.angleDeg) * cos(encoderRight.angleDeg) / dt; //unit: m/s,
 8002796:	eddf 7a46 	vldr	s15, [pc, #280]	; 80028b0 <main+0x7b8>
 800279a:	eeb1 7a67 	vneg.f32	s14, s15
 800279e:	4b45      	ldr	r3, [pc, #276]	; (80028b4 <main+0x7bc>)
 80027a0:	edd3 6a00 	vldr	s13, [r3]
 80027a4:	4b44      	ldr	r3, [pc, #272]	; (80028b8 <main+0x7c0>)
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	ee07 3a90 	vmov	s15, r3
 80027ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027b0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80027b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b8:	ee17 0a90 	vmov	r0, s15
 80027bc:	f7fd fe7c 	bl	80004b8 <__aeabi_f2d>
 80027c0:	4680      	mov	r8, r0
 80027c2:	4689      	mov	r9, r1
 80027c4:	4b3c      	ldr	r3, [pc, #240]	; (80028b8 <main+0x7c0>)
 80027c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7fd fe53 	bl	8000474 <__aeabi_ui2d>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	ec43 2b10 	vmov	d0, r2, r3
 80027d6:	f007 fa4f 	bl	8009c78 <cos>
 80027da:	ec53 2b10 	vmov	r2, r3, d0
 80027de:	4640      	mov	r0, r8
 80027e0:	4649      	mov	r1, r9
 80027e2:	f7fd fec1 	bl	8000568 <__aeabi_dmul>
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	4610      	mov	r0, r2
 80027ec:	4619      	mov	r1, r3
 80027ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027f2:	f7fd ffe3 	bl	80007bc <__aeabi_ddiv>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4610      	mov	r0, r2
 80027fc:	4619      	mov	r1, r3
 80027fe:	f7fe f9ab 	bl	8000b58 <__aeabi_d2f>
 8002802:	4603      	mov	r3, r0
 8002804:	4a2d      	ldr	r2, [pc, #180]	; (80028bc <main+0x7c4>)
 8002806:	6013      	str	r3, [r2, #0]
					//Convert hub speed into pulse/second
					send_HubMotor(hub_speed, hub_speed);
 8002808:	4b2c      	ldr	r3, [pc, #176]	; (80028bc <main+0x7c4>)
 800280a:	edd3 7a00 	vldr	s15, [r3]
 800280e:	4b2b      	ldr	r3, [pc, #172]	; (80028bc <main+0x7c4>)
 8002810:	ed93 7a00 	vldr	s14, [r3]
 8002814:	eef0 0a47 	vmov.f32	s1, s14
 8002818:	eeb0 0a67 	vmov.f32	s0, s15
 800281c:	f7fe fdec 	bl	80013f8 <send_HubMotor>
			//			reinitialize();
			//
			//	}


				if (speed[FRONT_INDEX] == 0 && speed[BACK_INDEX] == 0)
 8002820:	4b1e      	ldr	r3, [pc, #120]	; (800289c <main+0x7a4>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	eef5 7a40 	vcmp.f32	s15, #0.0
 800282a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282e:	d10b      	bne.n	8002848 <main+0x750>
 8002830:	4b1a      	ldr	r3, [pc, #104]	; (800289c <main+0x7a4>)
 8002832:	edd3 7a01 	vldr	s15, [r3, #4]
 8002836:	eef5 7a40 	vcmp.f32	s15, #0.0
 800283a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800283e:	d103      	bne.n	8002848 <main+0x750>
					emBrakeMotor(0);
 8002840:	2000      	movs	r0, #0
 8002842:	f7fe ff43 	bl	80016cc <emBrakeMotor>
 8002846:	e002      	b.n	800284e <main+0x756>
				else
					emBrakeMotor(1);
 8002848:	2001      	movs	r0, #1
 800284a:	f7fe ff3f 	bl	80016cc <emBrakeMotor>
				runMotor(&rearMotor, speed[FRONT_INDEX]);
 800284e:	4b13      	ldr	r3, [pc, #76]	; (800289c <main+0x7a4>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	eeb0 0a67 	vmov.f32	s0, s15
 8002858:	4811      	ldr	r0, [pc, #68]	; (80028a0 <main+0x7a8>)
 800285a:	f7ff f815 	bl	8001888 <runMotor>
				runMotor(&backMotor, speed[BACK_INDEX]);
 800285e:	4b0f      	ldr	r3, [pc, #60]	; (800289c <main+0x7a4>)
 8002860:	edd3 7a01 	vldr	s15, [r3, #4]
 8002864:	eeb0 0a67 	vmov.f32	s0, s15
 8002868:	480e      	ldr	r0, [pc, #56]	; (80028a4 <main+0x7ac>)
 800286a:	f7ff f80d 	bl	8001888 <runMotor>

				//store prev_angle for climbing Up mechanism
				prev_angle = encoderRight.angleDeg;
 800286e:	4b12      	ldr	r3, [pc, #72]	; (80028b8 <main+0x7c0>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	ee07 3a90 	vmov	s15, r3
 8002876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800287a:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <main+0x7bc>)
 800287c:	edc3 7a00 	vstr	s15, [r3]
				prev_angle_tick = HAL_GetTick();
 8002880:	f001 fba8 	bl	8003fd4 <HAL_GetTick>
 8002884:	ee07 0a90 	vmov	s15, r0
 8002888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <main+0x7b0>)
 800288e:	edc3 7a00 	vstr	s15, [r3]
			//
			//	//Climbing phase start



			prev_time = HAL_GetTick();
 8002892:	f001 fb9f 	bl	8003fd4 <HAL_GetTick>
 8002896:	6178      	str	r0, [r7, #20]
		if (HAL_GetTick() - debug_prev_time >= 1000){
 8002898:	e534      	b.n	8002304 <main+0x20c>
 800289a:	bf00      	nop
 800289c:	20000200 	.word	0x20000200
 80028a0:	20000000 	.word	0x20000000
 80028a4:	20000034 	.word	0x20000034
 80028a8:	20000208 	.word	0x20000208
 80028ac:	447a0000 	.word	0x447a0000
 80028b0:	3df5c28f 	.word	0x3df5c28f
 80028b4:	2000020c 	.word	0x2000020c
 80028b8:	200003a0 	.word	0x200003a0
 80028bc:	20000210 	.word	0x20000210

080028c0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b094      	sub	sp, #80	; 0x50
 80028c4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028c6:	f107 0320 	add.w	r3, r7, #32
 80028ca:	2230      	movs	r2, #48	; 0x30
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f007 f82a 	bl	8009928 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028d4:	f107 030c 	add.w	r3, r7, #12
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	60da      	str	r2, [r3, #12]
 80028e2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80028e4:	2300      	movs	r3, #0
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	4b2b      	ldr	r3, [pc, #172]	; (8002998 <SystemClock_Config+0xd8>)
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	4a2a      	ldr	r2, [pc, #168]	; (8002998 <SystemClock_Config+0xd8>)
 80028ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028f2:	6413      	str	r3, [r2, #64]	; 0x40
 80028f4:	4b28      	ldr	r3, [pc, #160]	; (8002998 <SystemClock_Config+0xd8>)
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002900:	2300      	movs	r3, #0
 8002902:	607b      	str	r3, [r7, #4]
 8002904:	4b25      	ldr	r3, [pc, #148]	; (800299c <SystemClock_Config+0xdc>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a24      	ldr	r2, [pc, #144]	; (800299c <SystemClock_Config+0xdc>)
 800290a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	4b22      	ldr	r3, [pc, #136]	; (800299c <SystemClock_Config+0xdc>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002918:	607b      	str	r3, [r7, #4]
 800291a:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800291c:	2301      	movs	r3, #1
 800291e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002920:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002924:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002926:	2302      	movs	r3, #2
 8002928:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800292a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800292e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002930:	2308      	movs	r3, #8
 8002932:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002934:	23b4      	movs	r3, #180	; 0xb4
 8002936:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002938:	2302      	movs	r3, #2
 800293a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800293c:	2304      	movs	r3, #4
 800293e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002940:	f107 0320 	add.w	r3, r7, #32
 8002944:	4618      	mov	r0, r3
 8002946:	f004 f8f5 	bl	8006b34 <HAL_RCC_OscConfig>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8002950:	f000 f952 	bl	8002bf8 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002954:	f004 f89e 	bl	8006a94 <HAL_PWREx_EnableOverDrive>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <SystemClock_Config+0xa2>
	{
		Error_Handler();
 800295e:	f000 f94b 	bl	8002bf8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002962:	230f      	movs	r3, #15
 8002964:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002966:	2302      	movs	r3, #2
 8002968:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800296e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002972:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002978:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800297a:	f107 030c 	add.w	r3, r7, #12
 800297e:	2105      	movs	r1, #5
 8002980:	4618      	mov	r0, r3
 8002982:	f004 fb47 	bl	8007014 <HAL_RCC_ClockConfig>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <SystemClock_Config+0xd0>
	{
		Error_Handler();
 800298c:	f000 f934 	bl	8002bf8 <Error_Handler>
	}
}
 8002990:	bf00      	nop
 8002992:	3750      	adds	r7, #80	; 0x50
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40023800 	.word	0x40023800
 800299c:	40007000 	.word	0x40007000

080029a0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 80029aa:	88fb      	ldrh	r3, [r7, #6]
 80029ac:	2b80      	cmp	r3, #128	; 0x80
 80029ae:	d11c      	bne.n	80029ea <HAL_GPIO_EXTI_Callback+0x4a>
	case AD_BUSY_Pin:{
		if (HAL_GetTick()-prev_adc_time > 1){
 80029b0:	f001 fb10 	bl	8003fd4 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	4b10      	ldr	r3, [pc, #64]	; (80029f8 <HAL_GPIO_EXTI_Callback+0x58>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d916      	bls.n	80029ee <HAL_GPIO_EXTI_Callback+0x4e>
			ADC_Read(&adc_rawData[0]);
 80029c0:	480e      	ldr	r0, [pc, #56]	; (80029fc <HAL_GPIO_EXTI_Callback+0x5c>)
 80029c2:	f7fe fe45 	bl	8001650 <ADC_Read>
			tempJoyRawDataX = adc_rawData[0];
 80029c6:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <HAL_GPIO_EXTI_Callback+0x5c>)
 80029c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <HAL_GPIO_EXTI_Callback+0x60>)
 80029d0:	601a      	str	r2, [r3, #0]
			tempJoyRawDataY = adc_rawData[1];
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <HAL_GPIO_EXTI_Callback+0x5c>)
 80029d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029d8:	461a      	mov	r2, r3
 80029da:	4b0a      	ldr	r3, [pc, #40]	; (8002a04 <HAL_GPIO_EXTI_Callback+0x64>)
 80029dc:	601a      	str	r2, [r3, #0]
			prev_adc_time = HAL_GetTick();
 80029de:	f001 faf9 	bl	8003fd4 <HAL_GetTick>
 80029e2:	4603      	mov	r3, r0
 80029e4:	4a04      	ldr	r2, [pc, #16]	; (80029f8 <HAL_GPIO_EXTI_Callback+0x58>)
 80029e6:	6013      	str	r3, [r2, #0]
		}
	}

	break;
 80029e8:	e001      	b.n	80029ee <HAL_GPIO_EXTI_Callback+0x4e>
	default:
		break;
 80029ea:	bf00      	nop
 80029ec:	e000      	b.n	80029f0 <HAL_GPIO_EXTI_Callback+0x50>
	break;
 80029ee:	bf00      	nop
	}
}
 80029f0:	bf00      	nop
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200001f4 	.word	0x200001f4
 80029fc:	200004e8 	.word	0x200004e8
 8002a00:	2000057c 	.word	0x2000057c
 8002a04:	20000470 	.word	0x20000470

08002a08 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
	//Hub Encoder callback
	if (huart->Instance == USART3){
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a47      	ldr	r2, [pc, #284]	; (8002b34 <HAL_UART_RxCpltCallback+0x12c>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	f040 8085 	bne.w	8002b26 <HAL_UART_RxCpltCallback+0x11e>
		//Checksum, make sure that response is correct
		uint16_t sum = (uint16_t)receive_buf[0] + (uint16_t)receive_buf[1] + (uint16_t)receive_buf[2] + (uint16_t)receive_buf[3]
 8002a1c:	4b46      	ldr	r3, [pc, #280]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	4b45      	ldr	r3, [pc, #276]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a24:	785b      	ldrb	r3, [r3, #1]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	4413      	add	r3, r2
 8002a2a:	b29a      	uxth	r2, r3
 8002a2c:	4b42      	ldr	r3, [pc, #264]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a2e:	789b      	ldrb	r3, [r3, #2]
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	4413      	add	r3, r2
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	4b40      	ldr	r3, [pc, #256]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a38:	78db      	ldrb	r3, [r3, #3]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	4413      	add	r3, r2
 8002a3e:	b29a      	uxth	r2, r3
																															  + (uint16_t)receive_buf[4] + (uint16_t)receive_buf[5] + (uint16_t)receive_buf[6]
 8002a40:	4b3d      	ldr	r3, [pc, #244]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a42:	791b      	ldrb	r3, [r3, #4]
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	4413      	add	r3, r2
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	4b3b      	ldr	r3, [pc, #236]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a4c:	795b      	ldrb	r3, [r3, #5]
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	4b38      	ldr	r3, [pc, #224]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a56:	799b      	ldrb	r3, [r3, #6]
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	4413      	add	r3, r2
 8002a5c:	b29a      	uxth	r2, r3
																																																			+ (uint16_t)receive_buf[7] + (uint16_t)receive_buf[8] + (uint16_t)receive_buf[9]
 8002a5e:	4b36      	ldr	r3, [pc, #216]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a60:	79db      	ldrb	r3, [r3, #7]
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	4413      	add	r3, r2
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	4b33      	ldr	r3, [pc, #204]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a6a:	7a1b      	ldrb	r3, [r3, #8]
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	4413      	add	r3, r2
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	4b31      	ldr	r3, [pc, #196]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a74:	7a5b      	ldrb	r3, [r3, #9]
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	4413      	add	r3, r2
 8002a7a:	b29a      	uxth	r2, r3
																																																																						  + (uint16_t)receive_buf[10] + (uint16_t)receive_buf[11] + (uint16_t)receive_buf[12]
 8002a7c:	4b2e      	ldr	r3, [pc, #184]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a7e:	7a9b      	ldrb	r3, [r3, #10]
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	4413      	add	r3, r2
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	4b2c      	ldr	r3, [pc, #176]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a88:	7adb      	ldrb	r3, [r3, #11]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	4b29      	ldr	r3, [pc, #164]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a92:	7b1b      	ldrb	r3, [r3, #12]
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	4413      	add	r3, r2
 8002a98:	b29a      	uxth	r2, r3
																																																																																										  + (uint16_t)receive_buf[13];
 8002a9a:	4b27      	ldr	r3, [pc, #156]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002a9c:	7b5b      	ldrb	r3, [r3, #13]
 8002a9e:	b29b      	uxth	r3, r3
		uint16_t sum = (uint16_t)receive_buf[0] + (uint16_t)receive_buf[1] + (uint16_t)receive_buf[2] + (uint16_t)receive_buf[3]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	81fb      	strh	r3, [r7, #14]
		if ((uint8_t)sum == receive_buf[14]){
 8002aa4:	89fb      	ldrh	r3, [r7, #14]
 8002aa6:	b2da      	uxtb	r2, r3
 8002aa8:	4b23      	ldr	r3, [pc, #140]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002aaa:	7b9b      	ldrb	r3, [r3, #14]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d13a      	bne.n	8002b26 <HAL_UART_RxCpltCallback+0x11e>
			//Encoder Feedback
			if (receive_buf[0] == 0xAA && receive_buf[1] == 0xA4 && receive_buf[3] == 0x00 ){
 8002ab0:	4b21      	ldr	r3, [pc, #132]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2baa      	cmp	r3, #170	; 0xaa
 8002ab6:	d136      	bne.n	8002b26 <HAL_UART_RxCpltCallback+0x11e>
 8002ab8:	4b1f      	ldr	r3, [pc, #124]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002aba:	785b      	ldrb	r3, [r3, #1]
 8002abc:	2ba4      	cmp	r3, #164	; 0xa4
 8002abe:	d132      	bne.n	8002b26 <HAL_UART_RxCpltCallback+0x11e>
 8002ac0:	4b1d      	ldr	r3, [pc, #116]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002ac2:	78db      	ldrb	r3, [r3, #3]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d12e      	bne.n	8002b26 <HAL_UART_RxCpltCallback+0x11e>
				hub_encoder_feedback.encoder_1 = 	(receive_buf[9] << 24) + (receive_buf[8] << 16) +
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002aca:	7a5b      	ldrb	r3, [r3, #9]
 8002acc:	061a      	lsls	r2, r3, #24
 8002ace:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002ad0:	7a1b      	ldrb	r3, [r3, #8]
 8002ad2:	041b      	lsls	r3, r3, #16
 8002ad4:	441a      	add	r2, r3
						(receive_buf[7] << 8)+ (receive_buf[6] );
 8002ad6:	4b18      	ldr	r3, [pc, #96]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002ad8:	79db      	ldrb	r3, [r3, #7]
 8002ada:	021b      	lsls	r3, r3, #8
				hub_encoder_feedback.encoder_1 = 	(receive_buf[9] << 24) + (receive_buf[8] << 16) +
 8002adc:	4413      	add	r3, r2
						(receive_buf[7] << 8)+ (receive_buf[6] );
 8002ade:	4a16      	ldr	r2, [pc, #88]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002ae0:	7992      	ldrb	r2, [r2, #6]
 8002ae2:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_1 = 	(receive_buf[9] << 24) + (receive_buf[8] << 16) +
 8002ae4:	4a15      	ldr	r2, [pc, #84]	; (8002b3c <HAL_UART_RxCpltCallback+0x134>)
 8002ae6:	6013      	str	r3, [r2, #0]
				hub_encoder_feedback.encoder_2 = 	(receive_buf[13] << 24) + (receive_buf[12] << 16) +
 8002ae8:	4b13      	ldr	r3, [pc, #76]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002aea:	7b5b      	ldrb	r3, [r3, #13]
 8002aec:	061a      	lsls	r2, r3, #24
 8002aee:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002af0:	7b1b      	ldrb	r3, [r3, #12]
 8002af2:	041b      	lsls	r3, r3, #16
 8002af4:	441a      	add	r2, r3
						(receive_buf[11] << 8) + (receive_buf[10] );
 8002af6:	4b10      	ldr	r3, [pc, #64]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002af8:	7adb      	ldrb	r3, [r3, #11]
 8002afa:	021b      	lsls	r3, r3, #8
				hub_encoder_feedback.encoder_2 = 	(receive_buf[13] << 24) + (receive_buf[12] << 16) +
 8002afc:	4413      	add	r3, r2
						(receive_buf[11] << 8) + (receive_buf[10] );
 8002afe:	4a0e      	ldr	r2, [pc, #56]	; (8002b38 <HAL_UART_RxCpltCallback+0x130>)
 8002b00:	7a92      	ldrb	r2, [r2, #10]
 8002b02:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_2 = 	(receive_buf[13] << 24) + (receive_buf[12] << 16) +
 8002b04:	4a0d      	ldr	r2, [pc, #52]	; (8002b3c <HAL_UART_RxCpltCallback+0x134>)
 8002b06:	6053      	str	r3, [r2, #4]
				if(first_encoder_callback){
 8002b08:	4b0d      	ldr	r3, [pc, #52]	; (8002b40 <HAL_UART_RxCpltCallback+0x138>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00a      	beq.n	8002b26 <HAL_UART_RxCpltCallback+0x11e>
					prev_hub_encoder_feedback.encoder_1 = hub_encoder_feedback.encoder_1;
 8002b10:	4b0a      	ldr	r3, [pc, #40]	; (8002b3c <HAL_UART_RxCpltCallback+0x134>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a0b      	ldr	r2, [pc, #44]	; (8002b44 <HAL_UART_RxCpltCallback+0x13c>)
 8002b16:	6013      	str	r3, [r2, #0]
					prev_hub_encoder_feedback.encoder_2 = hub_encoder_feedback.encoder_2;
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <HAL_UART_RxCpltCallback+0x134>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4a09      	ldr	r2, [pc, #36]	; (8002b44 <HAL_UART_RxCpltCallback+0x13c>)
 8002b1e:	6053      	str	r3, [r2, #4]
					first_encoder_callback = false;
 8002b20:	4b07      	ldr	r3, [pc, #28]	; (8002b40 <HAL_UART_RxCpltCallback+0x138>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}

}
 8002b26:	bf00      	nop
 8002b28:	3714      	adds	r7, #20
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	40004800 	.word	0x40004800
 8002b38:	2000056c 	.word	0x2000056c
 8002b3c:	20000474 	.word	0x20000474
 8002b40:	2000009c 	.word	0x2000009c
 8002b44:	20000564 	.word	0x20000564

08002b48 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	//Left Encoder Callback
	static CAN_RxHeaderTypeDef canRxHeader;
	uint8_t incoming[8];
	if (hcan == &hcan1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a13      	ldr	r2, [pc, #76]	; (8002ba0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d11e      	bne.n	8002b96 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, incoming);
 8002b58:	f107 0308 	add.w	r3, r7, #8
 8002b5c:	4a11      	ldr	r2, [pc, #68]	; (8002ba4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8002b5e:	2100      	movs	r1, #0
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f001 fd62 	bl	800462a <HAL_CAN_GetRxMessage>
		if(incoming[1] == ENC_ADDR_LEFT){
 8002b66:	7a7b      	ldrb	r3, [r7, #9]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d108      	bne.n	8002b7e <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
			ENCODER_Sort_Incoming(incoming, &encoderLeft);
 8002b6c:	f107 0308 	add.w	r3, r7, #8
 8002b70:	490d      	ldr	r1, [pc, #52]	; (8002ba8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff f852 	bl	8001c1c <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderLeft);
 8002b78:	480b      	ldr	r0, [pc, #44]	; (8002ba8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8002b7a:	f7ff f8c8 	bl	8001d0e <ENCODER_Get_Angle>
		}
		if(incoming[1] == ENC_ADDR_RIGHT){
 8002b7e:	7a7b      	ldrb	r3, [r7, #9]
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d108      	bne.n	8002b96 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
			ENCODER_Sort_Incoming(incoming, &encoderRight);
 8002b84:	f107 0308 	add.w	r3, r7, #8
 8002b88:	4908      	ldr	r1, [pc, #32]	; (8002bac <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff f846 	bl	8001c1c <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderRight);
 8002b90:	4806      	ldr	r0, [pc, #24]	; (8002bac <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8002b92:	f7ff f8bc 	bl	8001d0e <ENCODER_Get_Angle>
		}

	}

}
 8002b96:	bf00      	nop
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	200002d8 	.word	0x200002d8
 8002ba4:	20000238 	.word	0x20000238
 8002ba8:	20000328 	.word	0x20000328
 8002bac:	200003a0 	.word	0x200003a0

08002bb0 <baseMotorCommand>:


void baseMotorCommand(void){
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
	MOTOR_TIM.Instance->RIGHT_MOTOR_CHANNEL = (int)baseWheelSpeed.cur_r  + 1500;
 8002bb4:	4b0e      	ldr	r3, [pc, #56]	; (8002bf0 <baseMotorCommand+0x40>)
 8002bb6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002bba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bbe:	ee17 3a90 	vmov	r3, s15
 8002bc2:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 8002bc6:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <baseMotorCommand+0x44>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	635a      	str	r2, [r3, #52]	; 0x34
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = (int)baseWheelSpeed.cur_l + 1500;
 8002bcc:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <baseMotorCommand+0x40>)
 8002bce:	edd3 7a00 	vldr	s15, [r3]
 8002bd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd6:	ee17 3a90 	vmov	r3, s15
 8002bda:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 8002bde:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <baseMotorCommand+0x44>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	20000068 	.word	0x20000068
 8002bf4:	200005c0 	.word	0x200005c0

08002bf8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b088      	sub	sp, #32
 8002c0a:	af04      	add	r7, sp, #16
 8002c0c:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8002c0e:	2364      	movs	r3, #100	; 0x64
 8002c10:	9302      	str	r3, [sp, #8]
 8002c12:	2301      	movs	r3, #1
 8002c14:	9301      	str	r3, [sp, #4]
 8002c16:	f107 030f 	add.w	r3, r7, #15
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	2275      	movs	r2, #117	; 0x75
 8002c20:	21d0      	movs	r1, #208	; 0xd0
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f003 f93a 	bl	8005e9c <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
 8002c2a:	2b68      	cmp	r3, #104	; 0x68
 8002c2c:	d13d      	bne.n	8002caa <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8002c32:	2364      	movs	r3, #100	; 0x64
 8002c34:	9302      	str	r3, [sp, #8]
 8002c36:	2301      	movs	r3, #1
 8002c38:	9301      	str	r3, [sp, #4]
 8002c3a:	f107 030e 	add.w	r3, r7, #14
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	2301      	movs	r3, #1
 8002c42:	226b      	movs	r2, #107	; 0x6b
 8002c44:	21d0      	movs	r1, #208	; 0xd0
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f003 f82e 	bl	8005ca8 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8002c4c:	2307      	movs	r3, #7
 8002c4e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8002c50:	2364      	movs	r3, #100	; 0x64
 8002c52:	9302      	str	r3, [sp, #8]
 8002c54:	2301      	movs	r3, #1
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	f107 030e 	add.w	r3, r7, #14
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	2301      	movs	r3, #1
 8002c60:	2219      	movs	r2, #25
 8002c62:	21d0      	movs	r1, #208	; 0xd0
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f003 f81f 	bl	8005ca8 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8002c6e:	2364      	movs	r3, #100	; 0x64
 8002c70:	9302      	str	r3, [sp, #8]
 8002c72:	2301      	movs	r3, #1
 8002c74:	9301      	str	r3, [sp, #4]
 8002c76:	f107 030e 	add.w	r3, r7, #14
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	221c      	movs	r2, #28
 8002c80:	21d0      	movs	r1, #208	; 0xd0
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f003 f810 	bl	8005ca8 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8002c8c:	2364      	movs	r3, #100	; 0x64
 8002c8e:	9302      	str	r3, [sp, #8]
 8002c90:	2301      	movs	r3, #1
 8002c92:	9301      	str	r3, [sp, #4]
 8002c94:	f107 030e 	add.w	r3, r7, #14
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	221b      	movs	r2, #27
 8002c9e:	21d0      	movs	r1, #208	; 0xd0
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f003 f801 	bl	8005ca8 <HAL_I2C_Mem_Write>
        return 0;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	e000      	b.n	8002cac <MPU6050_Init+0xa6>
    }
    return 1;
 8002caa:	2301      	movs	r3, #1
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002cb8:	4b18      	ldr	r3, [pc, #96]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cba:	4a19      	ldr	r2, [pc, #100]	; (8002d20 <MX_SPI1_Init+0x6c>)
 8002cbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002cbe:	4b17      	ldr	r3, [pc, #92]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cc0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002cc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002cc6:	4b15      	ldr	r3, [pc, #84]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ccc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002cce:	4b13      	ldr	r3, [pc, #76]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002cd6:	4b11      	ldr	r3, [pc, #68]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cd8:	2202      	movs	r2, #2
 8002cda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cdc:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002ce2:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002ce4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ce8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002cea:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cec:	2228      	movs	r2, #40	; 0x28
 8002cee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cf0:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cf6:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cfc:	4b07      	ldr	r3, [pc, #28]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d02:	4b06      	ldr	r3, [pc, #24]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002d04:	220a      	movs	r2, #10
 8002d06:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d08:	4804      	ldr	r0, [pc, #16]	; (8002d1c <MX_SPI1_Init+0x68>)
 8002d0a:	f004 fb7d 	bl	8007408 <HAL_SPI_Init>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8002d14:	f7ff ff70 	bl	8002bf8 <Error_Handler>
  }

}
 8002d18:	bf00      	nop
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20000280 	.word	0x20000280
 8002d20:	40013000 	.word	0x40013000

08002d24 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08a      	sub	sp, #40	; 0x28
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d2c:	f107 0314 	add.w	r3, r7, #20
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
 8002d36:	609a      	str	r2, [r3, #8]
 8002d38:	60da      	str	r2, [r3, #12]
 8002d3a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a19      	ldr	r2, [pc, #100]	; (8002da8 <HAL_SPI_MspInit+0x84>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d12b      	bne.n	8002d9e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	4b18      	ldr	r3, [pc, #96]	; (8002dac <HAL_SPI_MspInit+0x88>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4e:	4a17      	ldr	r2, [pc, #92]	; (8002dac <HAL_SPI_MspInit+0x88>)
 8002d50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d54:	6453      	str	r3, [r2, #68]	; 0x44
 8002d56:	4b15      	ldr	r3, [pc, #84]	; (8002dac <HAL_SPI_MspInit+0x88>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
 8002d66:	4b11      	ldr	r3, [pc, #68]	; (8002dac <HAL_SPI_MspInit+0x88>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	4a10      	ldr	r2, [pc, #64]	; (8002dac <HAL_SPI_MspInit+0x88>)
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6313      	str	r3, [r2, #48]	; 0x30
 8002d72:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <HAL_SPI_MspInit+0x88>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = AD_SPI1_CLK_Pin|AD_SPI1_MISO_Pin;
 8002d7e:	2360      	movs	r3, #96	; 0x60
 8002d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d82:	2302      	movs	r3, #2
 8002d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d8e:	2305      	movs	r3, #5
 8002d90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d92:	f107 0314 	add.w	r3, r7, #20
 8002d96:	4619      	mov	r1, r3
 8002d98:	4805      	ldr	r0, [pc, #20]	; (8002db0 <HAL_SPI_MspInit+0x8c>)
 8002d9a:	f002 fc4b 	bl	8005634 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002d9e:	bf00      	nop
 8002da0:	3728      	adds	r7, #40	; 0x28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40013000 	.word	0x40013000
 8002dac:	40023800 	.word	0x40023800
 8002db0:	40020000 	.word	0x40020000

08002db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	607b      	str	r3, [r7, #4]
 8002dbe:	4b10      	ldr	r3, [pc, #64]	; (8002e00 <HAL_MspInit+0x4c>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	4a0f      	ldr	r2, [pc, #60]	; (8002e00 <HAL_MspInit+0x4c>)
 8002dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dca:	4b0d      	ldr	r3, [pc, #52]	; (8002e00 <HAL_MspInit+0x4c>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dd2:	607b      	str	r3, [r7, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	603b      	str	r3, [r7, #0]
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <HAL_MspInit+0x4c>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	4a08      	ldr	r2, [pc, #32]	; (8002e00 <HAL_MspInit+0x4c>)
 8002de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de4:	6413      	str	r3, [r2, #64]	; 0x40
 8002de6:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <HAL_MspInit+0x4c>)
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dee:	603b      	str	r3, [r7, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40023800 	.word	0x40023800

08002e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e12:	b480      	push	{r7}
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e16:	e7fe      	b.n	8002e16 <HardFault_Handler+0x4>

08002e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e1c:	e7fe      	b.n	8002e1c <MemManage_Handler+0x4>

08002e1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e22:	e7fe      	b.n	8002e22 <BusFault_Handler+0x4>

08002e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e28:	e7fe      	b.n	8002e28 <UsageFault_Handler+0x4>

08002e2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e3c:	bf00      	nop
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e46:	b480      	push	{r7}
 8002e48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e58:	f001 f8a8 	bl	8003fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e5c:	bf00      	nop
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002e64:	4802      	ldr	r0, [pc, #8]	; (8002e70 <DMA1_Stream1_IRQHandler+0x10>)
 8002e66:	f002 f97b 	bl	8005160 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000680 	.word	0x20000680

08002e74 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002e78:	4802      	ldr	r0, [pc, #8]	; (8002e84 <CAN1_RX0_IRQHandler+0x10>)
 8002e7a:	f001 fd0e 	bl	800489a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	200002d8 	.word	0x200002d8

08002e88 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002e8c:	2080      	movs	r0, #128	; 0x80
 8002e8e:	f002 fdaf 	bl	80059f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e9c:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <SystemInit+0x28>)
 8002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea2:	4a07      	ldr	r2, [pc, #28]	; (8002ec0 <SystemInit+0x28>)
 8002ea4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ea8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002eac:	4b04      	ldr	r3, [pc, #16]	; (8002ec0 <SystemInit+0x28>)
 8002eae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eb2:	609a      	str	r2, [r3, #8]
#endif
}
 8002eb4:	bf00      	nop
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b096      	sub	sp, #88	; 0x58
 8002ec8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ece:	2200      	movs	r2, #0
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	605a      	str	r2, [r3, #4]
 8002ed4:	609a      	str	r2, [r3, #8]
 8002ed6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ed8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ee2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	609a      	str	r2, [r3, #8]
 8002eee:	60da      	str	r2, [r3, #12]
 8002ef0:	611a      	str	r2, [r3, #16]
 8002ef2:	615a      	str	r2, [r3, #20]
 8002ef4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002ef6:	1d3b      	adds	r3, r7, #4
 8002ef8:	2220      	movs	r2, #32
 8002efa:	2100      	movs	r1, #0
 8002efc:	4618      	mov	r0, r3
 8002efe:	f006 fd13 	bl	8009928 <memset>

  htim1.Instance = TIM1;
 8002f02:	4b3e      	ldr	r3, [pc, #248]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f04:	4a3e      	ldr	r2, [pc, #248]	; (8003000 <MX_TIM1_Init+0x13c>)
 8002f06:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8002f08:	4b3c      	ldr	r3, [pc, #240]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f0a:	22b3      	movs	r2, #179	; 0xb3
 8002f0c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f0e:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002f14:	4b39      	ldr	r3, [pc, #228]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f16:	2263      	movs	r2, #99	; 0x63
 8002f18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f1a:	4b38      	ldr	r3, [pc, #224]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f20:	4b36      	ldr	r3, [pc, #216]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f26:	4b35      	ldr	r3, [pc, #212]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f2c:	4833      	ldr	r0, [pc, #204]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f2e:	f004 fe8b 	bl	8007c48 <HAL_TIM_Base_Init>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002f38:	f7ff fe5e 	bl	8002bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f40:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f42:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f46:	4619      	mov	r1, r3
 8002f48:	482c      	ldr	r0, [pc, #176]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f4a:	f005 f8d7 	bl	80080fc <HAL_TIM_ConfigClockSource>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002f54:	f7ff fe50 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002f58:	4828      	ldr	r0, [pc, #160]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f5a:	f004 fec4 	bl	8007ce6 <HAL_TIM_PWM_Init>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002f64:	f7ff fe48 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f70:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002f74:	4619      	mov	r1, r3
 8002f76:	4821      	ldr	r0, [pc, #132]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002f78:	f005 fdbe 	bl	8008af8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002f82:	f7ff fe39 	bl	8002bf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f86:	2360      	movs	r3, #96	; 0x60
 8002f88:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f92:	2300      	movs	r3, #0
 8002f94:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f96:	2300      	movs	r3, #0
 8002f98:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002fa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4814      	ldr	r0, [pc, #80]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002fac:	f004 ffe0 	bl	8007f70 <HAL_TIM_PWM_ConfigChannel>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8002fb6:	f7ff fe1f 	bl	8002bf8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002fce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fd2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002fd8:	1d3b      	adds	r3, r7, #4
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4807      	ldr	r0, [pc, #28]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002fde:	f005 fe07 	bl	8008bf0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002fe8:	f7ff fe06 	bl	8002bf8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8002fec:	4803      	ldr	r0, [pc, #12]	; (8002ffc <MX_TIM1_Init+0x138>)
 8002fee:	f000 fa2b 	bl	8003448 <HAL_TIM_MspPostInit>

}
 8002ff2:	bf00      	nop
 8002ff4:	3758      	adds	r7, #88	; 0x58
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	20000600 	.word	0x20000600
 8003000:	40010000 	.word	0x40010000

08003004 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b08a      	sub	sp, #40	; 0x28
 8003008:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800300a:	f107 0318 	add.w	r3, r7, #24
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	605a      	str	r2, [r3, #4]
 8003014:	609a      	str	r2, [r3, #8]
 8003016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003018:	f107 0310 	add.w	r3, r7, #16
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003022:	463b      	mov	r3, r7
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 800302e:	4b31      	ldr	r3, [pc, #196]	; (80030f4 <MX_TIM2_Init+0xf0>)
 8003030:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003034:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 8003036:	4b2f      	ldr	r3, [pc, #188]	; (80030f4 <MX_TIM2_Init+0xf0>)
 8003038:	22b3      	movs	r2, #179	; 0xb3
 800303a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800303c:	4b2d      	ldr	r3, [pc, #180]	; (80030f4 <MX_TIM2_Init+0xf0>)
 800303e:	2200      	movs	r2, #0
 8003040:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536-1;
 8003042:	4b2c      	ldr	r3, [pc, #176]	; (80030f4 <MX_TIM2_Init+0xf0>)
 8003044:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003048:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800304a:	4b2a      	ldr	r3, [pc, #168]	; (80030f4 <MX_TIM2_Init+0xf0>)
 800304c:	2200      	movs	r2, #0
 800304e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003050:	4b28      	ldr	r3, [pc, #160]	; (80030f4 <MX_TIM2_Init+0xf0>)
 8003052:	2200      	movs	r2, #0
 8003054:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003056:	4827      	ldr	r0, [pc, #156]	; (80030f4 <MX_TIM2_Init+0xf0>)
 8003058:	f004 fdf6 	bl	8007c48 <HAL_TIM_Base_Init>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8003062:	f7ff fdc9 	bl	8002bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800306a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800306c:	f107 0318 	add.w	r3, r7, #24
 8003070:	4619      	mov	r1, r3
 8003072:	4820      	ldr	r0, [pc, #128]	; (80030f4 <MX_TIM2_Init+0xf0>)
 8003074:	f005 f842 	bl	80080fc <HAL_TIM_ConfigClockSource>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800307e:	f7ff fdbb 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003082:	481c      	ldr	r0, [pc, #112]	; (80030f4 <MX_TIM2_Init+0xf0>)
 8003084:	f004 fea2 	bl	8007dcc <HAL_TIM_IC_Init>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800308e:	f7ff fdb3 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003092:	2300      	movs	r3, #0
 8003094:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800309a:	f107 0310 	add.w	r3, r7, #16
 800309e:	4619      	mov	r1, r3
 80030a0:	4814      	ldr	r0, [pc, #80]	; (80030f4 <MX_TIM2_Init+0xf0>)
 80030a2:	f005 fd29 	bl	8008af8 <HAL_TIMEx_MasterConfigSynchronization>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80030ac:	f7ff fda4 	bl	8002bf8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80030b0:	2300      	movs	r3, #0
 80030b2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80030b4:	2301      	movs	r3, #1
 80030b6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80030b8:	2300      	movs	r3, #0
 80030ba:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80030bc:	2300      	movs	r3, #0
 80030be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80030c0:	463b      	mov	r3, r7
 80030c2:	2208      	movs	r2, #8
 80030c4:	4619      	mov	r1, r3
 80030c6:	480b      	ldr	r0, [pc, #44]	; (80030f4 <MX_TIM2_Init+0xf0>)
 80030c8:	f004 feb5 	bl	8007e36 <HAL_TIM_IC_ConfigChannel>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80030d2:	f7ff fd91 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80030d6:	463b      	mov	r3, r7
 80030d8:	220c      	movs	r2, #12
 80030da:	4619      	mov	r1, r3
 80030dc:	4805      	ldr	r0, [pc, #20]	; (80030f4 <MX_TIM2_Init+0xf0>)
 80030de:	f004 feaa 	bl	8007e36 <HAL_TIM_IC_ConfigChannel>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 80030e8:	f7ff fd86 	bl	8002bf8 <Error_Handler>
  }

}
 80030ec:	bf00      	nop
 80030ee:	3728      	adds	r7, #40	; 0x28
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000640 	.word	0x20000640

080030f8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b08e      	sub	sp, #56	; 0x38
 80030fc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003102:	2200      	movs	r2, #0
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	605a      	str	r2, [r3, #4]
 8003108:	609a      	str	r2, [r3, #8]
 800310a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800310c:	f107 0320 	add.w	r3, r7, #32
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003116:	1d3b      	adds	r3, r7, #4
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	611a      	str	r2, [r3, #16]
 8003124:	615a      	str	r2, [r3, #20]
 8003126:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8003128:	4b32      	ldr	r3, [pc, #200]	; (80031f4 <MX_TIM3_Init+0xfc>)
 800312a:	4a33      	ldr	r2, [pc, #204]	; (80031f8 <MX_TIM3_Init+0x100>)
 800312c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 800312e:	4b31      	ldr	r3, [pc, #196]	; (80031f4 <MX_TIM3_Init+0xfc>)
 8003130:	2259      	movs	r2, #89	; 0x59
 8003132:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003134:	4b2f      	ldr	r3, [pc, #188]	; (80031f4 <MX_TIM3_Init+0xfc>)
 8003136:	2200      	movs	r2, #0
 8003138:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800313a:	4b2e      	ldr	r3, [pc, #184]	; (80031f4 <MX_TIM3_Init+0xfc>)
 800313c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003140:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003142:	4b2c      	ldr	r3, [pc, #176]	; (80031f4 <MX_TIM3_Init+0xfc>)
 8003144:	2200      	movs	r2, #0
 8003146:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003148:	4b2a      	ldr	r3, [pc, #168]	; (80031f4 <MX_TIM3_Init+0xfc>)
 800314a:	2200      	movs	r2, #0
 800314c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800314e:	4829      	ldr	r0, [pc, #164]	; (80031f4 <MX_TIM3_Init+0xfc>)
 8003150:	f004 fd7a 	bl	8007c48 <HAL_TIM_Base_Init>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800315a:	f7ff fd4d 	bl	8002bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800315e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003162:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003164:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003168:	4619      	mov	r1, r3
 800316a:	4822      	ldr	r0, [pc, #136]	; (80031f4 <MX_TIM3_Init+0xfc>)
 800316c:	f004 ffc6 	bl	80080fc <HAL_TIM_ConfigClockSource>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003176:	f7ff fd3f 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800317a:	481e      	ldr	r0, [pc, #120]	; (80031f4 <MX_TIM3_Init+0xfc>)
 800317c:	f004 fdb3 	bl	8007ce6 <HAL_TIM_PWM_Init>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003186:	f7ff fd37 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800318a:	2300      	movs	r3, #0
 800318c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800318e:	2300      	movs	r3, #0
 8003190:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003192:	f107 0320 	add.w	r3, r7, #32
 8003196:	4619      	mov	r1, r3
 8003198:	4816      	ldr	r0, [pc, #88]	; (80031f4 <MX_TIM3_Init+0xfc>)
 800319a:	f005 fcad 	bl	8008af8 <HAL_TIMEx_MasterConfigSynchronization>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80031a4:	f7ff fd28 	bl	8002bf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031a8:	2360      	movs	r3, #96	; 0x60
 80031aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80031ac:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80031b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031b2:	2300      	movs	r3, #0
 80031b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031b6:	2300      	movs	r3, #0
 80031b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031ba:	1d3b      	adds	r3, r7, #4
 80031bc:	2200      	movs	r2, #0
 80031be:	4619      	mov	r1, r3
 80031c0:	480c      	ldr	r0, [pc, #48]	; (80031f4 <MX_TIM3_Init+0xfc>)
 80031c2:	f004 fed5 	bl	8007f70 <HAL_TIM_PWM_ConfigChannel>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80031cc:	f7ff fd14 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031d0:	1d3b      	adds	r3, r7, #4
 80031d2:	2204      	movs	r2, #4
 80031d4:	4619      	mov	r1, r3
 80031d6:	4807      	ldr	r0, [pc, #28]	; (80031f4 <MX_TIM3_Init+0xfc>)
 80031d8:	f004 feca 	bl	8007f70 <HAL_TIM_PWM_ConfigChannel>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80031e2:	f7ff fd09 	bl	8002bf8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80031e6:	4803      	ldr	r0, [pc, #12]	; (80031f4 <MX_TIM3_Init+0xfc>)
 80031e8:	f000 f92e 	bl	8003448 <HAL_TIM_MspPostInit>

}
 80031ec:	bf00      	nop
 80031ee:	3738      	adds	r7, #56	; 0x38
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	200005c0 	.word	0x200005c0
 80031f8:	40000400 	.word	0x40000400

080031fc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b096      	sub	sp, #88	; 0x58
 8003200:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003202:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003206:	2200      	movs	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	605a      	str	r2, [r3, #4]
 800320c:	609a      	str	r2, [r3, #8]
 800320e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003210:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800321a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800321e:	2200      	movs	r2, #0
 8003220:	601a      	str	r2, [r3, #0]
 8003222:	605a      	str	r2, [r3, #4]
 8003224:	609a      	str	r2, [r3, #8]
 8003226:	60da      	str	r2, [r3, #12]
 8003228:	611a      	str	r2, [r3, #16]
 800322a:	615a      	str	r2, [r3, #20]
 800322c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800322e:	1d3b      	adds	r3, r7, #4
 8003230:	2220      	movs	r2, #32
 8003232:	2100      	movs	r1, #0
 8003234:	4618      	mov	r0, r3
 8003236:	f006 fb77 	bl	8009928 <memset>

  htim8.Instance = TIM8;
 800323a:	4b3d      	ldr	r3, [pc, #244]	; (8003330 <MX_TIM8_Init+0x134>)
 800323c:	4a3d      	ldr	r2, [pc, #244]	; (8003334 <MX_TIM8_Init+0x138>)
 800323e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8003240:	4b3b      	ldr	r3, [pc, #236]	; (8003330 <MX_TIM8_Init+0x134>)
 8003242:	22b3      	movs	r2, #179	; 0xb3
 8003244:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003246:	4b3a      	ldr	r3, [pc, #232]	; (8003330 <MX_TIM8_Init+0x134>)
 8003248:	2200      	movs	r2, #0
 800324a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 800324c:	4b38      	ldr	r3, [pc, #224]	; (8003330 <MX_TIM8_Init+0x134>)
 800324e:	2263      	movs	r2, #99	; 0x63
 8003250:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003252:	4b37      	ldr	r3, [pc, #220]	; (8003330 <MX_TIM8_Init+0x134>)
 8003254:	2200      	movs	r2, #0
 8003256:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003258:	4b35      	ldr	r3, [pc, #212]	; (8003330 <MX_TIM8_Init+0x134>)
 800325a:	2200      	movs	r2, #0
 800325c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800325e:	4b34      	ldr	r3, [pc, #208]	; (8003330 <MX_TIM8_Init+0x134>)
 8003260:	2200      	movs	r2, #0
 8003262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003264:	4832      	ldr	r0, [pc, #200]	; (8003330 <MX_TIM8_Init+0x134>)
 8003266:	f004 fcef 	bl	8007c48 <HAL_TIM_Base_Init>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8003270:	f7ff fcc2 	bl	8002bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003274:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003278:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800327a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800327e:	4619      	mov	r1, r3
 8003280:	482b      	ldr	r0, [pc, #172]	; (8003330 <MX_TIM8_Init+0x134>)
 8003282:	f004 ff3b 	bl	80080fc <HAL_TIM_ConfigClockSource>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800328c:	f7ff fcb4 	bl	8002bf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003290:	4827      	ldr	r0, [pc, #156]	; (8003330 <MX_TIM8_Init+0x134>)
 8003292:	f004 fd28 	bl	8007ce6 <HAL_TIM_PWM_Init>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800329c:	f7ff fcac 	bl	8002bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032a0:	2300      	movs	r3, #0
 80032a2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032a4:	2300      	movs	r3, #0
 80032a6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80032a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032ac:	4619      	mov	r1, r3
 80032ae:	4820      	ldr	r0, [pc, #128]	; (8003330 <MX_TIM8_Init+0x134>)
 80032b0:	f005 fc22 	bl	8008af8 <HAL_TIMEx_MasterConfigSynchronization>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80032ba:	f7ff fc9d 	bl	8002bf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032be:	2360      	movs	r3, #96	; 0x60
 80032c0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032c6:	2300      	movs	r3, #0
 80032c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032ca:	2300      	movs	r3, #0
 80032cc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032ce:	2300      	movs	r3, #0
 80032d0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032d2:	2300      	movs	r3, #0
 80032d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032da:	220c      	movs	r2, #12
 80032dc:	4619      	mov	r1, r3
 80032de:	4814      	ldr	r0, [pc, #80]	; (8003330 <MX_TIM8_Init+0x134>)
 80032e0:	f004 fe46 	bl	8007f70 <HAL_TIM_PWM_ConfigChannel>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 80032ea:	f7ff fc85 	bl	8002bf8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80032ee:	2300      	movs	r3, #0
 80032f0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032f6:	2300      	movs	r3, #0
 80032f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032fa:	2300      	movs	r3, #0
 80032fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032fe:	2300      	movs	r3, #0
 8003300:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003302:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003306:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003308:	2300      	movs	r3, #0
 800330a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800330c:	1d3b      	adds	r3, r7, #4
 800330e:	4619      	mov	r1, r3
 8003310:	4807      	ldr	r0, [pc, #28]	; (8003330 <MX_TIM8_Init+0x134>)
 8003312:	f005 fc6d 	bl	8008bf0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 800331c:	f7ff fc6c 	bl	8002bf8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8003320:	4803      	ldr	r0, [pc, #12]	; (8003330 <MX_TIM8_Init+0x134>)
 8003322:	f000 f891 	bl	8003448 <HAL_TIM_MspPostInit>

}
 8003326:	bf00      	nop
 8003328:	3758      	adds	r7, #88	; 0x58
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	20000580 	.word	0x20000580
 8003334:	40010400 	.word	0x40010400

08003338 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08c      	sub	sp, #48	; 0x30
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003340:	f107 031c 	add.w	r3, r7, #28
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	605a      	str	r2, [r3, #4]
 800334a:	609a      	str	r2, [r3, #8]
 800334c:	60da      	str	r2, [r3, #12]
 800334e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a37      	ldr	r2, [pc, #220]	; (8003434 <HAL_TIM_Base_MspInit+0xfc>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d10e      	bne.n	8003378 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800335a:	2300      	movs	r3, #0
 800335c:	61bb      	str	r3, [r7, #24]
 800335e:	4b36      	ldr	r3, [pc, #216]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 8003360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003362:	4a35      	ldr	r2, [pc, #212]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 8003364:	f043 0301 	orr.w	r3, r3, #1
 8003368:	6453      	str	r3, [r2, #68]	; 0x44
 800336a:	4b33      	ldr	r3, [pc, #204]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 800336c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	61bb      	str	r3, [r7, #24]
 8003374:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003376:	e059      	b.n	800342c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM2)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003380:	d12d      	bne.n	80033de <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003382:	2300      	movs	r3, #0
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	4b2c      	ldr	r3, [pc, #176]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	4a2b      	ldr	r2, [pc, #172]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 800338c:	f043 0301 	orr.w	r3, r3, #1
 8003390:	6413      	str	r3, [r2, #64]	; 0x40
 8003392:	4b29      	ldr	r3, [pc, #164]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	617b      	str	r3, [r7, #20]
 800339c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800339e:	2300      	movs	r3, #0
 80033a0:	613b      	str	r3, [r7, #16]
 80033a2:	4b25      	ldr	r3, [pc, #148]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a6:	4a24      	ldr	r2, [pc, #144]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 80033a8:	f043 0302 	orr.w	r3, r3, #2
 80033ac:	6313      	str	r3, [r2, #48]	; 0x30
 80033ae:	4b22      	ldr	r3, [pc, #136]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	613b      	str	r3, [r7, #16]
 80033b8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ClimbSpeed_TIM2_CH3_Pin|ClimbSpeed_TIM2_CH4_Pin;
 80033ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80033be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c0:	2302      	movs	r3, #2
 80033c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c8:	2300      	movs	r3, #0
 80033ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033cc:	2301      	movs	r3, #1
 80033ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d0:	f107 031c 	add.w	r3, r7, #28
 80033d4:	4619      	mov	r1, r3
 80033d6:	4819      	ldr	r0, [pc, #100]	; (800343c <HAL_TIM_Base_MspInit+0x104>)
 80033d8:	f002 f92c 	bl	8005634 <HAL_GPIO_Init>
}
 80033dc:	e026      	b.n	800342c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM3)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a17      	ldr	r2, [pc, #92]	; (8003440 <HAL_TIM_Base_MspInit+0x108>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d10e      	bne.n	8003406 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033e8:	2300      	movs	r3, #0
 80033ea:	60fb      	str	r3, [r7, #12]
 80033ec:	4b12      	ldr	r3, [pc, #72]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 80033ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f0:	4a11      	ldr	r2, [pc, #68]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 80033f2:	f043 0302 	orr.w	r3, r3, #2
 80033f6:	6413      	str	r3, [r2, #64]	; 0x40
 80033f8:	4b0f      	ldr	r3, [pc, #60]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	68fb      	ldr	r3, [r7, #12]
}
 8003404:	e012      	b.n	800342c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM8)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a0e      	ldr	r2, [pc, #56]	; (8003444 <HAL_TIM_Base_MspInit+0x10c>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d10d      	bne.n	800342c <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003410:	2300      	movs	r3, #0
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	4b08      	ldr	r3, [pc, #32]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 8003416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003418:	4a07      	ldr	r2, [pc, #28]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 800341a:	f043 0302 	orr.w	r3, r3, #2
 800341e:	6453      	str	r3, [r2, #68]	; 0x44
 8003420:	4b05      	ldr	r3, [pc, #20]	; (8003438 <HAL_TIM_Base_MspInit+0x100>)
 8003422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	60bb      	str	r3, [r7, #8]
 800342a:	68bb      	ldr	r3, [r7, #8]
}
 800342c:	bf00      	nop
 800342e:	3730      	adds	r7, #48	; 0x30
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40010000 	.word	0x40010000
 8003438:	40023800 	.word	0x40023800
 800343c:	40020400 	.word	0x40020400
 8003440:	40000400 	.word	0x40000400
 8003444:	40010400 	.word	0x40010400

08003448 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b08a      	sub	sp, #40	; 0x28
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003450:	f107 0314 	add.w	r3, r7, #20
 8003454:	2200      	movs	r2, #0
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	605a      	str	r2, [r3, #4]
 800345a:	609a      	str	r2, [r3, #8]
 800345c:	60da      	str	r2, [r3, #12]
 800345e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a37      	ldr	r2, [pc, #220]	; (8003544 <HAL_TIM_MspPostInit+0xfc>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d11f      	bne.n	80034aa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800346a:	2300      	movs	r3, #0
 800346c:	613b      	str	r3, [r7, #16]
 800346e:	4b36      	ldr	r3, [pc, #216]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 8003470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003472:	4a35      	ldr	r2, [pc, #212]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 8003474:	f043 0301 	orr.w	r3, r3, #1
 8003478:	6313      	str	r3, [r2, #48]	; 0x30
 800347a:	4b33      	ldr	r3, [pc, #204]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 800347c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	613b      	str	r3, [r7, #16]
 8003484:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Climb_TIM1_CH2_Pin;
 8003486:	f44f 7300 	mov.w	r3, #512	; 0x200
 800348a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348c:	2302      	movs	r3, #2
 800348e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003494:	2300      	movs	r3, #0
 8003496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003498:	2301      	movs	r3, #1
 800349a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 800349c:	f107 0314 	add.w	r3, r7, #20
 80034a0:	4619      	mov	r1, r3
 80034a2:	482a      	ldr	r0, [pc, #168]	; (800354c <HAL_TIM_MspPostInit+0x104>)
 80034a4:	f002 f8c6 	bl	8005634 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80034a8:	e047      	b.n	800353a <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM3)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a28      	ldr	r2, [pc, #160]	; (8003550 <HAL_TIM_MspPostInit+0x108>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d11e      	bne.n	80034f2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034b4:	2300      	movs	r3, #0
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	4b23      	ldr	r3, [pc, #140]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 80034ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034bc:	4a22      	ldr	r2, [pc, #136]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 80034be:	f043 0304 	orr.w	r3, r3, #4
 80034c2:	6313      	str	r3, [r2, #48]	; 0x30
 80034c4:	4b20      	ldr	r3, [pc, #128]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 80034c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Wheel_TIM3_CH1_Pin|Wheel_TIM3_CH2_Pin;
 80034d0:	23c0      	movs	r3, #192	; 0xc0
 80034d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d4:	2302      	movs	r3, #2
 80034d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d8:	2300      	movs	r3, #0
 80034da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034dc:	2300      	movs	r3, #0
 80034de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034e0:	2302      	movs	r3, #2
 80034e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034e4:	f107 0314 	add.w	r3, r7, #20
 80034e8:	4619      	mov	r1, r3
 80034ea:	481a      	ldr	r0, [pc, #104]	; (8003554 <HAL_TIM_MspPostInit+0x10c>)
 80034ec:	f002 f8a2 	bl	8005634 <HAL_GPIO_Init>
}
 80034f0:	e023      	b.n	800353a <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM8)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a18      	ldr	r2, [pc, #96]	; (8003558 <HAL_TIM_MspPostInit+0x110>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d11e      	bne.n	800353a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034fc:	2300      	movs	r3, #0
 80034fe:	60bb      	str	r3, [r7, #8]
 8003500:	4b11      	ldr	r3, [pc, #68]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 8003502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003504:	4a10      	ldr	r2, [pc, #64]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 8003506:	f043 0304 	orr.w	r3, r3, #4
 800350a:	6313      	str	r3, [r2, #48]	; 0x30
 800350c:	4b0e      	ldr	r3, [pc, #56]	; (8003548 <HAL_TIM_MspPostInit+0x100>)
 800350e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	60bb      	str	r3, [r7, #8]
 8003516:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Climb_TIM8_CH4_Pin;
 8003518:	f44f 7300 	mov.w	r3, #512	; 0x200
 800351c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800351e:	2302      	movs	r3, #2
 8003520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003526:	2300      	movs	r3, #0
 8003528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800352a:	2303      	movs	r3, #3
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 800352e:	f107 0314 	add.w	r3, r7, #20
 8003532:	4619      	mov	r1, r3
 8003534:	4807      	ldr	r0, [pc, #28]	; (8003554 <HAL_TIM_MspPostInit+0x10c>)
 8003536:	f002 f87d 	bl	8005634 <HAL_GPIO_Init>
}
 800353a:	bf00      	nop
 800353c:	3728      	adds	r7, #40	; 0x28
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40010000 	.word	0x40010000
 8003548:	40023800 	.word	0x40023800
 800354c:	40020000 	.word	0x40020000
 8003550:	40000400 	.word	0x40000400
 8003554:	40020800 	.word	0x40020800
 8003558:	40010400 	.word	0x40010400

0800355c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003560:	4b11      	ldr	r3, [pc, #68]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 8003562:	4a12      	ldr	r2, [pc, #72]	; (80035ac <MX_USART3_UART_Init+0x50>)
 8003564:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003566:	4b10      	ldr	r3, [pc, #64]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 8003568:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800356c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800356e:	4b0e      	ldr	r3, [pc, #56]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 8003570:	2200      	movs	r2, #0
 8003572:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003574:	4b0c      	ldr	r3, [pc, #48]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 8003576:	2200      	movs	r2, #0
 8003578:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800357a:	4b0b      	ldr	r3, [pc, #44]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 800357c:	2200      	movs	r2, #0
 800357e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003580:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 8003582:	220c      	movs	r2, #12
 8003584:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003586:	4b08      	ldr	r3, [pc, #32]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 8003588:	2200      	movs	r2, #0
 800358a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800358c:	4b06      	ldr	r3, [pc, #24]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 800358e:	2200      	movs	r2, #0
 8003590:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003592:	4805      	ldr	r0, [pc, #20]	; (80035a8 <MX_USART3_UART_Init+0x4c>)
 8003594:	f005 fb7e 	bl	8008c94 <HAL_UART_Init>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800359e:	f7ff fb2b 	bl	8002bf8 <Error_Handler>
  }

}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	200006e0 	.word	0x200006e0
 80035ac:	40004800 	.word	0x40004800

080035b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08a      	sub	sp, #40	; 0x28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b8:	f107 0314 	add.w	r3, r7, #20
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	605a      	str	r2, [r3, #4]
 80035c2:	609a      	str	r2, [r3, #8]
 80035c4:	60da      	str	r2, [r3, #12]
 80035c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a30      	ldr	r2, [pc, #192]	; (8003690 <HAL_UART_MspInit+0xe0>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d15a      	bne.n	8003688 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	4b2f      	ldr	r3, [pc, #188]	; (8003694 <HAL_UART_MspInit+0xe4>)
 80035d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035da:	4a2e      	ldr	r2, [pc, #184]	; (8003694 <HAL_UART_MspInit+0xe4>)
 80035dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035e0:	6413      	str	r3, [r2, #64]	; 0x40
 80035e2:	4b2c      	ldr	r3, [pc, #176]	; (8003694 <HAL_UART_MspInit+0xe4>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ea:	613b      	str	r3, [r7, #16]
 80035ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035ee:	2300      	movs	r3, #0
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	4b28      	ldr	r3, [pc, #160]	; (8003694 <HAL_UART_MspInit+0xe4>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	4a27      	ldr	r2, [pc, #156]	; (8003694 <HAL_UART_MspInit+0xe4>)
 80035f8:	f043 0308 	orr.w	r3, r3, #8
 80035fc:	6313      	str	r3, [r2, #48]	; 0x30
 80035fe:	4b25      	ldr	r3, [pc, #148]	; (8003694 <HAL_UART_MspInit+0xe4>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = HubM_UART3_TX_Pin|HubM_UART3_RX_Pin;
 800360a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800360e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003610:	2302      	movs	r3, #2
 8003612:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003618:	2303      	movs	r3, #3
 800361a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800361c:	2307      	movs	r3, #7
 800361e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003620:	f107 0314 	add.w	r3, r7, #20
 8003624:	4619      	mov	r1, r3
 8003626:	481c      	ldr	r0, [pc, #112]	; (8003698 <HAL_UART_MspInit+0xe8>)
 8003628:	f002 f804 	bl	8005634 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800362c:	4b1b      	ldr	r3, [pc, #108]	; (800369c <HAL_UART_MspInit+0xec>)
 800362e:	4a1c      	ldr	r2, [pc, #112]	; (80036a0 <HAL_UART_MspInit+0xf0>)
 8003630:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003632:	4b1a      	ldr	r3, [pc, #104]	; (800369c <HAL_UART_MspInit+0xec>)
 8003634:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003638:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800363a:	4b18      	ldr	r3, [pc, #96]	; (800369c <HAL_UART_MspInit+0xec>)
 800363c:	2200      	movs	r2, #0
 800363e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003640:	4b16      	ldr	r3, [pc, #88]	; (800369c <HAL_UART_MspInit+0xec>)
 8003642:	2200      	movs	r2, #0
 8003644:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003646:	4b15      	ldr	r3, [pc, #84]	; (800369c <HAL_UART_MspInit+0xec>)
 8003648:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800364c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800364e:	4b13      	ldr	r3, [pc, #76]	; (800369c <HAL_UART_MspInit+0xec>)
 8003650:	2200      	movs	r2, #0
 8003652:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003654:	4b11      	ldr	r3, [pc, #68]	; (800369c <HAL_UART_MspInit+0xec>)
 8003656:	2200      	movs	r2, #0
 8003658:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800365a:	4b10      	ldr	r3, [pc, #64]	; (800369c <HAL_UART_MspInit+0xec>)
 800365c:	2200      	movs	r2, #0
 800365e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003660:	4b0e      	ldr	r3, [pc, #56]	; (800369c <HAL_UART_MspInit+0xec>)
 8003662:	2200      	movs	r2, #0
 8003664:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003666:	4b0d      	ldr	r3, [pc, #52]	; (800369c <HAL_UART_MspInit+0xec>)
 8003668:	2200      	movs	r2, #0
 800366a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800366c:	480b      	ldr	r0, [pc, #44]	; (800369c <HAL_UART_MspInit+0xec>)
 800366e:	f001 fc71 	bl	8004f54 <HAL_DMA_Init>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003678:	f7ff fabe 	bl	8002bf8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a07      	ldr	r2, [pc, #28]	; (800369c <HAL_UART_MspInit+0xec>)
 8003680:	635a      	str	r2, [r3, #52]	; 0x34
 8003682:	4a06      	ldr	r2, [pc, #24]	; (800369c <HAL_UART_MspInit+0xec>)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003688:	bf00      	nop
 800368a:	3728      	adds	r7, #40	; 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40004800 	.word	0x40004800
 8003694:	40023800 	.word	0x40023800
 8003698:	40020c00 	.word	0x40020c00
 800369c:	20000680 	.word	0x20000680
 80036a0:	40026028 	.word	0x40026028

080036a4 <joystick_Init>:
static int joyPosBuffer[2][5] = {0};
static int joy_pos_buffer_cnt = 0;
static const float JoyForwardAngle = 1.57;
static const float JoyForwardAngleDeadzone = 0.1;

void joystick_Init(void){
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  memset(joyPosBuffer, 0, sizeof(joyPosBuffer));
 80036a8:	2228      	movs	r2, #40	; 0x28
 80036aa:	2100      	movs	r1, #0
 80036ac:	4802      	ldr	r0, [pc, #8]	; (80036b8 <joystick_Init+0x14>)
 80036ae:	f006 f93b 	bl	8009928 <memset>
}
 80036b2:	bf00      	nop
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	20000254 	.word	0x20000254
 80036bc:	00000000 	.word	0x00000000

080036c0 <joystickCalculatePos>:

void joystickCalculatePos(void)
{
 80036c0:	b5b0      	push	{r4, r5, r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
  // update joystick reading into buffer array
  if (joy_pos_buffer_cnt == JoyPosBufferSize)
 80036c6:	4bc2      	ldr	r3, [pc, #776]	; (80039d0 <joystickCalculatePos+0x310>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2205      	movs	r2, #5
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d102      	bne.n	80036d6 <joystickCalculatePos+0x16>
    joy_pos_buffer_cnt = 0;
 80036d0:	4bbf      	ldr	r3, [pc, #764]	; (80039d0 <joystickCalculatePos+0x310>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]

  joyPosBuffer[0][joy_pos_buffer_cnt] = tempJoyRawDataX - JoystickCenterX;
 80036d6:	4bbf      	ldr	r3, [pc, #764]	; (80039d4 <joystickCalculatePos+0x314>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	f643 7148 	movw	r1, #16200	; 0x3f48
 80036de:	4bbc      	ldr	r3, [pc, #752]	; (80039d0 <joystickCalculatePos+0x310>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	1a52      	subs	r2, r2, r1
 80036e4:	49bc      	ldr	r1, [pc, #752]	; (80039d8 <joystickCalculatePos+0x318>)
 80036e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  joyPosBuffer[1][joy_pos_buffer_cnt] = tempJoyRawDataY - JoystickCenterY;
 80036ea:	4bbc      	ldr	r3, [pc, #752]	; (80039dc <joystickCalculatePos+0x31c>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 80036f2:	4bb7      	ldr	r3, [pc, #732]	; (80039d0 <joystickCalculatePos+0x310>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	1a52      	subs	r2, r2, r1
 80036f8:	49b7      	ldr	r1, [pc, #732]	; (80039d8 <joystickCalculatePos+0x318>)
 80036fa:	3305      	adds	r3, #5
 80036fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  // calculate joystick position average from the buffer
  int sum_x = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	60fb      	str	r3, [r7, #12]
  int sum_y = 0;
 8003704:	2300      	movs	r3, #0
 8003706:	60bb      	str	r3, [r7, #8]
  for (int i = 0; i < JoyPosBufferSize; i++)
 8003708:	2300      	movs	r3, #0
 800370a:	607b      	str	r3, [r7, #4]
 800370c:	e011      	b.n	8003732 <joystickCalculatePos+0x72>
  {
    sum_x += joyPosBuffer[0][i];
 800370e:	4ab2      	ldr	r2, [pc, #712]	; (80039d8 <joystickCalculatePos+0x318>)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	4413      	add	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]
    sum_y += joyPosBuffer[1][i];
 800371c:	4aae      	ldr	r2, [pc, #696]	; (80039d8 <joystickCalculatePos+0x318>)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3305      	adds	r3, #5
 8003722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	4413      	add	r3, r2
 800372a:	60bb      	str	r3, [r7, #8]
  for (int i = 0; i < JoyPosBufferSize; i++)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3301      	adds	r3, #1
 8003730:	607b      	str	r3, [r7, #4]
 8003732:	2205      	movs	r2, #5
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4293      	cmp	r3, r2
 8003738:	dbe9      	blt.n	800370e <joystickCalculatePos+0x4e>
  }

  hJoystick.x = sum_x / JoyPosBufferSize;
 800373a:	2205      	movs	r2, #5
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	fb93 f3f2 	sdiv	r3, r3, r2
 8003742:	b21a      	sxth	r2, r3
 8003744:	4ba6      	ldr	r3, [pc, #664]	; (80039e0 <joystickCalculatePos+0x320>)
 8003746:	801a      	strh	r2, [r3, #0]
  hJoystick.y = sum_y / JoyPosBufferSize;
 8003748:	2205      	movs	r2, #5
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003750:	b21a      	sxth	r2, r3
 8003752:	4ba3      	ldr	r3, [pc, #652]	; (80039e0 <joystickCalculatePos+0x320>)
 8003754:	805a      	strh	r2, [r3, #2]

  // calculate magnitude and angle
  hJoystick.magnitude = sqrt(pow(hJoystick.x, 2) + pow(hJoystick.y,2));
 8003756:	4ba2      	ldr	r3, [pc, #648]	; (80039e0 <joystickCalculatePos+0x320>)
 8003758:	f9b3 3000 	ldrsh.w	r3, [r3]
 800375c:	4618      	mov	r0, r3
 800375e:	f7fc fe99 	bl	8000494 <__aeabi_i2d>
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	ed9f 1b96 	vldr	d1, [pc, #600]	; 80039c0 <joystickCalculatePos+0x300>
 800376a:	ec43 2b10 	vmov	d0, r2, r3
 800376e:	f006 fb35 	bl	8009ddc <pow>
 8003772:	ec55 4b10 	vmov	r4, r5, d0
 8003776:	4b9a      	ldr	r3, [pc, #616]	; (80039e0 <joystickCalculatePos+0x320>)
 8003778:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800377c:	4618      	mov	r0, r3
 800377e:	f7fc fe89 	bl	8000494 <__aeabi_i2d>
 8003782:	4602      	mov	r2, r0
 8003784:	460b      	mov	r3, r1
 8003786:	ed9f 1b8e 	vldr	d1, [pc, #568]	; 80039c0 <joystickCalculatePos+0x300>
 800378a:	ec43 2b10 	vmov	d0, r2, r3
 800378e:	f006 fb25 	bl	8009ddc <pow>
 8003792:	ec53 2b10 	vmov	r2, r3, d0
 8003796:	4620      	mov	r0, r4
 8003798:	4629      	mov	r1, r5
 800379a:	f7fc fd2f 	bl	80001fc <__adddf3>
 800379e:	4602      	mov	r2, r0
 80037a0:	460b      	mov	r3, r1
 80037a2:	ec43 2b17 	vmov	d7, r2, r3
 80037a6:	eeb0 0a47 	vmov.f32	s0, s14
 80037aa:	eef0 0a67 	vmov.f32	s1, s15
 80037ae:	f006 fbc3 	bl	8009f38 <sqrt>
 80037b2:	ec53 2b10 	vmov	r2, r3, d0
 80037b6:	4610      	mov	r0, r2
 80037b8:	4619      	mov	r1, r3
 80037ba:	f7fd f9cd 	bl	8000b58 <__aeabi_d2f>
 80037be:	4603      	mov	r3, r0
 80037c0:	4a87      	ldr	r2, [pc, #540]	; (80039e0 <joystickCalculatePos+0x320>)
 80037c2:	6053      	str	r3, [r2, #4]
  hJoystick.angle = atan2(hJoystick.y, hJoystick.x);
 80037c4:	4b86      	ldr	r3, [pc, #536]	; (80039e0 <joystickCalculatePos+0x320>)
 80037c6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fc fe62 	bl	8000494 <__aeabi_i2d>
 80037d0:	4604      	mov	r4, r0
 80037d2:	460d      	mov	r5, r1
 80037d4:	4b82      	ldr	r3, [pc, #520]	; (80039e0 <joystickCalculatePos+0x320>)
 80037d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037da:	4618      	mov	r0, r3
 80037dc:	f7fc fe5a 	bl	8000494 <__aeabi_i2d>
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	ec43 2b11 	vmov	d1, r2, r3
 80037e8:	ec45 4b10 	vmov	d0, r4, r5
 80037ec:	f006 faf4 	bl	8009dd8 <atan2>
 80037f0:	ec53 2b10 	vmov	r2, r3, d0
 80037f4:	4610      	mov	r0, r2
 80037f6:	4619      	mov	r1, r3
 80037f8:	f7fd f9ae 	bl	8000b58 <__aeabi_d2f>
 80037fc:	4603      	mov	r3, r0
 80037fe:	4a78      	ldr	r2, [pc, #480]	; (80039e0 <joystickCalculatePos+0x320>)
 8003800:	6093      	str	r3, [r2, #8]

  // limit magnitude
  if (hJoystick.magnitude > JoystickMagnitudeMax)
 8003802:	4b77      	ldr	r3, [pc, #476]	; (80039e0 <joystickCalculatePos+0x320>)
 8003804:	ed93 7a01 	vldr	s14, [r3, #4]
 8003808:	eddf 7a76 	vldr	s15, [pc, #472]	; 80039e4 <joystickCalculatePos+0x324>
 800380c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003810:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003818:	dd06      	ble.n	8003828 <joystickCalculatePos+0x168>
    hJoystick.magnitude = JoystickMagnitudeMax;
 800381a:	eddf 7a72 	vldr	s15, [pc, #456]	; 80039e4 <joystickCalculatePos+0x324>
 800381e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003822:	4b6f      	ldr	r3, [pc, #444]	; (80039e0 <joystickCalculatePos+0x320>)
 8003824:	edc3 7a01 	vstr	s15, [r3, #4]

  // filter joystick forward deadzone
  if (hJoystick.angle > JoyForwardAngle - JoyForwardAngleDeadzone &&
 8003828:	4b6d      	ldr	r3, [pc, #436]	; (80039e0 <joystickCalculatePos+0x320>)
 800382a:	ed93 7a02 	vldr	s14, [r3, #8]
 800382e:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80039e8 <joystickCalculatePos+0x328>
 8003832:	eddf 7a6e 	vldr	s15, [pc, #440]	; 80039ec <joystickCalculatePos+0x32c>
 8003836:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800383a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800383e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003842:	dd10      	ble.n	8003866 <joystickCalculatePos+0x1a6>
      hJoystick.angle < JoyForwardAngle + JoyForwardAngleDeadzone)
 8003844:	4b66      	ldr	r3, [pc, #408]	; (80039e0 <joystickCalculatePos+0x320>)
 8003846:	ed93 7a02 	vldr	s14, [r3, #8]
 800384a:	eddf 6a67 	vldr	s13, [pc, #412]	; 80039e8 <joystickCalculatePos+0x328>
 800384e:	eddf 7a67 	vldr	s15, [pc, #412]	; 80039ec <joystickCalculatePos+0x32c>
 8003852:	ee76 7aa7 	vadd.f32	s15, s13, s15
  if (hJoystick.angle > JoyForwardAngle - JoyForwardAngleDeadzone &&
 8003856:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800385a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800385e:	d502      	bpl.n	8003866 <joystickCalculatePos+0x1a6>
    hJoystick.angle = JoyForwardAngle;
 8003860:	4a63      	ldr	r2, [pc, #396]	; (80039f0 <joystickCalculatePos+0x330>)
 8003862:	4b5f      	ldr	r3, [pc, #380]	; (80039e0 <joystickCalculatePos+0x320>)
 8003864:	609a      	str	r2, [r3, #8]

  // filter joystick backward deadzone
  if (hJoystick.angle > -(JoyForwardAngle + JoyForwardAngleDeadzone) &&
 8003866:	4b5e      	ldr	r3, [pc, #376]	; (80039e0 <joystickCalculatePos+0x320>)
 8003868:	ed93 7a02 	vldr	s14, [r3, #8]
 800386c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80039e8 <joystickCalculatePos+0x328>
 8003870:	eddf 7a5e 	vldr	s15, [pc, #376]	; 80039ec <joystickCalculatePos+0x32c>
 8003874:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003878:	eef1 7a67 	vneg.f32	s15, s15
 800387c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003884:	dd16      	ble.n	80038b4 <joystickCalculatePos+0x1f4>
      hJoystick.angle < -(JoyForwardAngle - JoyForwardAngleDeadzone))
 8003886:	4b56      	ldr	r3, [pc, #344]	; (80039e0 <joystickCalculatePos+0x320>)
 8003888:	ed93 7a02 	vldr	s14, [r3, #8]
 800388c:	eddf 6a56 	vldr	s13, [pc, #344]	; 80039e8 <joystickCalculatePos+0x328>
 8003890:	eddf 7a56 	vldr	s15, [pc, #344]	; 80039ec <joystickCalculatePos+0x32c>
 8003894:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003898:	eef1 7a67 	vneg.f32	s15, s15
  if (hJoystick.angle > -(JoyForwardAngle + JoyForwardAngleDeadzone) &&
 800389c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a4:	d506      	bpl.n	80038b4 <joystickCalculatePos+0x1f4>
    hJoystick.angle = -JoyForwardAngle;
 80038a6:	eddf 7a50 	vldr	s15, [pc, #320]	; 80039e8 <joystickCalculatePos+0x328>
 80038aa:	eef1 7a67 	vneg.f32	s15, s15
 80038ae:	4b4c      	ldr	r3, [pc, #304]	; (80039e0 <joystickCalculatePos+0x320>)
 80038b0:	edc3 7a02 	vstr	s15, [r3, #8]

  // normalize joystick reading
  hJoystick.linear = hJoystick.magnitude/JoystickMagnitudeMax * sin(hJoystick.angle);
 80038b4:	4b4a      	ldr	r3, [pc, #296]	; (80039e0 <joystickCalculatePos+0x320>)
 80038b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80038ba:	eddf 7a4a 	vldr	s15, [pc, #296]	; 80039e4 <joystickCalculatePos+0x324>
 80038be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038c2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80038c6:	ee16 0a90 	vmov	r0, s13
 80038ca:	f7fc fdf5 	bl	80004b8 <__aeabi_f2d>
 80038ce:	4604      	mov	r4, r0
 80038d0:	460d      	mov	r5, r1
 80038d2:	4b43      	ldr	r3, [pc, #268]	; (80039e0 <joystickCalculatePos+0x320>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fc fdee 	bl	80004b8 <__aeabi_f2d>
 80038dc:	4602      	mov	r2, r0
 80038de:	460b      	mov	r3, r1
 80038e0:	ec43 2b10 	vmov	d0, r2, r3
 80038e4:	f006 fa24 	bl	8009d30 <sin>
 80038e8:	ec53 2b10 	vmov	r2, r3, d0
 80038ec:	4620      	mov	r0, r4
 80038ee:	4629      	mov	r1, r5
 80038f0:	f7fc fe3a 	bl	8000568 <__aeabi_dmul>
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	4610      	mov	r0, r2
 80038fa:	4619      	mov	r1, r3
 80038fc:	f7fd f92c 	bl	8000b58 <__aeabi_d2f>
 8003900:	4603      	mov	r3, r0
 8003902:	4a37      	ldr	r2, [pc, #220]	; (80039e0 <joystickCalculatePos+0x320>)
 8003904:	60d3      	str	r3, [r2, #12]
  hJoystick.angular = hJoystick.magnitude/JoystickMagnitudeMax * cos(hJoystick.angle);
 8003906:	4b36      	ldr	r3, [pc, #216]	; (80039e0 <joystickCalculatePos+0x320>)
 8003908:	ed93 7a01 	vldr	s14, [r3, #4]
 800390c:	eddf 7a35 	vldr	s15, [pc, #212]	; 80039e4 <joystickCalculatePos+0x324>
 8003910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003914:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003918:	ee16 0a90 	vmov	r0, s13
 800391c:	f7fc fdcc 	bl	80004b8 <__aeabi_f2d>
 8003920:	4604      	mov	r4, r0
 8003922:	460d      	mov	r5, r1
 8003924:	4b2e      	ldr	r3, [pc, #184]	; (80039e0 <joystickCalculatePos+0x320>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	4618      	mov	r0, r3
 800392a:	f7fc fdc5 	bl	80004b8 <__aeabi_f2d>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	ec43 2b10 	vmov	d0, r2, r3
 8003936:	f006 f99f 	bl	8009c78 <cos>
 800393a:	ec53 2b10 	vmov	r2, r3, d0
 800393e:	4620      	mov	r0, r4
 8003940:	4629      	mov	r1, r5
 8003942:	f7fc fe11 	bl	8000568 <__aeabi_dmul>
 8003946:	4602      	mov	r2, r0
 8003948:	460b      	mov	r3, r1
 800394a:	4610      	mov	r0, r2
 800394c:	4619      	mov	r1, r3
 800394e:	f7fd f903 	bl	8000b58 <__aeabi_d2f>
 8003952:	4603      	mov	r3, r0
 8003954:	4a22      	ldr	r2, [pc, #136]	; (80039e0 <joystickCalculatePos+0x320>)
 8003956:	6113      	str	r3, [r2, #16]

  if (fabs(hJoystick.linear) < 0.05)
 8003958:	4b21      	ldr	r3, [pc, #132]	; (80039e0 <joystickCalculatePos+0x320>)
 800395a:	edd3 7a03 	vldr	s15, [r3, #12]
 800395e:	eef0 7ae7 	vabs.f32	s15, s15
 8003962:	ee17 0a90 	vmov	r0, s15
 8003966:	f7fc fda7 	bl	80004b8 <__aeabi_f2d>
 800396a:	a317      	add	r3, pc, #92	; (adr r3, 80039c8 <joystickCalculatePos+0x308>)
 800396c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003970:	f7fd f86c 	bl	8000a4c <__aeabi_dcmplt>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <joystickCalculatePos+0x2c2>
    hJoystick.linear = 0;
 800397a:	4b19      	ldr	r3, [pc, #100]	; (80039e0 <joystickCalculatePos+0x320>)
 800397c:	f04f 0200 	mov.w	r2, #0
 8003980:	60da      	str	r2, [r3, #12]
  if (fabs(hJoystick.angular) < 0.05)
 8003982:	4b17      	ldr	r3, [pc, #92]	; (80039e0 <joystickCalculatePos+0x320>)
 8003984:	edd3 7a04 	vldr	s15, [r3, #16]
 8003988:	eef0 7ae7 	vabs.f32	s15, s15
 800398c:	ee17 0a90 	vmov	r0, s15
 8003990:	f7fc fd92 	bl	80004b8 <__aeabi_f2d>
 8003994:	a30c      	add	r3, pc, #48	; (adr r3, 80039c8 <joystickCalculatePos+0x308>)
 8003996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399a:	f7fd f857 	bl	8000a4c <__aeabi_dcmplt>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <joystickCalculatePos+0x2ec>
    hJoystick.angular = 0;
 80039a4:	4b0e      	ldr	r3, [pc, #56]	; (80039e0 <joystickCalculatePos+0x320>)
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	611a      	str	r2, [r3, #16]

  joy_pos_buffer_cnt++;
 80039ac:	4b08      	ldr	r3, [pc, #32]	; (80039d0 <joystickCalculatePos+0x310>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	3301      	adds	r3, #1
 80039b2:	4a07      	ldr	r2, [pc, #28]	; (80039d0 <joystickCalculatePos+0x310>)
 80039b4:	6013      	str	r3, [r2, #0]
}
 80039b6:	bf00      	nop
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bdb0      	pop	{r4, r5, r7, pc}
 80039be:	bf00      	nop
 80039c0:	00000000 	.word	0x00000000
 80039c4:	40000000 	.word	0x40000000
 80039c8:	9999999a 	.word	0x9999999a
 80039cc:	3fa99999 	.word	0x3fa99999
 80039d0:	2000027c 	.word	0x2000027c
 80039d4:	2000057c 	.word	0x2000057c
 80039d8:	20000254 	.word	0x20000254
 80039dc:	20000470 	.word	0x20000470
 80039e0:	20000720 	.word	0x20000720
 80039e4:	00002af8 	.word	0x00002af8
 80039e8:	3fc8f5c3 	.word	0x3fc8f5c3
 80039ec:	3dcccccd 	.word	0x3dcccccd
 80039f0:	3fc8f5c3 	.word	0x3fc8f5c3

080039f4 <wheelSpeedControl_Init>:

void wheelSpeedControl_Init(WheelSpeed* wheel, float max_lin_speed, float max_ang_speed)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a00:	edc7 0a01 	vstr	s1, [r7, #4]
  wheel->stable_cnt = 0;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	611a      	str	r2, [r3, #16]
  wheel->cur_r = 0.0f;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f04f 0200 	mov.w	r2, #0
 8003a10:	605a      	str	r2, [r3, #4]
  wheel->cur_l = 0.0f;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	601a      	str	r2, [r3, #0]
  wheel->pre_l= 0.0f;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f04f 0200 	mov.w	r2, #0
 8003a20:	609a      	str	r2, [r3, #8]
  wheel->pre_r = 0.0f;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f04f 0200 	mov.w	r2, #0
 8003a28:	60da      	str	r2, [r3, #12]
  wheel->max_angular_speed = max_ang_speed;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	619a      	str	r2, [r3, #24]
  wheel->max_linear_speed = max_lin_speed;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	615a      	str	r2, [r3, #20]
  wheel->start_from_stationary = false;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	771a      	strb	r2, [r3, #28]
}
 8003a3c:	bf00      	nop
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <wheel_Control>:

void wheel_Control(WheelSpeed* wheel)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  if (wheel->stable_cnt < 100)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	2b63      	cmp	r3, #99	; 0x63
 8003a56:	dc05      	bgt.n	8003a64 <wheel_Control+0x1c>
  {
      wheel->stable_cnt++;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	1c5a      	adds	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	611a      	str	r2, [r3, #16]
    return;
 8003a62:	e1cd      	b.n	8003e00 <wheel_Control+0x3b8>
  }

  joystickCalculatePos();
 8003a64:	f7ff fe2c 	bl	80036c0 <joystickCalculatePos>
  wheelCalculateSpeed(wheel);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 f9cd 	bl	8003e08 <wheelCalculateSpeed>

  if (wheel->pre_l == 0 && wheel->pre_r == 0)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a74:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a7c:	d10a      	bne.n	8003a94 <wheel_Control+0x4c>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	edd3 7a03 	vldr	s15, [r3, #12]
 8003a84:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a8c:	d102      	bne.n	8003a94 <wheel_Control+0x4c>
    wheel->start_from_stationary = true;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	771a      	strb	r2, [r3, #28]

  if (hJoystick.magnitude > JoystickMagnitudeMin)
 8003a94:	4bae      	ldr	r3, [pc, #696]	; (8003d50 <wheel_Control+0x308>)
 8003a96:	ed93 7a01 	vldr	s14, [r3, #4]
 8003a9a:	eddf 7aae 	vldr	s15, [pc, #696]	; 8003d54 <wheel_Control+0x30c>
 8003a9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aa2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aaa:	f340 80b3 	ble.w	8003c14 <wheel_Control+0x1cc>
  {
    float left_speed_step = wheel->left_speed_step;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab2:	61fb      	str	r3, [r7, #28]
    float right_speed_step = wheel->right_speed_step;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab8:	61bb      	str	r3, [r7, #24]

    if (wheel->start_from_stationary)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	7f1b      	ldrb	r3, [r3, #28]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d03c      	beq.n	8003b3c <wheel_Control+0xf4>
    {
//      float accel_loop = 100.0f;
      left_speed_step = fabs( wheel->cur_l) / wheel->accel_loop;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	edd3 7a00 	vldr	s15, [r3]
 8003ac8:	eef0 6ae7 	vabs.f32	s13, s15
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	ed93 7a08 	vldr	s14, [r3, #32]
 8003ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ad6:	edc7 7a07 	vstr	s15, [r7, #28]
      right_speed_step = fabs( wheel->cur_l) / wheel->accel_loop;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	edd3 7a00 	vldr	s15, [r3]
 8003ae0:	eef0 6ae7 	vabs.f32	s13, s15
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	ed93 7a08 	vldr	s14, [r3, #32]
 8003aea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003aee:	edc7 7a06 	vstr	s15, [r7, #24]

      if (fabs(wheel->pre_l) > 0.5f * wheel->max_angular_speed &&
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	edd3 7a02 	vldr	s15, [r3, #8]
 8003af8:	eeb0 7ae7 	vabs.f32	s14, s15
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b02:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8003b06:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b12:	dd13      	ble.n	8003b3c <wheel_Control+0xf4>
          fabs(wheel->pre_r) > 0.5f * wheel->max_angular_speed)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b1a:	eeb0 7ae7 	vabs.f32	s14, s15
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b24:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8003b28:	ee67 7aa6 	vmul.f32	s15, s15, s13
      if (fabs(wheel->pre_l) > 0.5f * wheel->max_angular_speed &&
 8003b2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b34:	dd02      	ble.n	8003b3c <wheel_Control+0xf4>
      {
	  wheel->start_from_stationary = false;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	771a      	strb	r2, [r3, #28]
      }
    }

    if (( wheel->cur_l - wheel->pre_l) > left_speed_step)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	ed93 7a00 	vldr	s14, [r3]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	edd3 7a02 	vldr	s15, [r3, #8]
 8003b48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b4c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b58:	d50a      	bpl.n	8003b70 <wheel_Control+0x128>
      wheel->cur_l = wheel->pre_l + left_speed_step;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003b60:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	edc3 7a00 	vstr	s15, [r3]
 8003b6e:	e01a      	b.n	8003ba6 <wheel_Control+0x15e>
    else if ((wheel->cur_l - wheel->pre_l) < -left_speed_step)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	ed93 7a00 	vldr	s14, [r3]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	edd3 7a02 	vldr	s15, [r3, #8]
 8003b7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003b80:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b84:	eef1 7a67 	vneg.f32	s15, s15
 8003b88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b90:	d509      	bpl.n	8003ba6 <wheel_Control+0x15e>
      wheel->cur_l = wheel->pre_l - left_speed_step;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	ed93 7a02 	vldr	s14, [r3, #8]
 8003b98:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	edc3 7a00 	vstr	s15, [r3]

    if ((wheel->cur_r - wheel->pre_r) > right_speed_step)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	ed93 7a01 	vldr	s14, [r3, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bb6:	ed97 7a06 	vldr	s14, [r7, #24]
 8003bba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bc2:	d50a      	bpl.n	8003bda <wheel_Control+0x192>
      wheel->cur_r = wheel->pre_r + right_speed_step;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	ed93 7a03 	vldr	s14, [r3, #12]
 8003bca:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	edc3 7a01 	vstr	s15, [r3, #4]
 8003bd8:	e0c2      	b.n	8003d60 <wheel_Control+0x318>
    else if ((wheel->cur_r - wheel->pre_r) < -right_speed_step)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	ed93 7a01 	vldr	s14, [r3, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003be6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bea:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bee:	eef1 7a67 	vneg.f32	s15, s15
 8003bf2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfa:	f140 80b1 	bpl.w	8003d60 <wheel_Control+0x318>
      wheel->cur_r = wheel->pre_r - right_speed_step;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	ed93 7a03 	vldr	s14, [r3, #12]
 8003c04:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	edc3 7a01 	vstr	s15, [r3, #4]
 8003c12:	e0a5      	b.n	8003d60 <wheel_Control+0x318>
  }
  else
  {
//    float decel_loop = 150.0f;

    float zero_speed = wheel->max_linear_speed / wheel->decel_loop;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	edd3 6a05 	vldr	s13, [r3, #20]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003c20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c24:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabs(wheel->cur_l) < zero_speed)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	edd3 7a00 	vldr	s15, [r3]
 8003c2e:	eef0 7ae7 	vabs.f32	s15, s15
 8003c32:	ed97 7a05 	vldr	s14, [r7, #20]
 8003c36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c3e:	dd03      	ble.n	8003c48 <wheel_Control+0x200>
      wheel->cur_l = 0;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]
    if (fabs(wheel->cur_r) < zero_speed)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c4e:	eef0 7ae7 	vabs.f32	s15, s15
 8003c52:	ed97 7a05 	vldr	s14, [r7, #20]
 8003c56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c5e:	dd03      	ble.n	8003c68 <wheel_Control+0x220>
      wheel->cur_r = 0;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f04f 0200 	mov.w	r2, #0
 8003c66:	605a      	str	r2, [r3, #4]

    float left_speed_step = fabs(wheel->cur_l) / wheel->decel_loop;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	edd3 7a00 	vldr	s15, [r3]
 8003c6e:	eef0 6ae7 	vabs.f32	s13, s15
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003c78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c7c:	edc7 7a04 	vstr	s15, [r7, #16]
    float right_speed_step = fabs(wheel->cur_r) / wheel->decel_loop;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c86:	eef0 6ae7 	vabs.f32	s13, s15
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003c90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c94:	edc7 7a03 	vstr	s15, [r7, #12]
    
    if (wheel->cur_l > left_speed_step)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	edd3 7a00 	vldr	s15, [r3]
 8003c9e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003ca2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003caa:	d50a      	bpl.n	8003cc2 <wheel_Control+0x27a>
      wheel->cur_l = wheel->pre_r - left_speed_step;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	ed93 7a03 	vldr	s14, [r3, #12]
 8003cb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8003cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	edc3 7a00 	vstr	s15, [r3]
 8003cc0:	e01a      	b.n	8003cf8 <wheel_Control+0x2b0>
    else if (wheel->cur_l < -left_speed_step)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	ed93 7a00 	vldr	s14, [r3]
 8003cc8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ccc:	eef1 7a67 	vneg.f32	s15, s15
 8003cd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cd8:	d50a      	bpl.n	8003cf0 <wheel_Control+0x2a8>
      wheel->cur_l = wheel->pre_r + left_speed_step;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	ed93 7a03 	vldr	s14, [r3, #12]
 8003ce0:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	edc3 7a00 	vstr	s15, [r3]
 8003cee:	e003      	b.n	8003cf8 <wheel_Control+0x2b0>
    else
      wheel->cur_l = 0;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f04f 0200 	mov.w	r2, #0
 8003cf6:	601a      	str	r2, [r3, #0]
    
    if (wheel->cur_r > right_speed_step)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	edd3 7a01 	vldr	s15, [r3, #4]
 8003cfe:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d0a:	d50a      	bpl.n	8003d22 <wheel_Control+0x2da>
      wheel->cur_r = wheel->pre_r - right_speed_step;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d12:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	edc3 7a01 	vstr	s15, [r3, #4]
 8003d20:	e01e      	b.n	8003d60 <wheel_Control+0x318>
    else if (wheel->cur_r < -right_speed_step)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	ed93 7a01 	vldr	s14, [r3, #4]
 8003d28:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d2c:	eef1 7a67 	vneg.f32	s15, s15
 8003d30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d38:	d50e      	bpl.n	8003d58 <wheel_Control+0x310>
      wheel->cur_r = wheel->pre_r + right_speed_step;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d40:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	edc3 7a01 	vstr	s15, [r3, #4]
 8003d4e:	e007      	b.n	8003d60 <wheel_Control+0x318>
 8003d50:	20000720 	.word	0x20000720
 8003d54:	00000bb8 	.word	0x00000bb8
    else
      wheel->cur_r = 0;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f04f 0200 	mov.w	r2, #0
 8003d5e:	605a      	str	r2, [r3, #4]
  }

  if (wheel->cur_l > wheel->max_linear_speed)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	ed93 7a00 	vldr	s14, [r3]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	edd3 7a05 	vldr	s15, [r3, #20]
 8003d6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d74:	dd03      	ble.n	8003d7e <wheel_Control+0x336>
    wheel->cur_l = wheel->max_linear_speed;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	601a      	str	r2, [r3, #0]
  if (wheel->cur_r > wheel->max_linear_speed)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	ed93 7a01 	vldr	s14, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	edd3 7a05 	vldr	s15, [r3, #20]
 8003d8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d92:	dd03      	ble.n	8003d9c <wheel_Control+0x354>
    wheel->cur_r = wheel->max_linear_speed;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	695a      	ldr	r2, [r3, #20]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	605a      	str	r2, [r3, #4]

  if (wheel->cur_l < -wheel->max_linear_speed)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	ed93 7a00 	vldr	s14, [r3]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	edd3 7a05 	vldr	s15, [r3, #20]
 8003da8:	eef1 7a67 	vneg.f32	s15, s15
 8003dac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003db4:	d507      	bpl.n	8003dc6 <wheel_Control+0x37e>
    wheel->cur_l = -wheel->max_linear_speed;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	edd3 7a05 	vldr	s15, [r3, #20]
 8003dbc:	eef1 7a67 	vneg.f32	s15, s15
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	edc3 7a00 	vstr	s15, [r3]
  if (wheel->cur_r < -wheel->max_linear_speed)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	edd3 7a05 	vldr	s15, [r3, #20]
 8003dd2:	eef1 7a67 	vneg.f32	s15, s15
 8003dd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dde:	d507      	bpl.n	8003df0 <wheel_Control+0x3a8>
    wheel->cur_r = -wheel->max_linear_speed;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	edd3 7a05 	vldr	s15, [r3, #20]
 8003de6:	eef1 7a67 	vneg.f32	s15, s15
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	edc3 7a01 	vstr	s15, [r3, #4]

  wheel->pre_l = wheel->cur_l;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	609a      	str	r2, [r3, #8]
  wheel->pre_r = wheel->cur_r;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	60da      	str	r2, [r3, #12]
  
}
 8003e00:	3720      	adds	r7, #32
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop

08003e08 <wheelCalculateSpeed>:



void wheelCalculateSpeed(WheelSpeed* wheel)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  float linearSpeed = wheel->max_linear_speed * hJoystick.linear;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	ed93 7a05 	vldr	s14, [r3, #20]
 8003e16:	4b25      	ldr	r3, [pc, #148]	; (8003eac <wheelCalculateSpeed+0xa4>)
 8003e18:	edd3 7a03 	vldr	s15, [r3, #12]
 8003e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e20:	edc7 7a03 	vstr	s15, [r7, #12]
  float angularSpeed = wheel->max_angular_speed *  hJoystick.angular;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	ed93 7a06 	vldr	s14, [r3, #24]
 8003e2a:	4b20      	ldr	r3, [pc, #128]	; (8003eac <wheelCalculateSpeed+0xa4>)
 8003e2c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003e30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e34:	edc7 7a02 	vstr	s15, [r7, #8]

  wheel->cur_l = linearSpeed + angularSpeed;
 8003e38:	ed97 7a03 	vldr	s14, [r7, #12]
 8003e3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	edc3 7a00 	vstr	s15, [r3]
  wheel->cur_r = linearSpeed - angularSpeed;
 8003e4a:	ed97 7a03 	vldr	s14, [r7, #12]
 8003e4e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	edc3 7a01 	vstr	s15, [r3, #4]

  // direct step to 0 if speed is small enough
  if(fabs(wheel->cur_l) < 50)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	edd3 7a00 	vldr	s15, [r3]
 8003e62:	eef0 7ae7 	vabs.f32	s15, s15
 8003e66:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003eb0 <wheelCalculateSpeed+0xa8>
 8003e6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e72:	d503      	bpl.n	8003e7c <wheelCalculateSpeed+0x74>
    wheel->cur_l = 0;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]
  if(fabs(  wheel->cur_r) < 50)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003e82:	eef0 7ae7 	vabs.f32	s15, s15
 8003e86:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003eb0 <wheelCalculateSpeed+0xa8>
 8003e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e92:	d400      	bmi.n	8003e96 <wheelCalculateSpeed+0x8e>
    wheel->cur_r = 0;
}
 8003e94:	e003      	b.n	8003e9e <wheelCalculateSpeed+0x96>
    wheel->cur_r = 0;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f04f 0200 	mov.w	r2, #0
 8003e9c:	605a      	str	r2, [r3, #4]
}
 8003e9e:	bf00      	nop
 8003ea0:	3714      	adds	r7, #20
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	20000720 	.word	0x20000720
 8003eb0:	42480000 	.word	0x42480000

08003eb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003eb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003eec <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003eb8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003eba:	e003      	b.n	8003ec4 <LoopCopyDataInit>

08003ebc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003ebc:	4b0c      	ldr	r3, [pc, #48]	; (8003ef0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003ebe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003ec0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003ec2:	3104      	adds	r1, #4

08003ec4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003ec4:	480b      	ldr	r0, [pc, #44]	; (8003ef4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003ec6:	4b0c      	ldr	r3, [pc, #48]	; (8003ef8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003ec8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003eca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003ecc:	d3f6      	bcc.n	8003ebc <CopyDataInit>
  ldr  r2, =_sbss
 8003ece:	4a0b      	ldr	r2, [pc, #44]	; (8003efc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ed0:	e002      	b.n	8003ed8 <LoopFillZerobss>

08003ed2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003ed2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003ed4:	f842 3b04 	str.w	r3, [r2], #4

08003ed8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ed8:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003eda:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003edc:	d3f9      	bcc.n	8003ed2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ede:	f7fe ffdb 	bl	8002e98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ee2:	f005 fcfd 	bl	80098e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ee6:	f7fe f907 	bl	80020f8 <main>
  bx  lr    
 8003eea:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003eec:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003ef0:	0800c0e8 	.word	0x0800c0e8
  ldr  r0, =_sdata
 8003ef4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003ef8:	200001d4 	.word	0x200001d4
  ldr  r2, =_sbss
 8003efc:	200001d8 	.word	0x200001d8
  ldr  r3, = _ebss
 8003f00:	20000738 	.word	0x20000738

08003f04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f04:	e7fe      	b.n	8003f04 <ADC_IRQHandler>
	...

08003f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f0c:	4b0e      	ldr	r3, [pc, #56]	; (8003f48 <HAL_Init+0x40>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a0d      	ldr	r2, [pc, #52]	; (8003f48 <HAL_Init+0x40>)
 8003f12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <HAL_Init+0x40>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a0a      	ldr	r2, [pc, #40]	; (8003f48 <HAL_Init+0x40>)
 8003f1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f24:	4b08      	ldr	r3, [pc, #32]	; (8003f48 <HAL_Init+0x40>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a07      	ldr	r2, [pc, #28]	; (8003f48 <HAL_Init+0x40>)
 8003f2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f30:	2003      	movs	r0, #3
 8003f32:	f000 ffb1 	bl	8004e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f36:	2000      	movs	r0, #0
 8003f38:	f000 f808 	bl	8003f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f3c:	f7fe ff3a 	bl	8002db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40023c00 	.word	0x40023c00

08003f4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f54:	4b12      	ldr	r3, [pc, #72]	; (8003fa0 <HAL_InitTick+0x54>)
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	4b12      	ldr	r3, [pc, #72]	; (8003fa4 <HAL_InitTick+0x58>)
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 ffc9 	bl	8004f02 <HAL_SYSTICK_Config>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e00e      	b.n	8003f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b0f      	cmp	r3, #15
 8003f7e:	d80a      	bhi.n	8003f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f80:	2200      	movs	r2, #0
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f88:	f000 ff91 	bl	8004eae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f8c:	4a06      	ldr	r2, [pc, #24]	; (8003fa8 <HAL_InitTick+0x5c>)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
 8003f94:	e000      	b.n	8003f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3708      	adds	r7, #8
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	20000160 	.word	0x20000160
 8003fa4:	20000168 	.word	0x20000168
 8003fa8:	20000164 	.word	0x20000164

08003fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fb0:	4b06      	ldr	r3, [pc, #24]	; (8003fcc <HAL_IncTick+0x20>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <HAL_IncTick+0x24>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4413      	add	r3, r2
 8003fbc:	4a04      	ldr	r2, [pc, #16]	; (8003fd0 <HAL_IncTick+0x24>)
 8003fbe:	6013      	str	r3, [r2, #0]
}
 8003fc0:	bf00      	nop
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	20000168 	.word	0x20000168
 8003fd0:	20000734 	.word	0x20000734

08003fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8003fd8:	4b03      	ldr	r3, [pc, #12]	; (8003fe8 <HAL_GetTick+0x14>)
 8003fda:	681b      	ldr	r3, [r3, #0]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	20000734 	.word	0x20000734

08003fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ff4:	f7ff ffee 	bl	8003fd4 <HAL_GetTick>
 8003ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004004:	d005      	beq.n	8004012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004006:	4b0a      	ldr	r3, [pc, #40]	; (8004030 <HAL_Delay+0x44>)
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	461a      	mov	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4413      	add	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004012:	bf00      	nop
 8004014:	f7ff ffde 	bl	8003fd4 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	429a      	cmp	r2, r3
 8004022:	d8f7      	bhi.n	8004014 <HAL_Delay+0x28>
  {
  }
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop
 8004028:	3710      	adds	r7, #16
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	20000168 	.word	0x20000168

08004034 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e0ed      	b.n	8004222 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3020 	ldrb.w	r3, [r3, #32]
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d102      	bne.n	8004058 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7fd fcfe 	bl	8001a54 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0202 	bic.w	r2, r2, #2
 8004066:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004068:	f7ff ffb4 	bl	8003fd4 <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800406e:	e012      	b.n	8004096 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004070:	f7ff ffb0 	bl	8003fd4 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b0a      	cmp	r3, #10
 800407c:	d90b      	bls.n	8004096 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004082:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2205      	movs	r2, #5
 800408e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e0c5      	b.n	8004222 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1e5      	bne.n	8004070 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040b4:	f7ff ff8e 	bl	8003fd4 <HAL_GetTick>
 80040b8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80040ba:	e012      	b.n	80040e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040bc:	f7ff ff8a 	bl	8003fd4 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b0a      	cmp	r3, #10
 80040c8:	d90b      	bls.n	80040e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2205      	movs	r2, #5
 80040da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e09f      	b.n	8004222 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0e5      	beq.n	80040bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	7e1b      	ldrb	r3, [r3, #24]
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d108      	bne.n	800410a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	e007      	b.n	800411a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004118:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	7e5b      	ldrb	r3, [r3, #25]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d108      	bne.n	8004134 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	e007      	b.n	8004144 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004142:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	7e9b      	ldrb	r3, [r3, #26]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d108      	bne.n	800415e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0220 	orr.w	r2, r2, #32
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	e007      	b.n	800416e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0220 	bic.w	r2, r2, #32
 800416c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	7edb      	ldrb	r3, [r3, #27]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d108      	bne.n	8004188 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0210 	bic.w	r2, r2, #16
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	e007      	b.n	8004198 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0210 	orr.w	r2, r2, #16
 8004196:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	7f1b      	ldrb	r3, [r3, #28]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d108      	bne.n	80041b2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0208 	orr.w	r2, r2, #8
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	e007      	b.n	80041c2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0208 	bic.w	r2, r2, #8
 80041c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	7f5b      	ldrb	r3, [r3, #29]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d108      	bne.n	80041dc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f042 0204 	orr.w	r2, r2, #4
 80041d8:	601a      	str	r2, [r3, #0]
 80041da:	e007      	b.n	80041ec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0204 	bic.w	r2, r2, #4
 80041ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689a      	ldr	r2, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	431a      	orrs	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	431a      	orrs	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	ea42 0103 	orr.w	r1, r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	1e5a      	subs	r2, r3, #1
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
	...

0800422c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004242:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004244:	7cfb      	ldrb	r3, [r7, #19]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d003      	beq.n	8004252 <HAL_CAN_ConfigFilter+0x26>
 800424a:	7cfb      	ldrb	r3, [r7, #19]
 800424c:	2b02      	cmp	r3, #2
 800424e:	f040 80be 	bne.w	80043ce <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004252:	4b65      	ldr	r3, [pc, #404]	; (80043e8 <HAL_CAN_ConfigFilter+0x1bc>)
 8004254:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800425c:	f043 0201 	orr.w	r2, r3, #1
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800426c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004280:	021b      	lsls	r3, r3, #8
 8004282:	431a      	orrs	r2, r3
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	f003 031f 	and.w	r3, r3, #31
 8004292:	2201      	movs	r2, #1
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	43db      	mvns	r3, r3
 80042a4:	401a      	ands	r2, r3
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	69db      	ldr	r3, [r3, #28]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d123      	bne.n	80042fc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	43db      	mvns	r3, r3
 80042be:	401a      	ands	r2, r3
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80042d2:	683a      	ldr	r2, [r7, #0]
 80042d4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80042d6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	3248      	adds	r2, #72	; 0x48
 80042dc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80042f0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80042f2:	6979      	ldr	r1, [r7, #20]
 80042f4:	3348      	adds	r3, #72	; 0x48
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	440b      	add	r3, r1
 80042fa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d122      	bne.n	800434a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	431a      	orrs	r2, r3
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004324:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	3248      	adds	r2, #72	; 0x48
 800432a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800433e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004340:	6979      	ldr	r1, [r7, #20]
 8004342:	3348      	adds	r3, #72	; 0x48
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	440b      	add	r3, r1
 8004348:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d109      	bne.n	8004366 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	43db      	mvns	r3, r3
 800435c:	401a      	ands	r2, r3
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004364:	e007      	b.n	8004376 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	431a      	orrs	r2, r3
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d109      	bne.n	8004392 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	43db      	mvns	r3, r3
 8004388:	401a      	ands	r2, r3
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004390:	e007      	b.n	80043a2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	431a      	orrs	r2, r3
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d107      	bne.n	80043ba <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	431a      	orrs	r2, r3
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80043c0:	f023 0201 	bic.w	r2, r3, #1
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80043ca:	2300      	movs	r3, #0
 80043cc:	e006      	b.n	80043dc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
  }
}
 80043dc:	4618      	mov	r0, r3
 80043de:	371c      	adds	r7, #28
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	40006400 	.word	0x40006400

080043ec <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d12e      	bne.n	800445e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 0201 	bic.w	r2, r2, #1
 8004416:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004418:	f7ff fddc 	bl	8003fd4 <HAL_GetTick>
 800441c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800441e:	e012      	b.n	8004446 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004420:	f7ff fdd8 	bl	8003fd4 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b0a      	cmp	r3, #10
 800442c:	d90b      	bls.n	8004446 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004432:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2205      	movs	r2, #5
 800443e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e012      	b.n	800446c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e5      	bne.n	8004420 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	e006      	b.n	800446c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004462:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
  }
}
 800446c:	4618      	mov	r0, r3
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004474:	b480      	push	{r7}
 8004476:	b089      	sub	sp, #36	; 0x24
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
 8004480:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004488:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004492:	7ffb      	ldrb	r3, [r7, #31]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d003      	beq.n	80044a0 <HAL_CAN_AddTxMessage+0x2c>
 8004498:	7ffb      	ldrb	r3, [r7, #31]
 800449a:	2b02      	cmp	r3, #2
 800449c:	f040 80b8 	bne.w	8004610 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10a      	bne.n	80044c0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d105      	bne.n	80044c0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f000 80a0 	beq.w	8004600 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	0e1b      	lsrs	r3, r3, #24
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d907      	bls.n	80044e0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e09e      	b.n	800461e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80044e0:	2201      	movs	r2, #1
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	409a      	lsls	r2, r3
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10d      	bne.n	800450e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80044fc:	68f9      	ldr	r1, [r7, #12]
 80044fe:	6809      	ldr	r1, [r1, #0]
 8004500:	431a      	orrs	r2, r3
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	3318      	adds	r3, #24
 8004506:	011b      	lsls	r3, r3, #4
 8004508:	440b      	add	r3, r1
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	e00f      	b.n	800452e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004518:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800451e:	68f9      	ldr	r1, [r7, #12]
 8004520:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004522:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	3318      	adds	r3, #24
 8004528:	011b      	lsls	r3, r3, #4
 800452a:	440b      	add	r3, r1
 800452c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6819      	ldr	r1, [r3, #0]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	3318      	adds	r3, #24
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	440b      	add	r3, r1
 800453e:	3304      	adds	r3, #4
 8004540:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	7d1b      	ldrb	r3, [r3, #20]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d111      	bne.n	800456e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	3318      	adds	r3, #24
 8004552:	011b      	lsls	r3, r3, #4
 8004554:	4413      	add	r3, r2
 8004556:	3304      	adds	r3, #4
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	6811      	ldr	r1, [r2, #0]
 800455e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	3318      	adds	r3, #24
 8004566:	011b      	lsls	r3, r3, #4
 8004568:	440b      	add	r3, r1
 800456a:	3304      	adds	r3, #4
 800456c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3307      	adds	r3, #7
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	061a      	lsls	r2, r3, #24
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	3306      	adds	r3, #6
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	041b      	lsls	r3, r3, #16
 800457e:	431a      	orrs	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3305      	adds	r3, #5
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	4313      	orrs	r3, r2
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	3204      	adds	r2, #4
 800458e:	7812      	ldrb	r2, [r2, #0]
 8004590:	4610      	mov	r0, r2
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	6811      	ldr	r1, [r2, #0]
 8004596:	ea43 0200 	orr.w	r2, r3, r0
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	440b      	add	r3, r1
 80045a0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80045a4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	3303      	adds	r3, #3
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	061a      	lsls	r2, r3, #24
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	3302      	adds	r3, #2
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	041b      	lsls	r3, r3, #16
 80045b6:	431a      	orrs	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	3301      	adds	r3, #1
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	4313      	orrs	r3, r2
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	7812      	ldrb	r2, [r2, #0]
 80045c6:	4610      	mov	r0, r2
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	6811      	ldr	r1, [r2, #0]
 80045cc:	ea43 0200 	orr.w	r2, r3, r0
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	011b      	lsls	r3, r3, #4
 80045d4:	440b      	add	r3, r1
 80045d6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80045da:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	3318      	adds	r3, #24
 80045e4:	011b      	lsls	r3, r3, #4
 80045e6:	4413      	add	r3, r2
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	6811      	ldr	r1, [r2, #0]
 80045ee:	f043 0201 	orr.w	r2, r3, #1
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	3318      	adds	r3, #24
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	440b      	add	r3, r1
 80045fa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80045fc:	2300      	movs	r3, #0
 80045fe:	e00e      	b.n	800461e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004604:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e006      	b.n	800461e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004614:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
  }
}
 800461e:	4618      	mov	r0, r3
 8004620:	3724      	adds	r7, #36	; 0x24
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr

0800462a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800462a:	b480      	push	{r7}
 800462c:	b087      	sub	sp, #28
 800462e:	af00      	add	r7, sp, #0
 8004630:	60f8      	str	r0, [r7, #12]
 8004632:	60b9      	str	r1, [r7, #8]
 8004634:	607a      	str	r2, [r7, #4]
 8004636:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800463e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004640:	7dfb      	ldrb	r3, [r7, #23]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d003      	beq.n	800464e <HAL_CAN_GetRxMessage+0x24>
 8004646:	7dfb      	ldrb	r3, [r7, #23]
 8004648:	2b02      	cmp	r3, #2
 800464a:	f040 80f3 	bne.w	8004834 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10e      	bne.n	8004672 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f003 0303 	and.w	r3, r3, #3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d116      	bne.n	8004690 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e0e7      	b.n	8004842 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	f003 0303 	and.w	r3, r3, #3
 800467c:	2b00      	cmp	r3, #0
 800467e:	d107      	bne.n	8004690 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004684:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e0d8      	b.n	8004842 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	331b      	adds	r3, #27
 8004698:	011b      	lsls	r3, r3, #4
 800469a:	4413      	add	r3, r2
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0204 	and.w	r2, r3, #4
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10c      	bne.n	80046c8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	331b      	adds	r3, #27
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	4413      	add	r3, r2
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	0d5b      	lsrs	r3, r3, #21
 80046be:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	e00b      	b.n	80046e0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	331b      	adds	r3, #27
 80046d0:	011b      	lsls	r3, r3, #4
 80046d2:	4413      	add	r3, r2
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	08db      	lsrs	r3, r3, #3
 80046d8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	331b      	adds	r3, #27
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	4413      	add	r3, r2
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0202 	and.w	r2, r3, #2
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	331b      	adds	r3, #27
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	4413      	add	r3, r2
 8004702:	3304      	adds	r3, #4
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 020f 	and.w	r2, r3, #15
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	331b      	adds	r3, #27
 8004716:	011b      	lsls	r3, r3, #4
 8004718:	4413      	add	r3, r2
 800471a:	3304      	adds	r3, #4
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	0a1b      	lsrs	r3, r3, #8
 8004720:	b2da      	uxtb	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	331b      	adds	r3, #27
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	4413      	add	r3, r2
 8004732:	3304      	adds	r3, #4
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	0c1b      	lsrs	r3, r3, #16
 8004738:	b29a      	uxth	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	011b      	lsls	r3, r3, #4
 8004746:	4413      	add	r3, r2
 8004748:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	b2da      	uxtb	r2, r3
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	4413      	add	r3, r2
 800475e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	0a1a      	lsrs	r2, r3, #8
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	3301      	adds	r3, #1
 800476a:	b2d2      	uxtb	r2, r2
 800476c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	4413      	add	r3, r2
 8004778:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	0c1a      	lsrs	r2, r3, #16
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	3302      	adds	r3, #2
 8004784:	b2d2      	uxtb	r2, r2
 8004786:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	4413      	add	r3, r2
 8004792:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	0e1a      	lsrs	r2, r3, #24
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	3303      	adds	r3, #3
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	011b      	lsls	r3, r3, #4
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	3304      	adds	r3, #4
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	4413      	add	r3, r2
 80047c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	0a1a      	lsrs	r2, r3, #8
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	3305      	adds	r3, #5
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	011b      	lsls	r3, r3, #4
 80047dc:	4413      	add	r3, r2
 80047de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	0c1a      	lsrs	r2, r3, #16
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	3306      	adds	r3, #6
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	0e1a      	lsrs	r2, r3, #24
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	3307      	adds	r3, #7
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d108      	bne.n	8004820 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68da      	ldr	r2, [r3, #12]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f042 0220 	orr.w	r2, r2, #32
 800481c:	60da      	str	r2, [r3, #12]
 800481e:	e007      	b.n	8004830 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	691a      	ldr	r2, [r3, #16]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0220 	orr.w	r2, r2, #32
 800482e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004830:	2300      	movs	r3, #0
 8004832:	e006      	b.n	8004842 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004838:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
  }
}
 8004842:	4618      	mov	r0, r3
 8004844:	371c      	adds	r7, #28
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr

0800484e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800484e:	b480      	push	{r7}
 8004850:	b085      	sub	sp, #20
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
 8004856:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800485e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004860:	7bfb      	ldrb	r3, [r7, #15]
 8004862:	2b01      	cmp	r3, #1
 8004864:	d002      	beq.n	800486c <HAL_CAN_ActivateNotification+0x1e>
 8004866:	7bfb      	ldrb	r3, [r7, #15]
 8004868:	2b02      	cmp	r3, #2
 800486a:	d109      	bne.n	8004880 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6959      	ldr	r1, [r3, #20]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800487c:	2300      	movs	r3, #0
 800487e:	e006      	b.n	800488e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004884:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
  }
}
 800488e:	4618      	mov	r0, r3
 8004890:	3714      	adds	r7, #20
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b08a      	sub	sp, #40	; 0x28
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80048a2:	2300      	movs	r3, #0
 80048a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d07c      	beq.n	80049da <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d023      	beq.n	8004932 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2201      	movs	r2, #1
 80048f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d003      	beq.n	8004904 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 f983 	bl	8004c08 <HAL_CAN_TxMailbox0CompleteCallback>
 8004902:	e016      	b.n	8004932 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f003 0304 	and.w	r3, r3, #4
 800490a:	2b00      	cmp	r3, #0
 800490c:	d004      	beq.n	8004918 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800490e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004910:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004914:	627b      	str	r3, [r7, #36]	; 0x24
 8004916:	e00c      	b.n	8004932 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d004      	beq.n	800492c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004924:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004928:	627b      	str	r3, [r7, #36]	; 0x24
 800492a:	e002      	b.n	8004932 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 f989 	bl	8004c44 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004938:	2b00      	cmp	r3, #0
 800493a:	d024      	beq.n	8004986 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004944:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800494c:	2b00      	cmp	r3, #0
 800494e:	d003      	beq.n	8004958 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 f963 	bl	8004c1c <HAL_CAN_TxMailbox1CompleteCallback>
 8004956:	e016      	b.n	8004986 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800495e:	2b00      	cmp	r3, #0
 8004960:	d004      	beq.n	800496c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004968:	627b      	str	r3, [r7, #36]	; 0x24
 800496a:	e00c      	b.n	8004986 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004972:	2b00      	cmp	r3, #0
 8004974:	d004      	beq.n	8004980 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800497c:	627b      	str	r3, [r7, #36]	; 0x24
 800497e:	e002      	b.n	8004986 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f969 	bl	8004c58 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d024      	beq.n	80049da <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004998:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d003      	beq.n	80049ac <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f943 	bl	8004c30 <HAL_CAN_TxMailbox2CompleteCallback>
 80049aa:	e016      	b.n	80049da <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d004      	beq.n	80049c0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80049b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
 80049be:	e00c      	b.n	80049da <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d004      	beq.n	80049d4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80049ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d0:	627b      	str	r3, [r7, #36]	; 0x24
 80049d2:	e002      	b.n	80049da <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 f949 	bl	8004c6c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00c      	beq.n	80049fe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	f003 0310 	and.w	r3, r3, #16
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d007      	beq.n	80049fe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80049ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049f4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2210      	movs	r2, #16
 80049fc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80049fe:	6a3b      	ldr	r3, [r7, #32]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00b      	beq.n	8004a20 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d006      	beq.n	8004a20 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2208      	movs	r2, #8
 8004a18:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f930 	bl	8004c80 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004a20:	6a3b      	ldr	r3, [r7, #32]
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d009      	beq.n	8004a3e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f003 0303 	and.w	r3, r3, #3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d002      	beq.n	8004a3e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f7fe f885 	bl	8002b48 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004a3e:	6a3b      	ldr	r3, [r7, #32]
 8004a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00c      	beq.n	8004a62 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f003 0310 	and.w	r3, r3, #16
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d007      	beq.n	8004a62 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2210      	movs	r2, #16
 8004a60:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004a62:	6a3b      	ldr	r3, [r7, #32]
 8004a64:	f003 0320 	and.w	r3, r3, #32
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00b      	beq.n	8004a84 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f003 0308 	and.w	r3, r3, #8
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d006      	beq.n	8004a84 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2208      	movs	r2, #8
 8004a7c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f912 	bl	8004ca8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	f003 0310 	and.w	r3, r3, #16
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d009      	beq.n	8004aa2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	f003 0303 	and.w	r3, r3, #3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d002      	beq.n	8004aa2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 f8f9 	bl	8004c94 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00b      	beq.n	8004ac4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	f003 0310 	and.w	r3, r3, #16
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d006      	beq.n	8004ac4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2210      	movs	r2, #16
 8004abc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f8fc 	bl	8004cbc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00b      	beq.n	8004ae6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	f003 0308 	and.w	r3, r3, #8
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d006      	beq.n	8004ae6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2208      	movs	r2, #8
 8004ade:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 f8f5 	bl	8004cd0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d07b      	beq.n	8004be8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d072      	beq.n	8004be0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d008      	beq.n	8004b16 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b10:	f043 0301 	orr.w	r3, r3, #1
 8004b14:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004b16:	6a3b      	ldr	r3, [r7, #32]
 8004b18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d008      	beq.n	8004b32 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	f043 0302 	orr.w	r3, r3, #2
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d008      	beq.n	8004b4e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b48:	f043 0304 	orr.w	r3, r3, #4
 8004b4c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004b4e:	6a3b      	ldr	r3, [r7, #32]
 8004b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d043      	beq.n	8004be0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d03e      	beq.n	8004be0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b68:	2b60      	cmp	r3, #96	; 0x60
 8004b6a:	d02b      	beq.n	8004bc4 <HAL_CAN_IRQHandler+0x32a>
 8004b6c:	2b60      	cmp	r3, #96	; 0x60
 8004b6e:	d82e      	bhi.n	8004bce <HAL_CAN_IRQHandler+0x334>
 8004b70:	2b50      	cmp	r3, #80	; 0x50
 8004b72:	d022      	beq.n	8004bba <HAL_CAN_IRQHandler+0x320>
 8004b74:	2b50      	cmp	r3, #80	; 0x50
 8004b76:	d82a      	bhi.n	8004bce <HAL_CAN_IRQHandler+0x334>
 8004b78:	2b40      	cmp	r3, #64	; 0x40
 8004b7a:	d019      	beq.n	8004bb0 <HAL_CAN_IRQHandler+0x316>
 8004b7c:	2b40      	cmp	r3, #64	; 0x40
 8004b7e:	d826      	bhi.n	8004bce <HAL_CAN_IRQHandler+0x334>
 8004b80:	2b30      	cmp	r3, #48	; 0x30
 8004b82:	d010      	beq.n	8004ba6 <HAL_CAN_IRQHandler+0x30c>
 8004b84:	2b30      	cmp	r3, #48	; 0x30
 8004b86:	d822      	bhi.n	8004bce <HAL_CAN_IRQHandler+0x334>
 8004b88:	2b10      	cmp	r3, #16
 8004b8a:	d002      	beq.n	8004b92 <HAL_CAN_IRQHandler+0x2f8>
 8004b8c:	2b20      	cmp	r3, #32
 8004b8e:	d005      	beq.n	8004b9c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004b90:	e01d      	b.n	8004bce <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	f043 0308 	orr.w	r3, r3, #8
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b9a:	e019      	b.n	8004bd0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9e:	f043 0310 	orr.w	r3, r3, #16
 8004ba2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004ba4:	e014      	b.n	8004bd0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba8:	f043 0320 	orr.w	r3, r3, #32
 8004bac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004bae:	e00f      	b.n	8004bd0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bb6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004bb8:	e00a      	b.n	8004bd0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bc0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004bc2:	e005      	b.n	8004bd0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004bcc:	e000      	b.n	8004bd0 <HAL_CAN_IRQHandler+0x336>
            break;
 8004bce:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699a      	ldr	r2, [r3, #24]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004bde:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2204      	movs	r2, #4
 8004be6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d008      	beq.n	8004c00 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f872 	bl	8004ce4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004c00:	bf00      	nop
 8004c02:	3728      	adds	r7, #40	; 0x28
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b085      	sub	sp, #20
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f003 0307 	and.w	r3, r3, #7
 8004d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d08:	4b0c      	ldr	r3, [pc, #48]	; (8004d3c <__NVIC_SetPriorityGrouping+0x44>)
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d14:	4013      	ands	r3, r2
 8004d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d2a:	4a04      	ldr	r2, [pc, #16]	; (8004d3c <__NVIC_SetPriorityGrouping+0x44>)
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	60d3      	str	r3, [r2, #12]
}
 8004d30:	bf00      	nop
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr
 8004d3c:	e000ed00 	.word	0xe000ed00

08004d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d44:	4b04      	ldr	r3, [pc, #16]	; (8004d58 <__NVIC_GetPriorityGrouping+0x18>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	0a1b      	lsrs	r3, r3, #8
 8004d4a:	f003 0307 	and.w	r3, r3, #7
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	e000ed00 	.word	0xe000ed00

08004d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	4603      	mov	r3, r0
 8004d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	db0b      	blt.n	8004d86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d6e:	79fb      	ldrb	r3, [r7, #7]
 8004d70:	f003 021f 	and.w	r2, r3, #31
 8004d74:	4907      	ldr	r1, [pc, #28]	; (8004d94 <__NVIC_EnableIRQ+0x38>)
 8004d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d7a:	095b      	lsrs	r3, r3, #5
 8004d7c:	2001      	movs	r0, #1
 8004d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	e000e100 	.word	0xe000e100

08004d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	6039      	str	r1, [r7, #0]
 8004da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	db0a      	blt.n	8004dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	490c      	ldr	r1, [pc, #48]	; (8004de4 <__NVIC_SetPriority+0x4c>)
 8004db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004db6:	0112      	lsls	r2, r2, #4
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	440b      	add	r3, r1
 8004dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004dc0:	e00a      	b.n	8004dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	4908      	ldr	r1, [pc, #32]	; (8004de8 <__NVIC_SetPriority+0x50>)
 8004dc8:	79fb      	ldrb	r3, [r7, #7]
 8004dca:	f003 030f 	and.w	r3, r3, #15
 8004dce:	3b04      	subs	r3, #4
 8004dd0:	0112      	lsls	r2, r2, #4
 8004dd2:	b2d2      	uxtb	r2, r2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	761a      	strb	r2, [r3, #24]
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	e000e100 	.word	0xe000e100
 8004de8:	e000ed00 	.word	0xe000ed00

08004dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b089      	sub	sp, #36	; 0x24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f003 0307 	and.w	r3, r3, #7
 8004dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	f1c3 0307 	rsb	r3, r3, #7
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	bf28      	it	cs
 8004e0a:	2304      	movcs	r3, #4
 8004e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	3304      	adds	r3, #4
 8004e12:	2b06      	cmp	r3, #6
 8004e14:	d902      	bls.n	8004e1c <NVIC_EncodePriority+0x30>
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	3b03      	subs	r3, #3
 8004e1a:	e000      	b.n	8004e1e <NVIC_EncodePriority+0x32>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2a:	43da      	mvns	r2, r3
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	401a      	ands	r2, r3
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3e:	43d9      	mvns	r1, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e44:	4313      	orrs	r3, r2
         );
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3724      	adds	r7, #36	; 0x24
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
	...

08004e54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e64:	d301      	bcc.n	8004e6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e66:	2301      	movs	r3, #1
 8004e68:	e00f      	b.n	8004e8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e6a:	4a0a      	ldr	r2, [pc, #40]	; (8004e94 <SysTick_Config+0x40>)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	3b01      	subs	r3, #1
 8004e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e72:	210f      	movs	r1, #15
 8004e74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e78:	f7ff ff8e 	bl	8004d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e7c:	4b05      	ldr	r3, [pc, #20]	; (8004e94 <SysTick_Config+0x40>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e82:	4b04      	ldr	r3, [pc, #16]	; (8004e94 <SysTick_Config+0x40>)
 8004e84:	2207      	movs	r2, #7
 8004e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	e000e010 	.word	0xe000e010

08004e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7ff ff29 	bl	8004cf8 <__NVIC_SetPriorityGrouping>
}
 8004ea6:	bf00      	nop
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b086      	sub	sp, #24
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	60b9      	str	r1, [r7, #8]
 8004eb8:	607a      	str	r2, [r7, #4]
 8004eba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004ec0:	f7ff ff3e 	bl	8004d40 <__NVIC_GetPriorityGrouping>
 8004ec4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	68b9      	ldr	r1, [r7, #8]
 8004eca:	6978      	ldr	r0, [r7, #20]
 8004ecc:	f7ff ff8e 	bl	8004dec <NVIC_EncodePriority>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7ff ff5d 	bl	8004d98 <__NVIC_SetPriority>
}
 8004ede:	bf00      	nop
 8004ee0:	3718      	adds	r7, #24
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b082      	sub	sp, #8
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	4603      	mov	r3, r0
 8004eee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7ff ff31 	bl	8004d5c <__NVIC_EnableIRQ>
}
 8004efa:	bf00      	nop
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b082      	sub	sp, #8
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f7ff ffa2 	bl	8004e54 <SysTick_Config>
 8004f10:	4603      	mov	r3, r0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
	...

08004f1c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d106      	bne.n	8004f38 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004f2a:	4b09      	ldr	r3, [pc, #36]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a08      	ldr	r2, [pc, #32]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004f30:	f043 0304 	orr.w	r3, r3, #4
 8004f34:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8004f36:	e005      	b.n	8004f44 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004f38:	4b05      	ldr	r3, [pc, #20]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a04      	ldr	r2, [pc, #16]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004f3e:	f023 0304 	bic.w	r3, r3, #4
 8004f42:	6013      	str	r3, [r2, #0]
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	e000e010 	.word	0xe000e010

08004f54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004f60:	f7ff f838 	bl	8003fd4 <HAL_GetTick>
 8004f64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d101      	bne.n	8004f70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e099      	b.n	80050a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 0201 	bic.w	r2, r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f90:	e00f      	b.n	8004fb2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f92:	f7ff f81f 	bl	8003fd4 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b05      	cmp	r3, #5
 8004f9e:	d908      	bls.n	8004fb2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2203      	movs	r2, #3
 8004faa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e078      	b.n	80050a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e8      	bne.n	8004f92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004fc8:	697a      	ldr	r2, [r7, #20]
 8004fca:	4b38      	ldr	r3, [pc, #224]	; (80050ac <HAL_DMA_Init+0x158>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fde:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ff6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a1b      	ldr	r3, [r3, #32]
 8004ffc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	4313      	orrs	r3, r2
 8005002:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005008:	2b04      	cmp	r3, #4
 800500a:	d107      	bne.n	800501c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005014:	4313      	orrs	r3, r2
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	4313      	orrs	r3, r2
 800501a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	f023 0307 	bic.w	r3, r3, #7
 8005032:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	4313      	orrs	r3, r2
 800503c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005042:	2b04      	cmp	r3, #4
 8005044:	d117      	bne.n	8005076 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	4313      	orrs	r3, r2
 800504e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00e      	beq.n	8005076 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 fa6f 	bl	800553c <DMA_CheckFifoParam>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d008      	beq.n	8005076 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2240      	movs	r2, #64	; 0x40
 8005068:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005072:	2301      	movs	r3, #1
 8005074:	e016      	b.n	80050a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 fa26 	bl	80054d0 <DMA_CalcBaseAndBitshift>
 8005084:	4603      	mov	r3, r0
 8005086:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800508c:	223f      	movs	r2, #63	; 0x3f
 800508e:	409a      	lsls	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3718      	adds	r7, #24
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	f010803f 	.word	0xf010803f

080050b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]
 80050bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050be:	2300      	movs	r3, #0
 80050c0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050c6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d101      	bne.n	80050d6 <HAL_DMA_Start_IT+0x26>
 80050d2:	2302      	movs	r3, #2
 80050d4:	e040      	b.n	8005158 <HAL_DMA_Start_IT+0xa8>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d12f      	bne.n	800514a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2202      	movs	r2, #2
 80050ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f9b8 	bl	8005474 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005108:	223f      	movs	r2, #63	; 0x3f
 800510a:	409a      	lsls	r2, r3
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0216 	orr.w	r2, r2, #22
 800511e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005124:	2b00      	cmp	r3, #0
 8005126:	d007      	beq.n	8005138 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f042 0208 	orr.w	r2, r2, #8
 8005136:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 0201 	orr.w	r2, r2, #1
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	e005      	b.n	8005156 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005152:	2302      	movs	r3, #2
 8005154:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005156:	7dfb      	ldrb	r3, [r7, #23]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800516c:	4b92      	ldr	r3, [pc, #584]	; (80053b8 <HAL_DMA_IRQHandler+0x258>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a92      	ldr	r2, [pc, #584]	; (80053bc <HAL_DMA_IRQHandler+0x25c>)
 8005172:	fba2 2303 	umull	r2, r3, r2, r3
 8005176:	0a9b      	lsrs	r3, r3, #10
 8005178:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800518a:	2208      	movs	r2, #8
 800518c:	409a      	lsls	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4013      	ands	r3, r2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d01a      	beq.n	80051cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d013      	beq.n	80051cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0204 	bic.w	r2, r2, #4
 80051b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b8:	2208      	movs	r2, #8
 80051ba:	409a      	lsls	r2, r3
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c4:	f043 0201 	orr.w	r2, r3, #1
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051d0:	2201      	movs	r2, #1
 80051d2:	409a      	lsls	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	4013      	ands	r3, r2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d012      	beq.n	8005202 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00b      	beq.n	8005202 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ee:	2201      	movs	r2, #1
 80051f0:	409a      	lsls	r2, r3
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051fa:	f043 0202 	orr.w	r2, r3, #2
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005206:	2204      	movs	r2, #4
 8005208:	409a      	lsls	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	4013      	ands	r3, r2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d012      	beq.n	8005238 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00b      	beq.n	8005238 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005224:	2204      	movs	r2, #4
 8005226:	409a      	lsls	r2, r3
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005230:	f043 0204 	orr.w	r2, r3, #4
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800523c:	2210      	movs	r2, #16
 800523e:	409a      	lsls	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	4013      	ands	r3, r2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d043      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0308 	and.w	r3, r3, #8
 8005252:	2b00      	cmp	r3, #0
 8005254:	d03c      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800525a:	2210      	movs	r2, #16
 800525c:	409a      	lsls	r2, r3
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d018      	beq.n	80052a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d108      	bne.n	8005290 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005282:	2b00      	cmp	r3, #0
 8005284:	d024      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	4798      	blx	r3
 800528e:	e01f      	b.n	80052d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005294:	2b00      	cmp	r3, #0
 8005296:	d01b      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	4798      	blx	r3
 80052a0:	e016      	b.n	80052d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d107      	bne.n	80052c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0208 	bic.w	r2, r2, #8
 80052be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d4:	2220      	movs	r2, #32
 80052d6:	409a      	lsls	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4013      	ands	r3, r2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 808e 	beq.w	80053fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0310 	and.w	r3, r3, #16
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 8086 	beq.w	80053fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052f6:	2220      	movs	r2, #32
 80052f8:	409a      	lsls	r2, r3
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b05      	cmp	r3, #5
 8005308:	d136      	bne.n	8005378 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 0216 	bic.w	r2, r2, #22
 8005318:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695a      	ldr	r2, [r3, #20]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005328:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532e:	2b00      	cmp	r3, #0
 8005330:	d103      	bne.n	800533a <HAL_DMA_IRQHandler+0x1da>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005336:	2b00      	cmp	r3, #0
 8005338:	d007      	beq.n	800534a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f022 0208 	bic.w	r2, r2, #8
 8005348:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534e:	223f      	movs	r2, #63	; 0x3f
 8005350:	409a      	lsls	r2, r3
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800536a:	2b00      	cmp	r3, #0
 800536c:	d07d      	beq.n	800546a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	4798      	blx	r3
        }
        return;
 8005376:	e078      	b.n	800546a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d01c      	beq.n	80053c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d108      	bne.n	80053a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005398:	2b00      	cmp	r3, #0
 800539a:	d030      	beq.n	80053fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	4798      	blx	r3
 80053a4:	e02b      	b.n	80053fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d027      	beq.n	80053fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	4798      	blx	r3
 80053b6:	e022      	b.n	80053fe <HAL_DMA_IRQHandler+0x29e>
 80053b8:	20000160 	.word	0x20000160
 80053bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10f      	bne.n	80053ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 0210 	bic.w	r2, r2, #16
 80053dc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005402:	2b00      	cmp	r3, #0
 8005404:	d032      	beq.n	800546c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d022      	beq.n	8005458 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2205      	movs	r2, #5
 8005416:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0201 	bic.w	r2, r2, #1
 8005428:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	3301      	adds	r3, #1
 800542e:	60bb      	str	r3, [r7, #8]
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	429a      	cmp	r2, r3
 8005434:	d307      	bcc.n	8005446 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1f2      	bne.n	800542a <HAL_DMA_IRQHandler+0x2ca>
 8005444:	e000      	b.n	8005448 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005446:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	4798      	blx	r3
 8005468:	e000      	b.n	800546c <HAL_DMA_IRQHandler+0x30c>
        return;
 800546a:	bf00      	nop
    }
  }
}
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop

08005474 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
 8005480:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005490:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	683a      	ldr	r2, [r7, #0]
 8005498:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	2b40      	cmp	r3, #64	; 0x40
 80054a0:	d108      	bne.n	80054b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80054b2:	e007      	b.n	80054c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	60da      	str	r2, [r3, #12]
}
 80054c4:	bf00      	nop
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	3b10      	subs	r3, #16
 80054e0:	4a14      	ldr	r2, [pc, #80]	; (8005534 <DMA_CalcBaseAndBitshift+0x64>)
 80054e2:	fba2 2303 	umull	r2, r3, r2, r3
 80054e6:	091b      	lsrs	r3, r3, #4
 80054e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80054ea:	4a13      	ldr	r2, [pc, #76]	; (8005538 <DMA_CalcBaseAndBitshift+0x68>)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	4413      	add	r3, r2
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	461a      	mov	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2b03      	cmp	r3, #3
 80054fc:	d909      	bls.n	8005512 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005506:	f023 0303 	bic.w	r3, r3, #3
 800550a:	1d1a      	adds	r2, r3, #4
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	659a      	str	r2, [r3, #88]	; 0x58
 8005510:	e007      	b.n	8005522 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800551a:	f023 0303 	bic.w	r3, r3, #3
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005526:	4618      	mov	r0, r3
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	aaaaaaab 	.word	0xaaaaaaab
 8005538:	0800be40 	.word	0x0800be40

0800553c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d11f      	bne.n	8005596 <DMA_CheckFifoParam+0x5a>
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	2b03      	cmp	r3, #3
 800555a:	d856      	bhi.n	800560a <DMA_CheckFifoParam+0xce>
 800555c:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <DMA_CheckFifoParam+0x28>)
 800555e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005562:	bf00      	nop
 8005564:	08005575 	.word	0x08005575
 8005568:	08005587 	.word	0x08005587
 800556c:	08005575 	.word	0x08005575
 8005570:	0800560b 	.word	0x0800560b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d046      	beq.n	800560e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005584:	e043      	b.n	800560e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800558a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800558e:	d140      	bne.n	8005612 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005594:	e03d      	b.n	8005612 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800559e:	d121      	bne.n	80055e4 <DMA_CheckFifoParam+0xa8>
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	2b03      	cmp	r3, #3
 80055a4:	d837      	bhi.n	8005616 <DMA_CheckFifoParam+0xda>
 80055a6:	a201      	add	r2, pc, #4	; (adr r2, 80055ac <DMA_CheckFifoParam+0x70>)
 80055a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ac:	080055bd 	.word	0x080055bd
 80055b0:	080055c3 	.word	0x080055c3
 80055b4:	080055bd 	.word	0x080055bd
 80055b8:	080055d5 	.word	0x080055d5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	73fb      	strb	r3, [r7, #15]
      break;
 80055c0:	e030      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d025      	beq.n	800561a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055d2:	e022      	b.n	800561a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055dc:	d11f      	bne.n	800561e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80055e2:	e01c      	b.n	800561e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d903      	bls.n	80055f2 <DMA_CheckFifoParam+0xb6>
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	2b03      	cmp	r3, #3
 80055ee:	d003      	beq.n	80055f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80055f0:	e018      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	73fb      	strb	r3, [r7, #15]
      break;
 80055f6:	e015      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00e      	beq.n	8005622 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	73fb      	strb	r3, [r7, #15]
      break;
 8005608:	e00b      	b.n	8005622 <DMA_CheckFifoParam+0xe6>
      break;
 800560a:	bf00      	nop
 800560c:	e00a      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      break;
 800560e:	bf00      	nop
 8005610:	e008      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      break;
 8005612:	bf00      	nop
 8005614:	e006      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      break;
 8005616:	bf00      	nop
 8005618:	e004      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      break;
 800561a:	bf00      	nop
 800561c:	e002      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      break;   
 800561e:	bf00      	nop
 8005620:	e000      	b.n	8005624 <DMA_CheckFifoParam+0xe8>
      break;
 8005622:	bf00      	nop
    }
  } 
  
  return status; 
 8005624:	7bfb      	ldrb	r3, [r7, #15]
}
 8005626:	4618      	mov	r0, r3
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop

08005634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005634:	b480      	push	{r7}
 8005636:	b089      	sub	sp, #36	; 0x24
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005642:	2300      	movs	r3, #0
 8005644:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005646:	2300      	movs	r3, #0
 8005648:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800564a:	2300      	movs	r3, #0
 800564c:	61fb      	str	r3, [r7, #28]
 800564e:	e177      	b.n	8005940 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005650:	2201      	movs	r2, #1
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	fa02 f303 	lsl.w	r3, r2, r3
 8005658:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	4013      	ands	r3, r2
 8005662:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	429a      	cmp	r2, r3
 800566a:	f040 8166 	bne.w	800593a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d00b      	beq.n	800568e <HAL_GPIO_Init+0x5a>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b02      	cmp	r3, #2
 800567c:	d007      	beq.n	800568e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005682:	2b11      	cmp	r3, #17
 8005684:	d003      	beq.n	800568e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	2b12      	cmp	r3, #18
 800568c:	d130      	bne.n	80056f0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	005b      	lsls	r3, r3, #1
 8005698:	2203      	movs	r2, #3
 800569a:	fa02 f303 	lsl.w	r3, r2, r3
 800569e:	43db      	mvns	r3, r3
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	4013      	ands	r3, r2
 80056a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	005b      	lsls	r3, r3, #1
 80056ae:	fa02 f303 	lsl.w	r3, r2, r3
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69ba      	ldr	r2, [r7, #24]
 80056bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80056c4:	2201      	movs	r2, #1
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	fa02 f303 	lsl.w	r3, r2, r3
 80056cc:	43db      	mvns	r3, r3
 80056ce:	69ba      	ldr	r2, [r7, #24]
 80056d0:	4013      	ands	r3, r2
 80056d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	091b      	lsrs	r3, r3, #4
 80056da:	f003 0201 	and.w	r2, r3, #1
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	fa02 f303 	lsl.w	r3, r2, r3
 80056e4:	69ba      	ldr	r2, [r7, #24]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	69ba      	ldr	r2, [r7, #24]
 80056ee:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	2203      	movs	r2, #3
 80056fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005700:	43db      	mvns	r3, r3
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	4013      	ands	r3, r2
 8005706:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	005b      	lsls	r3, r3, #1
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	69ba      	ldr	r2, [r7, #24]
 8005716:	4313      	orrs	r3, r2
 8005718:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	2b02      	cmp	r3, #2
 8005726:	d003      	beq.n	8005730 <HAL_GPIO_Init+0xfc>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	2b12      	cmp	r3, #18
 800572e:	d123      	bne.n	8005778 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	08da      	lsrs	r2, r3, #3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	3208      	adds	r2, #8
 8005738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800573c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	f003 0307 	and.w	r3, r3, #7
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	220f      	movs	r2, #15
 8005748:	fa02 f303 	lsl.w	r3, r2, r3
 800574c:	43db      	mvns	r3, r3
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	4013      	ands	r3, r2
 8005752:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	691a      	ldr	r2, [r3, #16]
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	f003 0307 	and.w	r3, r3, #7
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	fa02 f303 	lsl.w	r3, r2, r3
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	4313      	orrs	r3, r2
 8005768:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	08da      	lsrs	r2, r3, #3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	3208      	adds	r2, #8
 8005772:	69b9      	ldr	r1, [r7, #24]
 8005774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	2203      	movs	r2, #3
 8005784:	fa02 f303 	lsl.w	r3, r2, r3
 8005788:	43db      	mvns	r3, r3
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	4013      	ands	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f003 0203 	and.w	r2, r3, #3
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	005b      	lsls	r3, r3, #1
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 80c0 	beq.w	800593a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057ba:	2300      	movs	r3, #0
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	4b66      	ldr	r3, [pc, #408]	; (8005958 <HAL_GPIO_Init+0x324>)
 80057c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c2:	4a65      	ldr	r2, [pc, #404]	; (8005958 <HAL_GPIO_Init+0x324>)
 80057c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057c8:	6453      	str	r3, [r2, #68]	; 0x44
 80057ca:	4b63      	ldr	r3, [pc, #396]	; (8005958 <HAL_GPIO_Init+0x324>)
 80057cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057d2:	60fb      	str	r3, [r7, #12]
 80057d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80057d6:	4a61      	ldr	r2, [pc, #388]	; (800595c <HAL_GPIO_Init+0x328>)
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	089b      	lsrs	r3, r3, #2
 80057dc:	3302      	adds	r3, #2
 80057de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	f003 0303 	and.w	r3, r3, #3
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	220f      	movs	r2, #15
 80057ee:	fa02 f303 	lsl.w	r3, r2, r3
 80057f2:	43db      	mvns	r3, r3
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	4013      	ands	r3, r2
 80057f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a58      	ldr	r2, [pc, #352]	; (8005960 <HAL_GPIO_Init+0x32c>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d037      	beq.n	8005872 <HAL_GPIO_Init+0x23e>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a57      	ldr	r2, [pc, #348]	; (8005964 <HAL_GPIO_Init+0x330>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d031      	beq.n	800586e <HAL_GPIO_Init+0x23a>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a56      	ldr	r2, [pc, #344]	; (8005968 <HAL_GPIO_Init+0x334>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d02b      	beq.n	800586a <HAL_GPIO_Init+0x236>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a55      	ldr	r2, [pc, #340]	; (800596c <HAL_GPIO_Init+0x338>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d025      	beq.n	8005866 <HAL_GPIO_Init+0x232>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a54      	ldr	r2, [pc, #336]	; (8005970 <HAL_GPIO_Init+0x33c>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d01f      	beq.n	8005862 <HAL_GPIO_Init+0x22e>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a53      	ldr	r2, [pc, #332]	; (8005974 <HAL_GPIO_Init+0x340>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d019      	beq.n	800585e <HAL_GPIO_Init+0x22a>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a52      	ldr	r2, [pc, #328]	; (8005978 <HAL_GPIO_Init+0x344>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d013      	beq.n	800585a <HAL_GPIO_Init+0x226>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a51      	ldr	r2, [pc, #324]	; (800597c <HAL_GPIO_Init+0x348>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00d      	beq.n	8005856 <HAL_GPIO_Init+0x222>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a50      	ldr	r2, [pc, #320]	; (8005980 <HAL_GPIO_Init+0x34c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d007      	beq.n	8005852 <HAL_GPIO_Init+0x21e>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a4f      	ldr	r2, [pc, #316]	; (8005984 <HAL_GPIO_Init+0x350>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d101      	bne.n	800584e <HAL_GPIO_Init+0x21a>
 800584a:	2309      	movs	r3, #9
 800584c:	e012      	b.n	8005874 <HAL_GPIO_Init+0x240>
 800584e:	230a      	movs	r3, #10
 8005850:	e010      	b.n	8005874 <HAL_GPIO_Init+0x240>
 8005852:	2308      	movs	r3, #8
 8005854:	e00e      	b.n	8005874 <HAL_GPIO_Init+0x240>
 8005856:	2307      	movs	r3, #7
 8005858:	e00c      	b.n	8005874 <HAL_GPIO_Init+0x240>
 800585a:	2306      	movs	r3, #6
 800585c:	e00a      	b.n	8005874 <HAL_GPIO_Init+0x240>
 800585e:	2305      	movs	r3, #5
 8005860:	e008      	b.n	8005874 <HAL_GPIO_Init+0x240>
 8005862:	2304      	movs	r3, #4
 8005864:	e006      	b.n	8005874 <HAL_GPIO_Init+0x240>
 8005866:	2303      	movs	r3, #3
 8005868:	e004      	b.n	8005874 <HAL_GPIO_Init+0x240>
 800586a:	2302      	movs	r3, #2
 800586c:	e002      	b.n	8005874 <HAL_GPIO_Init+0x240>
 800586e:	2301      	movs	r3, #1
 8005870:	e000      	b.n	8005874 <HAL_GPIO_Init+0x240>
 8005872:	2300      	movs	r3, #0
 8005874:	69fa      	ldr	r2, [r7, #28]
 8005876:	f002 0203 	and.w	r2, r2, #3
 800587a:	0092      	lsls	r2, r2, #2
 800587c:	4093      	lsls	r3, r2
 800587e:	69ba      	ldr	r2, [r7, #24]
 8005880:	4313      	orrs	r3, r2
 8005882:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005884:	4935      	ldr	r1, [pc, #212]	; (800595c <HAL_GPIO_Init+0x328>)
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	089b      	lsrs	r3, r3, #2
 800588a:	3302      	adds	r3, #2
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005892:	4b3d      	ldr	r3, [pc, #244]	; (8005988 <HAL_GPIO_Init+0x354>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	43db      	mvns	r3, r3
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	4013      	ands	r3, r2
 80058a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80058b6:	4a34      	ldr	r2, [pc, #208]	; (8005988 <HAL_GPIO_Init+0x354>)
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80058bc:	4b32      	ldr	r3, [pc, #200]	; (8005988 <HAL_GPIO_Init+0x354>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	43db      	mvns	r3, r3
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	4013      	ands	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	4313      	orrs	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80058e0:	4a29      	ldr	r2, [pc, #164]	; (8005988 <HAL_GPIO_Init+0x354>)
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058e6:	4b28      	ldr	r3, [pc, #160]	; (8005988 <HAL_GPIO_Init+0x354>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	43db      	mvns	r3, r3
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	4013      	ands	r3, r2
 80058f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	4313      	orrs	r3, r2
 8005908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800590a:	4a1f      	ldr	r2, [pc, #124]	; (8005988 <HAL_GPIO_Init+0x354>)
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005910:	4b1d      	ldr	r3, [pc, #116]	; (8005988 <HAL_GPIO_Init+0x354>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	43db      	mvns	r3, r3
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	4013      	ands	r3, r2
 800591e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d003      	beq.n	8005934 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	4313      	orrs	r3, r2
 8005932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005934:	4a14      	ldr	r2, [pc, #80]	; (8005988 <HAL_GPIO_Init+0x354>)
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	3301      	adds	r3, #1
 800593e:	61fb      	str	r3, [r7, #28]
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	2b0f      	cmp	r3, #15
 8005944:	f67f ae84 	bls.w	8005650 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005948:	bf00      	nop
 800594a:	bf00      	nop
 800594c:	3724      	adds	r7, #36	; 0x24
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	40023800 	.word	0x40023800
 800595c:	40013800 	.word	0x40013800
 8005960:	40020000 	.word	0x40020000
 8005964:	40020400 	.word	0x40020400
 8005968:	40020800 	.word	0x40020800
 800596c:	40020c00 	.word	0x40020c00
 8005970:	40021000 	.word	0x40021000
 8005974:	40021400 	.word	0x40021400
 8005978:	40021800 	.word	0x40021800
 800597c:	40021c00 	.word	0x40021c00
 8005980:	40022000 	.word	0x40022000
 8005984:	40022400 	.word	0x40022400
 8005988:	40013c00 	.word	0x40013c00

0800598c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	460b      	mov	r3, r1
 8005996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	691a      	ldr	r2, [r3, #16]
 800599c:	887b      	ldrh	r3, [r7, #2]
 800599e:	4013      	ands	r3, r2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d002      	beq.n	80059aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80059a4:	2301      	movs	r3, #1
 80059a6:	73fb      	strb	r3, [r7, #15]
 80059a8:	e001      	b.n	80059ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059aa:	2300      	movs	r3, #0
 80059ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3714      	adds	r7, #20
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	460b      	mov	r3, r1
 80059c6:	807b      	strh	r3, [r7, #2]
 80059c8:	4613      	mov	r3, r2
 80059ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059cc:	787b      	ldrb	r3, [r7, #1]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059d2:	887a      	ldrh	r2, [r7, #2]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059d8:	e003      	b.n	80059e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059da:	887b      	ldrh	r3, [r7, #2]
 80059dc:	041a      	lsls	r2, r3, #16
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	619a      	str	r2, [r3, #24]
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
	...

080059f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	4603      	mov	r3, r0
 80059f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80059fa:	4b08      	ldr	r3, [pc, #32]	; (8005a1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059fc:	695a      	ldr	r2, [r3, #20]
 80059fe:	88fb      	ldrh	r3, [r7, #6]
 8005a00:	4013      	ands	r3, r2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d006      	beq.n	8005a14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a06:	4a05      	ldr	r2, [pc, #20]	; (8005a1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a08:	88fb      	ldrh	r3, [r7, #6]
 8005a0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a0c:	88fb      	ldrh	r3, [r7, #6]
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fc ffc6 	bl	80029a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a14:	bf00      	nop
 8005a16:	3708      	adds	r7, #8
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	40013c00 	.word	0x40013c00

08005a20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d101      	bne.n	8005a32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e12b      	b.n	8005c8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d106      	bne.n	8005a4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7fc fb0e 	bl	8002068 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2224      	movs	r2, #36	; 0x24
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f022 0201 	bic.w	r2, r2, #1
 8005a62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a84:	f001 fc98 	bl	80073b8 <HAL_RCC_GetPCLK1Freq>
 8005a88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	4a81      	ldr	r2, [pc, #516]	; (8005c94 <HAL_I2C_Init+0x274>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d807      	bhi.n	8005aa4 <HAL_I2C_Init+0x84>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	4a80      	ldr	r2, [pc, #512]	; (8005c98 <HAL_I2C_Init+0x278>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	bf94      	ite	ls
 8005a9c:	2301      	movls	r3, #1
 8005a9e:	2300      	movhi	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	e006      	b.n	8005ab2 <HAL_I2C_Init+0x92>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4a7d      	ldr	r2, [pc, #500]	; (8005c9c <HAL_I2C_Init+0x27c>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	bf94      	ite	ls
 8005aac:	2301      	movls	r3, #1
 8005aae:	2300      	movhi	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e0e7      	b.n	8005c8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4a78      	ldr	r2, [pc, #480]	; (8005ca0 <HAL_I2C_Init+0x280>)
 8005abe:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac2:	0c9b      	lsrs	r3, r3, #18
 8005ac4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	4a6a      	ldr	r2, [pc, #424]	; (8005c94 <HAL_I2C_Init+0x274>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d802      	bhi.n	8005af4 <HAL_I2C_Init+0xd4>
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	3301      	adds	r3, #1
 8005af2:	e009      	b.n	8005b08 <HAL_I2C_Init+0xe8>
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005afa:	fb02 f303 	mul.w	r3, r2, r3
 8005afe:	4a69      	ldr	r2, [pc, #420]	; (8005ca4 <HAL_I2C_Init+0x284>)
 8005b00:	fba2 2303 	umull	r2, r3, r2, r3
 8005b04:	099b      	lsrs	r3, r3, #6
 8005b06:	3301      	adds	r3, #1
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	6812      	ldr	r2, [r2, #0]
 8005b0c:	430b      	orrs	r3, r1
 8005b0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005b1a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	495c      	ldr	r1, [pc, #368]	; (8005c94 <HAL_I2C_Init+0x274>)
 8005b24:	428b      	cmp	r3, r1
 8005b26:	d819      	bhi.n	8005b5c <HAL_I2C_Init+0x13c>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	1e59      	subs	r1, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	005b      	lsls	r3, r3, #1
 8005b32:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b36:	1c59      	adds	r1, r3, #1
 8005b38:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005b3c:	400b      	ands	r3, r1
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00a      	beq.n	8005b58 <HAL_I2C_Init+0x138>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	1e59      	subs	r1, r3, #1
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b50:	3301      	adds	r3, #1
 8005b52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b56:	e051      	b.n	8005bfc <HAL_I2C_Init+0x1dc>
 8005b58:	2304      	movs	r3, #4
 8005b5a:	e04f      	b.n	8005bfc <HAL_I2C_Init+0x1dc>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d111      	bne.n	8005b88 <HAL_I2C_Init+0x168>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	1e58      	subs	r0, r3, #1
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6859      	ldr	r1, [r3, #4]
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	005b      	lsls	r3, r3, #1
 8005b70:	440b      	add	r3, r1
 8005b72:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b76:	3301      	adds	r3, #1
 8005b78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	bf0c      	ite	eq
 8005b80:	2301      	moveq	r3, #1
 8005b82:	2300      	movne	r3, #0
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	e012      	b.n	8005bae <HAL_I2C_Init+0x18e>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	1e58      	subs	r0, r3, #1
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6859      	ldr	r1, [r3, #4]
 8005b90:	460b      	mov	r3, r1
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	440b      	add	r3, r1
 8005b96:	0099      	lsls	r1, r3, #2
 8005b98:	440b      	add	r3, r1
 8005b9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	bf0c      	ite	eq
 8005ba8:	2301      	moveq	r3, #1
 8005baa:	2300      	movne	r3, #0
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <HAL_I2C_Init+0x196>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e022      	b.n	8005bfc <HAL_I2C_Init+0x1dc>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10e      	bne.n	8005bdc <HAL_I2C_Init+0x1bc>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	1e58      	subs	r0, r3, #1
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6859      	ldr	r1, [r3, #4]
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	005b      	lsls	r3, r3, #1
 8005bca:	440b      	add	r3, r1
 8005bcc:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bda:	e00f      	b.n	8005bfc <HAL_I2C_Init+0x1dc>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	1e58      	subs	r0, r3, #1
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6859      	ldr	r1, [r3, #4]
 8005be4:	460b      	mov	r3, r1
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	440b      	add	r3, r1
 8005bea:	0099      	lsls	r1, r3, #2
 8005bec:	440b      	add	r3, r1
 8005bee:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005bfc:	6879      	ldr	r1, [r7, #4]
 8005bfe:	6809      	ldr	r1, [r1, #0]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	69da      	ldr	r2, [r3, #28]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005c2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	6911      	ldr	r1, [r2, #16]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	68d2      	ldr	r2, [r2, #12]
 8005c36:	4311      	orrs	r1, r2
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6812      	ldr	r2, [r2, #0]
 8005c3c:	430b      	orrs	r3, r1
 8005c3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	695a      	ldr	r2, [r3, #20]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	431a      	orrs	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2220      	movs	r2, #32
 8005c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	000186a0 	.word	0x000186a0
 8005c98:	001e847f 	.word	0x001e847f
 8005c9c:	003d08ff 	.word	0x003d08ff
 8005ca0:	431bde83 	.word	0x431bde83
 8005ca4:	10624dd3 	.word	0x10624dd3

08005ca8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b088      	sub	sp, #32
 8005cac:	af02      	add	r7, sp, #8
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	4608      	mov	r0, r1
 8005cb2:	4611      	mov	r1, r2
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	817b      	strh	r3, [r7, #10]
 8005cba:	460b      	mov	r3, r1
 8005cbc:	813b      	strh	r3, [r7, #8]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005cc2:	f7fe f987 	bl	8003fd4 <HAL_GetTick>
 8005cc6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b20      	cmp	r3, #32
 8005cd2:	f040 80d9 	bne.w	8005e88 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	2319      	movs	r3, #25
 8005cdc:	2201      	movs	r2, #1
 8005cde:	496d      	ldr	r1, [pc, #436]	; (8005e94 <HAL_I2C_Mem_Write+0x1ec>)
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 fc7f 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d001      	beq.n	8005cf0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005cec:	2302      	movs	r3, #2
 8005cee:	e0cc      	b.n	8005e8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d101      	bne.n	8005cfe <HAL_I2C_Mem_Write+0x56>
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	e0c5      	b.n	8005e8a <HAL_I2C_Mem_Write+0x1e2>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d007      	beq.n	8005d24 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2221      	movs	r2, #33	; 0x21
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2240      	movs	r2, #64	; 0x40
 8005d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6a3a      	ldr	r2, [r7, #32]
 8005d4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005d54:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d5a:	b29a      	uxth	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4a4d      	ldr	r2, [pc, #308]	; (8005e98 <HAL_I2C_Mem_Write+0x1f0>)
 8005d64:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d66:	88f8      	ldrh	r0, [r7, #6]
 8005d68:	893a      	ldrh	r2, [r7, #8]
 8005d6a:	8979      	ldrh	r1, [r7, #10]
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	9301      	str	r3, [sp, #4]
 8005d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	4603      	mov	r3, r0
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f000 fab6 	bl	80062e8 <I2C_RequestMemoryWrite>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d052      	beq.n	8005e28 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e081      	b.n	8005e8a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d8a:	68f8      	ldr	r0, [r7, #12]
 8005d8c:	f000 fd00 	bl	8006790 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00d      	beq.n	8005db2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	d107      	bne.n	8005dae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e06b      	b.n	8005e8a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db6:	781a      	ldrb	r2, [r3, #0]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	f003 0304 	and.w	r3, r3, #4
 8005dec:	2b04      	cmp	r3, #4
 8005dee:	d11b      	bne.n	8005e28 <HAL_I2C_Mem_Write+0x180>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d017      	beq.n	8005e28 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfc:	781a      	ldrb	r2, [r3, #0]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e08:	1c5a      	adds	r2, r3, #1
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e12:	3b01      	subs	r3, #1
 8005e14:	b29a      	uxth	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	3b01      	subs	r3, #1
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1aa      	bne.n	8005d86 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e34:	68f8      	ldr	r0, [r7, #12]
 8005e36:	f000 fcec 	bl	8006812 <I2C_WaitOnBTFFlagUntilTimeout>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d00d      	beq.n	8005e5c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d107      	bne.n	8005e58 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e56:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e016      	b.n	8005e8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2220      	movs	r2, #32
 8005e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005e84:	2300      	movs	r3, #0
 8005e86:	e000      	b.n	8005e8a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005e88:	2302      	movs	r3, #2
  }
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3718      	adds	r7, #24
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	00100002 	.word	0x00100002
 8005e98:	ffff0000 	.word	0xffff0000

08005e9c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08c      	sub	sp, #48	; 0x30
 8005ea0:	af02      	add	r7, sp, #8
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	4608      	mov	r0, r1
 8005ea6:	4611      	mov	r1, r2
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	4603      	mov	r3, r0
 8005eac:	817b      	strh	r3, [r7, #10]
 8005eae:	460b      	mov	r3, r1
 8005eb0:	813b      	strh	r3, [r7, #8]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005eb6:	f7fe f88d 	bl	8003fd4 <HAL_GetTick>
 8005eba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b20      	cmp	r3, #32
 8005ec6:	f040 8208 	bne.w	80062da <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	2319      	movs	r3, #25
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	497b      	ldr	r1, [pc, #492]	; (80060c0 <HAL_I2C_Mem_Read+0x224>)
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f000 fb85 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d001      	beq.n	8005ee4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	e1fb      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d101      	bne.n	8005ef2 <HAL_I2C_Mem_Read+0x56>
 8005eee:	2302      	movs	r3, #2
 8005ef0:	e1f4      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d007      	beq.n	8005f18 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2222      	movs	r2, #34	; 0x22
 8005f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2240      	movs	r2, #64	; 0x40
 8005f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005f48:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f4e:	b29a      	uxth	r2, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	4a5b      	ldr	r2, [pc, #364]	; (80060c4 <HAL_I2C_Mem_Read+0x228>)
 8005f58:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f5a:	88f8      	ldrh	r0, [r7, #6]
 8005f5c:	893a      	ldrh	r2, [r7, #8]
 8005f5e:	8979      	ldrh	r1, [r7, #10]
 8005f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f62:	9301      	str	r3, [sp, #4]
 8005f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	4603      	mov	r3, r0
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f000 fa52 	bl	8006414 <I2C_RequestMemoryRead>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e1b0      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d113      	bne.n	8005faa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f82:	2300      	movs	r3, #0
 8005f84:	623b      	str	r3, [r7, #32]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	695b      	ldr	r3, [r3, #20]
 8005f8c:	623b      	str	r3, [r7, #32]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	699b      	ldr	r3, [r3, #24]
 8005f94:	623b      	str	r3, [r7, #32]
 8005f96:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fa6:	601a      	str	r2, [r3, #0]
 8005fa8:	e184      	b.n	80062b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d11b      	bne.n	8005fea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	61fb      	str	r3, [r7, #28]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	695b      	ldr	r3, [r3, #20]
 8005fcc:	61fb      	str	r3, [r7, #28]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	61fb      	str	r3, [r7, #28]
 8005fd6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	e164      	b.n	80062b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d11b      	bne.n	800602a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006000:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006010:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006012:	2300      	movs	r3, #0
 8006014:	61bb      	str	r3, [r7, #24]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	695b      	ldr	r3, [r3, #20]
 800601c:	61bb      	str	r3, [r7, #24]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	61bb      	str	r3, [r7, #24]
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	e144      	b.n	80062b4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800602a:	2300      	movs	r3, #0
 800602c:	617b      	str	r3, [r7, #20]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	695b      	ldr	r3, [r3, #20]
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006040:	e138      	b.n	80062b4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006046:	2b03      	cmp	r3, #3
 8006048:	f200 80f1 	bhi.w	800622e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006050:	2b01      	cmp	r3, #1
 8006052:	d123      	bne.n	800609c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006054:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006056:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f000 fc1b 	bl	8006894 <I2C_WaitOnRXNEFlagUntilTimeout>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d001      	beq.n	8006068 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e139      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	691a      	ldr	r2, [r3, #16]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006072:	b2d2      	uxtb	r2, r2
 8006074:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006084:	3b01      	subs	r3, #1
 8006086:	b29a      	uxth	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006090:	b29b      	uxth	r3, r3
 8006092:	3b01      	subs	r3, #1
 8006094:	b29a      	uxth	r2, r3
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	855a      	strh	r2, [r3, #42]	; 0x2a
 800609a:	e10b      	b.n	80062b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d14e      	bne.n	8006142 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80060a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060aa:	2200      	movs	r2, #0
 80060ac:	4906      	ldr	r1, [pc, #24]	; (80060c8 <HAL_I2C_Mem_Read+0x22c>)
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f000 fa98 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d008      	beq.n	80060cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e10e      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
 80060be:	bf00      	nop
 80060c0:	00100002 	.word	0x00100002
 80060c4:	ffff0000 	.word	0xffff0000
 80060c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	691a      	ldr	r2, [r3, #16]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e6:	b2d2      	uxtb	r2, r2
 80060e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	1c5a      	adds	r2, r3, #1
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060f8:	3b01      	subs	r3, #1
 80060fa:	b29a      	uxth	r2, r3
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006104:	b29b      	uxth	r3, r3
 8006106:	3b01      	subs	r3, #1
 8006108:	b29a      	uxth	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	691a      	ldr	r2, [r3, #16]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006118:	b2d2      	uxtb	r2, r2
 800611a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612a:	3b01      	subs	r3, #1
 800612c:	b29a      	uxth	r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006136:	b29b      	uxth	r3, r3
 8006138:	3b01      	subs	r3, #1
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006140:	e0b8      	b.n	80062b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006148:	2200      	movs	r2, #0
 800614a:	4966      	ldr	r1, [pc, #408]	; (80062e4 <HAL_I2C_Mem_Read+0x448>)
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 fa49 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d001      	beq.n	800615c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e0bf      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800616a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	691a      	ldr	r2, [r3, #16]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	b2d2      	uxtb	r2, r2
 8006178:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617e:	1c5a      	adds	r2, r3, #1
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006188:	3b01      	subs	r3, #1
 800618a:	b29a      	uxth	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006194:	b29b      	uxth	r3, r3
 8006196:	3b01      	subs	r3, #1
 8006198:	b29a      	uxth	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800619e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a0:	9300      	str	r3, [sp, #0]
 80061a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a4:	2200      	movs	r2, #0
 80061a6:	494f      	ldr	r1, [pc, #316]	; (80062e4 <HAL_I2C_Mem_Read+0x448>)
 80061a8:	68f8      	ldr	r0, [r7, #12]
 80061aa:	f000 fa1b 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e091      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	691a      	ldr	r2, [r3, #16]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d2:	b2d2      	uxtb	r2, r2
 80061d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061da:	1c5a      	adds	r2, r3, #1
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061e4:	3b01      	subs	r3, #1
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	3b01      	subs	r3, #1
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	691a      	ldr	r2, [r3, #16]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006204:	b2d2      	uxtb	r2, r2
 8006206:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620c:	1c5a      	adds	r2, r3, #1
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006216:	3b01      	subs	r3, #1
 8006218:	b29a      	uxth	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006222:	b29b      	uxth	r3, r3
 8006224:	3b01      	subs	r3, #1
 8006226:	b29a      	uxth	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800622c:	e042      	b.n	80062b4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800622e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006230:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 fb2e 	bl	8006894 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d001      	beq.n	8006242 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e04c      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	691a      	ldr	r2, [r3, #16]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006254:	1c5a      	adds	r2, r3, #1
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800625e:	3b01      	subs	r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800626a:	b29b      	uxth	r3, r3
 800626c:	3b01      	subs	r3, #1
 800626e:	b29a      	uxth	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	f003 0304 	and.w	r3, r3, #4
 800627e:	2b04      	cmp	r3, #4
 8006280:	d118      	bne.n	80062b4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	691a      	ldr	r2, [r3, #16]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	b2d2      	uxtb	r2, r2
 800628e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006294:	1c5a      	adds	r2, r3, #1
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800629e:	3b01      	subs	r3, #1
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	3b01      	subs	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f47f aec2 	bne.w	8006042 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2220      	movs	r2, #32
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	e000      	b.n	80062dc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80062da:	2302      	movs	r3, #2
  }
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3728      	adds	r7, #40	; 0x28
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	00010004 	.word	0x00010004

080062e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af02      	add	r7, sp, #8
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	4608      	mov	r0, r1
 80062f2:	4611      	mov	r1, r2
 80062f4:	461a      	mov	r2, r3
 80062f6:	4603      	mov	r3, r0
 80062f8:	817b      	strh	r3, [r7, #10]
 80062fa:	460b      	mov	r3, r1
 80062fc:	813b      	strh	r3, [r7, #8]
 80062fe:	4613      	mov	r3, r2
 8006300:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006310:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	2200      	movs	r2, #0
 800631a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f000 f960 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00d      	beq.n	8006346 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006338:	d103      	bne.n	8006342 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006340:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e05f      	b.n	8006406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006346:	897b      	ldrh	r3, [r7, #10]
 8006348:	b2db      	uxtb	r3, r3
 800634a:	461a      	mov	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006354:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006358:	6a3a      	ldr	r2, [r7, #32]
 800635a:	492d      	ldr	r1, [pc, #180]	; (8006410 <I2C_RequestMemoryWrite+0x128>)
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f000 f998 	bl	8006692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e04c      	b.n	8006406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800636c:	2300      	movs	r3, #0
 800636e:	617b      	str	r3, [r7, #20]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	617b      	str	r3, [r7, #20]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006384:	6a39      	ldr	r1, [r7, #32]
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f000 fa02 	bl	8006790 <I2C_WaitOnTXEFlagUntilTimeout>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00d      	beq.n	80063ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006396:	2b04      	cmp	r3, #4
 8006398:	d107      	bne.n	80063aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e02b      	b.n	8006406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063ae:	88fb      	ldrh	r3, [r7, #6]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d105      	bne.n	80063c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063b4:	893b      	ldrh	r3, [r7, #8]
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	611a      	str	r2, [r3, #16]
 80063be:	e021      	b.n	8006404 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80063c0:	893b      	ldrh	r3, [r7, #8]
 80063c2:	0a1b      	lsrs	r3, r3, #8
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	b2da      	uxtb	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063d0:	6a39      	ldr	r1, [r7, #32]
 80063d2:	68f8      	ldr	r0, [r7, #12]
 80063d4:	f000 f9dc 	bl	8006790 <I2C_WaitOnTXEFlagUntilTimeout>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00d      	beq.n	80063fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	d107      	bne.n	80063f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e005      	b.n	8006406 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063fa:	893b      	ldrh	r3, [r7, #8]
 80063fc:	b2da      	uxtb	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3718      	adds	r7, #24
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	00010002 	.word	0x00010002

08006414 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b088      	sub	sp, #32
 8006418:	af02      	add	r7, sp, #8
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	4608      	mov	r0, r1
 800641e:	4611      	mov	r1, r2
 8006420:	461a      	mov	r2, r3
 8006422:	4603      	mov	r3, r0
 8006424:	817b      	strh	r3, [r7, #10]
 8006426:	460b      	mov	r3, r1
 8006428:	813b      	strh	r3, [r7, #8]
 800642a:	4613      	mov	r3, r2
 800642c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800643c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800644c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800644e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	6a3b      	ldr	r3, [r7, #32]
 8006454:	2200      	movs	r2, #0
 8006456:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 f8c2 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00d      	beq.n	8006482 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006474:	d103      	bne.n	800647e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800647c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e0aa      	b.n	80065d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006482:	897b      	ldrh	r3, [r7, #10]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	461a      	mov	r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006490:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006494:	6a3a      	ldr	r2, [r7, #32]
 8006496:	4952      	ldr	r1, [pc, #328]	; (80065e0 <I2C_RequestMemoryRead+0x1cc>)
 8006498:	68f8      	ldr	r0, [r7, #12]
 800649a:	f000 f8fa 	bl	8006692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d001      	beq.n	80064a8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e097      	b.n	80065d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	617b      	str	r3, [r7, #20]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064c0:	6a39      	ldr	r1, [r7, #32]
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 f964 	bl	8006790 <I2C_WaitOnTXEFlagUntilTimeout>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00d      	beq.n	80064ea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d2:	2b04      	cmp	r3, #4
 80064d4:	d107      	bne.n	80064e6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e076      	b.n	80065d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064ea:	88fb      	ldrh	r3, [r7, #6]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d105      	bne.n	80064fc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064f0:	893b      	ldrh	r3, [r7, #8]
 80064f2:	b2da      	uxtb	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	611a      	str	r2, [r3, #16]
 80064fa:	e021      	b.n	8006540 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80064fc:	893b      	ldrh	r3, [r7, #8]
 80064fe:	0a1b      	lsrs	r3, r3, #8
 8006500:	b29b      	uxth	r3, r3
 8006502:	b2da      	uxtb	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800650a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800650c:	6a39      	ldr	r1, [r7, #32]
 800650e:	68f8      	ldr	r0, [r7, #12]
 8006510:	f000 f93e 	bl	8006790 <I2C_WaitOnTXEFlagUntilTimeout>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00d      	beq.n	8006536 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651e:	2b04      	cmp	r3, #4
 8006520:	d107      	bne.n	8006532 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006530:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e050      	b.n	80065d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006536:	893b      	ldrh	r3, [r7, #8]
 8006538:	b2da      	uxtb	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006542:	6a39      	ldr	r1, [r7, #32]
 8006544:	68f8      	ldr	r0, [r7, #12]
 8006546:	f000 f923 	bl	8006790 <I2C_WaitOnTXEFlagUntilTimeout>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00d      	beq.n	800656c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006554:	2b04      	cmp	r3, #4
 8006556:	d107      	bne.n	8006568 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006566:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e035      	b.n	80065d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800657a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	6a3b      	ldr	r3, [r7, #32]
 8006582:	2200      	movs	r2, #0
 8006584:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f000 f82b 	bl	80065e4 <I2C_WaitOnFlagUntilTimeout>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00d      	beq.n	80065b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800659e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065a2:	d103      	bne.n	80065ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e013      	b.n	80065d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80065b0:	897b      	ldrh	r3, [r7, #10]
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	f043 0301 	orr.w	r3, r3, #1
 80065b8:	b2da      	uxtb	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c2:	6a3a      	ldr	r2, [r7, #32]
 80065c4:	4906      	ldr	r1, [pc, #24]	; (80065e0 <I2C_RequestMemoryRead+0x1cc>)
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	f000 f863 	bl	8006692 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e000      	b.n	80065d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	00010002 	.word	0x00010002

080065e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	603b      	str	r3, [r7, #0]
 80065f0:	4613      	mov	r3, r2
 80065f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065f4:	e025      	b.n	8006642 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065fc:	d021      	beq.n	8006642 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065fe:	f7fd fce9 	bl	8003fd4 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	69bb      	ldr	r3, [r7, #24]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	429a      	cmp	r2, r3
 800660c:	d302      	bcc.n	8006614 <I2C_WaitOnFlagUntilTimeout+0x30>
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d116      	bne.n	8006642 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2220      	movs	r2, #32
 800661e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	f043 0220 	orr.w	r2, r3, #32
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e023      	b.n	800668a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	0c1b      	lsrs	r3, r3, #16
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b01      	cmp	r3, #1
 800664a:	d10d      	bne.n	8006668 <I2C_WaitOnFlagUntilTimeout+0x84>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	43da      	mvns	r2, r3
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	4013      	ands	r3, r2
 8006658:	b29b      	uxth	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	bf0c      	ite	eq
 800665e:	2301      	moveq	r3, #1
 8006660:	2300      	movne	r3, #0
 8006662:	b2db      	uxtb	r3, r3
 8006664:	461a      	mov	r2, r3
 8006666:	e00c      	b.n	8006682 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	43da      	mvns	r2, r3
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	4013      	ands	r3, r2
 8006674:	b29b      	uxth	r3, r3
 8006676:	2b00      	cmp	r3, #0
 8006678:	bf0c      	ite	eq
 800667a:	2301      	moveq	r3, #1
 800667c:	2300      	movne	r3, #0
 800667e:	b2db      	uxtb	r3, r3
 8006680:	461a      	mov	r2, r3
 8006682:	79fb      	ldrb	r3, [r7, #7]
 8006684:	429a      	cmp	r2, r3
 8006686:	d0b6      	beq.n	80065f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	60f8      	str	r0, [r7, #12]
 800669a:	60b9      	str	r1, [r7, #8]
 800669c:	607a      	str	r2, [r7, #4]
 800669e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066a0:	e051      	b.n	8006746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066b0:	d123      	bne.n	80066fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066c0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066ca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2220      	movs	r2, #32
 80066d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e6:	f043 0204 	orr.w	r2, r3, #4
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e046      	b.n	8006788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006700:	d021      	beq.n	8006746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006702:	f7fd fc67 	bl	8003fd4 <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	429a      	cmp	r2, r3
 8006710:	d302      	bcc.n	8006718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d116      	bne.n	8006746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2220      	movs	r2, #32
 8006722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006732:	f043 0220 	orr.w	r2, r3, #32
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e020      	b.n	8006788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	0c1b      	lsrs	r3, r3, #16
 800674a:	b2db      	uxtb	r3, r3
 800674c:	2b01      	cmp	r3, #1
 800674e:	d10c      	bne.n	800676a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	695b      	ldr	r3, [r3, #20]
 8006756:	43da      	mvns	r2, r3
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	4013      	ands	r3, r2
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	bf14      	ite	ne
 8006762:	2301      	movne	r3, #1
 8006764:	2300      	moveq	r3, #0
 8006766:	b2db      	uxtb	r3, r3
 8006768:	e00b      	b.n	8006782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	699b      	ldr	r3, [r3, #24]
 8006770:	43da      	mvns	r2, r3
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	4013      	ands	r3, r2
 8006776:	b29b      	uxth	r3, r3
 8006778:	2b00      	cmp	r3, #0
 800677a:	bf14      	ite	ne
 800677c:	2301      	movne	r3, #1
 800677e:	2300      	moveq	r3, #0
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d18d      	bne.n	80066a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3710      	adds	r7, #16
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800679c:	e02d      	b.n	80067fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f000 f8ce 	bl	8006940 <I2C_IsAcknowledgeFailed>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e02d      	b.n	800680a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067b4:	d021      	beq.n	80067fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067b6:	f7fd fc0d 	bl	8003fd4 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d302      	bcc.n	80067cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d116      	bne.n	80067fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2220      	movs	r2, #32
 80067d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e6:	f043 0220 	orr.w	r2, r3, #32
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e007      	b.n	800680a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006804:	2b80      	cmp	r3, #128	; 0x80
 8006806:	d1ca      	bne.n	800679e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b084      	sub	sp, #16
 8006816:	af00      	add	r7, sp, #0
 8006818:	60f8      	str	r0, [r7, #12]
 800681a:	60b9      	str	r1, [r7, #8]
 800681c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800681e:	e02d      	b.n	800687c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	f000 f88d 	bl	8006940 <I2C_IsAcknowledgeFailed>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d001      	beq.n	8006830 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800682c:	2301      	movs	r3, #1
 800682e:	e02d      	b.n	800688c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006836:	d021      	beq.n	800687c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006838:	f7fd fbcc 	bl	8003fd4 <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	68ba      	ldr	r2, [r7, #8]
 8006844:	429a      	cmp	r2, r3
 8006846:	d302      	bcc.n	800684e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d116      	bne.n	800687c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2220      	movs	r2, #32
 8006858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006868:	f043 0220 	orr.w	r2, r3, #32
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e007      	b.n	800688c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	695b      	ldr	r3, [r3, #20]
 8006882:	f003 0304 	and.w	r3, r3, #4
 8006886:	2b04      	cmp	r3, #4
 8006888:	d1ca      	bne.n	8006820 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068a0:	e042      	b.n	8006928 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	f003 0310 	and.w	r3, r3, #16
 80068ac:	2b10      	cmp	r3, #16
 80068ae:	d119      	bne.n	80068e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f06f 0210 	mvn.w	r2, #16
 80068b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2220      	movs	r2, #32
 80068c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e029      	b.n	8006938 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068e4:	f7fd fb76 	bl	8003fd4 <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	68ba      	ldr	r2, [r7, #8]
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d302      	bcc.n	80068fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d116      	bne.n	8006928 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2220      	movs	r2, #32
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006914:	f043 0220 	orr.w	r2, r3, #32
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e007      	b.n	8006938 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006932:	2b40      	cmp	r3, #64	; 0x40
 8006934:	d1b5      	bne.n	80068a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006956:	d11b      	bne.n	8006990 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006960:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2220      	movs	r2, #32
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697c:	f043 0204 	orr.w	r2, r3, #4
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e000      	b.n	8006992 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800699e:	b480      	push	{r7}
 80069a0:	b083      	sub	sp, #12
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
 80069a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	2b20      	cmp	r3, #32
 80069b2:	d129      	bne.n	8006a08 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2224      	movs	r2, #36	; 0x24
 80069b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0201 	bic.w	r2, r2, #1
 80069ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0210 	bic.w	r2, r2, #16
 80069da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	683a      	ldr	r2, [r7, #0]
 80069e8:	430a      	orrs	r2, r1
 80069ea:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f042 0201 	orr.w	r2, r2, #1
 80069fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2220      	movs	r2, #32
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006a04:	2300      	movs	r3, #0
 8006a06:	e000      	b.n	8006a0a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8006a08:	2302      	movs	r3, #2
  }
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b085      	sub	sp, #20
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
 8006a1e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006a20:	2300      	movs	r3, #0
 8006a22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b20      	cmp	r3, #32
 8006a2e:	d12a      	bne.n	8006a86 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2224      	movs	r2, #36	; 0x24
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f022 0201 	bic.w	r2, r2, #1
 8006a46:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006a50:	89fb      	ldrh	r3, [r7, #14]
 8006a52:	f023 030f 	bic.w	r3, r3, #15
 8006a56:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	89fb      	ldrh	r3, [r7, #14]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	89fa      	ldrh	r2, [r7, #14]
 8006a68:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f042 0201 	orr.w	r2, r2, #1
 8006a78:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2220      	movs	r2, #32
 8006a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006a82:	2300      	movs	r3, #0
 8006a84:	e000      	b.n	8006a88 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006a86:	2302      	movs	r3, #2
  }
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	603b      	str	r3, [r7, #0]
 8006aa2:	4b20      	ldr	r3, [pc, #128]	; (8006b24 <HAL_PWREx_EnableOverDrive+0x90>)
 8006aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa6:	4a1f      	ldr	r2, [pc, #124]	; (8006b24 <HAL_PWREx_EnableOverDrive+0x90>)
 8006aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006aac:	6413      	str	r3, [r2, #64]	; 0x40
 8006aae:	4b1d      	ldr	r3, [pc, #116]	; (8006b24 <HAL_PWREx_EnableOverDrive+0x90>)
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ab6:	603b      	str	r3, [r7, #0]
 8006ab8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006aba:	4b1b      	ldr	r3, [pc, #108]	; (8006b28 <HAL_PWREx_EnableOverDrive+0x94>)
 8006abc:	2201      	movs	r2, #1
 8006abe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ac0:	f7fd fa88 	bl	8003fd4 <HAL_GetTick>
 8006ac4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006ac6:	e009      	b.n	8006adc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006ac8:	f7fd fa84 	bl	8003fd4 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ad6:	d901      	bls.n	8006adc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	e01f      	b.n	8006b1c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006adc:	4b13      	ldr	r3, [pc, #76]	; (8006b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ae8:	d1ee      	bne.n	8006ac8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006aea:	4b11      	ldr	r3, [pc, #68]	; (8006b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006aec:	2201      	movs	r2, #1
 8006aee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006af0:	f7fd fa70 	bl	8003fd4 <HAL_GetTick>
 8006af4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006af6:	e009      	b.n	8006b0c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006af8:	f7fd fa6c 	bl	8003fd4 <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b06:	d901      	bls.n	8006b0c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	e007      	b.n	8006b1c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006b0c:	4b07      	ldr	r3, [pc, #28]	; (8006b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b18:	d1ee      	bne.n	8006af8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40023800 	.word	0x40023800
 8006b28:	420e0040 	.word	0x420e0040
 8006b2c:	40007000 	.word	0x40007000
 8006b30:	420e0044 	.word	0x420e0044

08006b34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b086      	sub	sp, #24
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e25b      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d075      	beq.n	8006c3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b52:	4ba3      	ldr	r3, [pc, #652]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	f003 030c 	and.w	r3, r3, #12
 8006b5a:	2b04      	cmp	r3, #4
 8006b5c:	d00c      	beq.n	8006b78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b5e:	4ba0      	ldr	r3, [pc, #640]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b66:	2b08      	cmp	r3, #8
 8006b68:	d112      	bne.n	8006b90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b6a:	4b9d      	ldr	r3, [pc, #628]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b76:	d10b      	bne.n	8006b90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b78:	4b99      	ldr	r3, [pc, #612]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d05b      	beq.n	8006c3c <HAL_RCC_OscConfig+0x108>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d157      	bne.n	8006c3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e236      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b98:	d106      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x74>
 8006b9a:	4b91      	ldr	r3, [pc, #580]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a90      	ldr	r2, [pc, #576]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006ba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ba4:	6013      	str	r3, [r2, #0]
 8006ba6:	e01d      	b.n	8006be4 <HAL_RCC_OscConfig+0xb0>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006bb0:	d10c      	bne.n	8006bcc <HAL_RCC_OscConfig+0x98>
 8006bb2:	4b8b      	ldr	r3, [pc, #556]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a8a      	ldr	r2, [pc, #552]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bbc:	6013      	str	r3, [r2, #0]
 8006bbe:	4b88      	ldr	r3, [pc, #544]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a87      	ldr	r2, [pc, #540]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bc8:	6013      	str	r3, [r2, #0]
 8006bca:	e00b      	b.n	8006be4 <HAL_RCC_OscConfig+0xb0>
 8006bcc:	4b84      	ldr	r3, [pc, #528]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a83      	ldr	r2, [pc, #524]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bd6:	6013      	str	r3, [r2, #0]
 8006bd8:	4b81      	ldr	r3, [pc, #516]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a80      	ldr	r2, [pc, #512]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006bde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006be2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d013      	beq.n	8006c14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bec:	f7fd f9f2 	bl	8003fd4 <HAL_GetTick>
 8006bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bf2:	e008      	b.n	8006c06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006bf4:	f7fd f9ee 	bl	8003fd4 <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	2b64      	cmp	r3, #100	; 0x64
 8006c00:	d901      	bls.n	8006c06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e1fb      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c06:	4b76      	ldr	r3, [pc, #472]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d0f0      	beq.n	8006bf4 <HAL_RCC_OscConfig+0xc0>
 8006c12:	e014      	b.n	8006c3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c14:	f7fd f9de 	bl	8003fd4 <HAL_GetTick>
 8006c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c1a:	e008      	b.n	8006c2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c1c:	f7fd f9da 	bl	8003fd4 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	2b64      	cmp	r3, #100	; 0x64
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e1e7      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c2e:	4b6c      	ldr	r3, [pc, #432]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1f0      	bne.n	8006c1c <HAL_RCC_OscConfig+0xe8>
 8006c3a:	e000      	b.n	8006c3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 0302 	and.w	r3, r3, #2
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d063      	beq.n	8006d12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c4a:	4b65      	ldr	r3, [pc, #404]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f003 030c 	and.w	r3, r3, #12
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d00b      	beq.n	8006c6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c56:	4b62      	ldr	r3, [pc, #392]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c5e:	2b08      	cmp	r3, #8
 8006c60:	d11c      	bne.n	8006c9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c62:	4b5f      	ldr	r3, [pc, #380]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d116      	bne.n	8006c9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c6e:	4b5c      	ldr	r3, [pc, #368]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0302 	and.w	r3, r3, #2
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d005      	beq.n	8006c86 <HAL_RCC_OscConfig+0x152>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d001      	beq.n	8006c86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e1bb      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c86:	4b56      	ldr	r3, [pc, #344]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	00db      	lsls	r3, r3, #3
 8006c94:	4952      	ldr	r1, [pc, #328]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006c96:	4313      	orrs	r3, r2
 8006c98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c9a:	e03a      	b.n	8006d12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d020      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ca4:	4b4f      	ldr	r3, [pc, #316]	; (8006de4 <HAL_RCC_OscConfig+0x2b0>)
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006caa:	f7fd f993 	bl	8003fd4 <HAL_GetTick>
 8006cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cb0:	e008      	b.n	8006cc4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006cb2:	f7fd f98f 	bl	8003fd4 <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d901      	bls.n	8006cc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e19c      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cc4:	4b46      	ldr	r3, [pc, #280]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0302 	and.w	r3, r3, #2
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d0f0      	beq.n	8006cb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cd0:	4b43      	ldr	r3, [pc, #268]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	4940      	ldr	r1, [pc, #256]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	600b      	str	r3, [r1, #0]
 8006ce4:	e015      	b.n	8006d12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ce6:	4b3f      	ldr	r3, [pc, #252]	; (8006de4 <HAL_RCC_OscConfig+0x2b0>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cec:	f7fd f972 	bl	8003fd4 <HAL_GetTick>
 8006cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cf2:	e008      	b.n	8006d06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006cf4:	f7fd f96e 	bl	8003fd4 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e17b      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d06:	4b36      	ldr	r3, [pc, #216]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0302 	and.w	r3, r3, #2
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1f0      	bne.n	8006cf4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0308 	and.w	r3, r3, #8
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d030      	beq.n	8006d80 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d016      	beq.n	8006d54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d26:	4b30      	ldr	r3, [pc, #192]	; (8006de8 <HAL_RCC_OscConfig+0x2b4>)
 8006d28:	2201      	movs	r2, #1
 8006d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d2c:	f7fd f952 	bl	8003fd4 <HAL_GetTick>
 8006d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d32:	e008      	b.n	8006d46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d34:	f7fd f94e 	bl	8003fd4 <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d901      	bls.n	8006d46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e15b      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d46:	4b26      	ldr	r3, [pc, #152]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006d48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d4a:	f003 0302 	and.w	r3, r3, #2
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d0f0      	beq.n	8006d34 <HAL_RCC_OscConfig+0x200>
 8006d52:	e015      	b.n	8006d80 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d54:	4b24      	ldr	r3, [pc, #144]	; (8006de8 <HAL_RCC_OscConfig+0x2b4>)
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d5a:	f7fd f93b 	bl	8003fd4 <HAL_GetTick>
 8006d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d60:	e008      	b.n	8006d74 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d62:	f7fd f937 	bl	8003fd4 <HAL_GetTick>
 8006d66:	4602      	mov	r2, r0
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	1ad3      	subs	r3, r2, r3
 8006d6c:	2b02      	cmp	r3, #2
 8006d6e:	d901      	bls.n	8006d74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006d70:	2303      	movs	r3, #3
 8006d72:	e144      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d74:	4b1a      	ldr	r3, [pc, #104]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006d76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d78:	f003 0302 	and.w	r3, r3, #2
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1f0      	bne.n	8006d62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 0304 	and.w	r3, r3, #4
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f000 80a0 	beq.w	8006ece <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d92:	4b13      	ldr	r3, [pc, #76]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10f      	bne.n	8006dbe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d9e:	2300      	movs	r3, #0
 8006da0:	60bb      	str	r3, [r7, #8]
 8006da2:	4b0f      	ldr	r3, [pc, #60]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da6:	4a0e      	ldr	r2, [pc, #56]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dac:	6413      	str	r3, [r2, #64]	; 0x40
 8006dae:	4b0c      	ldr	r3, [pc, #48]	; (8006de0 <HAL_RCC_OscConfig+0x2ac>)
 8006db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006db6:	60bb      	str	r3, [r7, #8]
 8006db8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dbe:	4b0b      	ldr	r3, [pc, #44]	; (8006dec <HAL_RCC_OscConfig+0x2b8>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d121      	bne.n	8006e0e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dca:	4b08      	ldr	r3, [pc, #32]	; (8006dec <HAL_RCC_OscConfig+0x2b8>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a07      	ldr	r2, [pc, #28]	; (8006dec <HAL_RCC_OscConfig+0x2b8>)
 8006dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dd6:	f7fd f8fd 	bl	8003fd4 <HAL_GetTick>
 8006dda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ddc:	e011      	b.n	8006e02 <HAL_RCC_OscConfig+0x2ce>
 8006dde:	bf00      	nop
 8006de0:	40023800 	.word	0x40023800
 8006de4:	42470000 	.word	0x42470000
 8006de8:	42470e80 	.word	0x42470e80
 8006dec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006df0:	f7fd f8f0 	bl	8003fd4 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e0fd      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e02:	4b81      	ldr	r3, [pc, #516]	; (8007008 <HAL_RCC_OscConfig+0x4d4>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0f0      	beq.n	8006df0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d106      	bne.n	8006e24 <HAL_RCC_OscConfig+0x2f0>
 8006e16:	4b7d      	ldr	r3, [pc, #500]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e1a:	4a7c      	ldr	r2, [pc, #496]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e1c:	f043 0301 	orr.w	r3, r3, #1
 8006e20:	6713      	str	r3, [r2, #112]	; 0x70
 8006e22:	e01c      	b.n	8006e5e <HAL_RCC_OscConfig+0x32a>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	2b05      	cmp	r3, #5
 8006e2a:	d10c      	bne.n	8006e46 <HAL_RCC_OscConfig+0x312>
 8006e2c:	4b77      	ldr	r3, [pc, #476]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e30:	4a76      	ldr	r2, [pc, #472]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e32:	f043 0304 	orr.w	r3, r3, #4
 8006e36:	6713      	str	r3, [r2, #112]	; 0x70
 8006e38:	4b74      	ldr	r3, [pc, #464]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e3c:	4a73      	ldr	r2, [pc, #460]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e3e:	f043 0301 	orr.w	r3, r3, #1
 8006e42:	6713      	str	r3, [r2, #112]	; 0x70
 8006e44:	e00b      	b.n	8006e5e <HAL_RCC_OscConfig+0x32a>
 8006e46:	4b71      	ldr	r3, [pc, #452]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e4a:	4a70      	ldr	r2, [pc, #448]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e4c:	f023 0301 	bic.w	r3, r3, #1
 8006e50:	6713      	str	r3, [r2, #112]	; 0x70
 8006e52:	4b6e      	ldr	r3, [pc, #440]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e56:	4a6d      	ldr	r2, [pc, #436]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e58:	f023 0304 	bic.w	r3, r3, #4
 8006e5c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d015      	beq.n	8006e92 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e66:	f7fd f8b5 	bl	8003fd4 <HAL_GetTick>
 8006e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e6c:	e00a      	b.n	8006e84 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e6e:	f7fd f8b1 	bl	8003fd4 <HAL_GetTick>
 8006e72:	4602      	mov	r2, r0
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d901      	bls.n	8006e84 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006e80:	2303      	movs	r3, #3
 8006e82:	e0bc      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e84:	4b61      	ldr	r3, [pc, #388]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e88:	f003 0302 	and.w	r3, r3, #2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d0ee      	beq.n	8006e6e <HAL_RCC_OscConfig+0x33a>
 8006e90:	e014      	b.n	8006ebc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e92:	f7fd f89f 	bl	8003fd4 <HAL_GetTick>
 8006e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e98:	e00a      	b.n	8006eb0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e9a:	f7fd f89b 	bl	8003fd4 <HAL_GetTick>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	1ad3      	subs	r3, r2, r3
 8006ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d901      	bls.n	8006eb0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e0a6      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006eb0:	4b56      	ldr	r3, [pc, #344]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb4:	f003 0302 	and.w	r3, r3, #2
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1ee      	bne.n	8006e9a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ebc:	7dfb      	ldrb	r3, [r7, #23]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d105      	bne.n	8006ece <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ec2:	4b52      	ldr	r3, [pc, #328]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec6:	4a51      	ldr	r2, [pc, #324]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006ec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ecc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f000 8092 	beq.w	8006ffc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ed8:	4b4c      	ldr	r3, [pc, #304]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	f003 030c 	and.w	r3, r3, #12
 8006ee0:	2b08      	cmp	r3, #8
 8006ee2:	d05c      	beq.n	8006f9e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d141      	bne.n	8006f70 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eec:	4b48      	ldr	r3, [pc, #288]	; (8007010 <HAL_RCC_OscConfig+0x4dc>)
 8006eee:	2200      	movs	r2, #0
 8006ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ef2:	f7fd f86f 	bl	8003fd4 <HAL_GetTick>
 8006ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ef8:	e008      	b.n	8006f0c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006efa:	f7fd f86b 	bl	8003fd4 <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d901      	bls.n	8006f0c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e078      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f0c:	4b3f      	ldr	r3, [pc, #252]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1f0      	bne.n	8006efa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	69da      	ldr	r2, [r3, #28]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	431a      	orrs	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f26:	019b      	lsls	r3, r3, #6
 8006f28:	431a      	orrs	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f2e:	085b      	lsrs	r3, r3, #1
 8006f30:	3b01      	subs	r3, #1
 8006f32:	041b      	lsls	r3, r3, #16
 8006f34:	431a      	orrs	r2, r3
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f3a:	061b      	lsls	r3, r3, #24
 8006f3c:	4933      	ldr	r1, [pc, #204]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f42:	4b33      	ldr	r3, [pc, #204]	; (8007010 <HAL_RCC_OscConfig+0x4dc>)
 8006f44:	2201      	movs	r2, #1
 8006f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f48:	f7fd f844 	bl	8003fd4 <HAL_GetTick>
 8006f4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f4e:	e008      	b.n	8006f62 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f50:	f7fd f840 	bl	8003fd4 <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d901      	bls.n	8006f62 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e04d      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f62:	4b2a      	ldr	r3, [pc, #168]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d0f0      	beq.n	8006f50 <HAL_RCC_OscConfig+0x41c>
 8006f6e:	e045      	b.n	8006ffc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f70:	4b27      	ldr	r3, [pc, #156]	; (8007010 <HAL_RCC_OscConfig+0x4dc>)
 8006f72:	2200      	movs	r2, #0
 8006f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f76:	f7fd f82d 	bl	8003fd4 <HAL_GetTick>
 8006f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f7c:	e008      	b.n	8006f90 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f7e:	f7fd f829 	bl	8003fd4 <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d901      	bls.n	8006f90 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	e036      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f90:	4b1e      	ldr	r3, [pc, #120]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1f0      	bne.n	8006f7e <HAL_RCC_OscConfig+0x44a>
 8006f9c:	e02e      	b.n	8006ffc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	699b      	ldr	r3, [r3, #24]
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d101      	bne.n	8006faa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e029      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006faa:	4b18      	ldr	r3, [pc, #96]	; (800700c <HAL_RCC_OscConfig+0x4d8>)
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	69db      	ldr	r3, [r3, #28]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d11c      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d115      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d10d      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d106      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d001      	beq.n	8006ffc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e000      	b.n	8006ffe <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3718      	adds	r7, #24
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	40007000 	.word	0x40007000
 800700c:	40023800 	.word	0x40023800
 8007010:	42470060 	.word	0x42470060

08007014 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e0cc      	b.n	80071c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007028:	4b68      	ldr	r3, [pc, #416]	; (80071cc <HAL_RCC_ClockConfig+0x1b8>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 030f 	and.w	r3, r3, #15
 8007030:	683a      	ldr	r2, [r7, #0]
 8007032:	429a      	cmp	r2, r3
 8007034:	d90c      	bls.n	8007050 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007036:	4b65      	ldr	r3, [pc, #404]	; (80071cc <HAL_RCC_ClockConfig+0x1b8>)
 8007038:	683a      	ldr	r2, [r7, #0]
 800703a:	b2d2      	uxtb	r2, r2
 800703c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800703e:	4b63      	ldr	r3, [pc, #396]	; (80071cc <HAL_RCC_ClockConfig+0x1b8>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 030f 	and.w	r3, r3, #15
 8007046:	683a      	ldr	r2, [r7, #0]
 8007048:	429a      	cmp	r2, r3
 800704a:	d001      	beq.n	8007050 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e0b8      	b.n	80071c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0302 	and.w	r3, r3, #2
 8007058:	2b00      	cmp	r3, #0
 800705a:	d020      	beq.n	800709e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0304 	and.w	r3, r3, #4
 8007064:	2b00      	cmp	r3, #0
 8007066:	d005      	beq.n	8007074 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007068:	4b59      	ldr	r3, [pc, #356]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	4a58      	ldr	r2, [pc, #352]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 800706e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007072:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 0308 	and.w	r3, r3, #8
 800707c:	2b00      	cmp	r3, #0
 800707e:	d005      	beq.n	800708c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007080:	4b53      	ldr	r3, [pc, #332]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	4a52      	ldr	r2, [pc, #328]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007086:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800708a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800708c:	4b50      	ldr	r3, [pc, #320]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	494d      	ldr	r1, [pc, #308]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 800709a:	4313      	orrs	r3, r2
 800709c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 0301 	and.w	r3, r3, #1
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d044      	beq.n	8007134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d107      	bne.n	80070c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070b2:	4b47      	ldr	r3, [pc, #284]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d119      	bne.n	80070f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e07f      	b.n	80071c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d003      	beq.n	80070d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070ce:	2b03      	cmp	r3, #3
 80070d0:	d107      	bne.n	80070e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070d2:	4b3f      	ldr	r3, [pc, #252]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d109      	bne.n	80070f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e06f      	b.n	80071c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070e2:	4b3b      	ldr	r3, [pc, #236]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f003 0302 	and.w	r3, r3, #2
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e067      	b.n	80071c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070f2:	4b37      	ldr	r3, [pc, #220]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	f023 0203 	bic.w	r2, r3, #3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	4934      	ldr	r1, [pc, #208]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007100:	4313      	orrs	r3, r2
 8007102:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007104:	f7fc ff66 	bl	8003fd4 <HAL_GetTick>
 8007108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800710a:	e00a      	b.n	8007122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800710c:	f7fc ff62 	bl	8003fd4 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	f241 3288 	movw	r2, #5000	; 0x1388
 800711a:	4293      	cmp	r3, r2
 800711c:	d901      	bls.n	8007122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e04f      	b.n	80071c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007122:	4b2b      	ldr	r3, [pc, #172]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f003 020c 	and.w	r2, r3, #12
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	429a      	cmp	r2, r3
 8007132:	d1eb      	bne.n	800710c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007134:	4b25      	ldr	r3, [pc, #148]	; (80071cc <HAL_RCC_ClockConfig+0x1b8>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	683a      	ldr	r2, [r7, #0]
 800713e:	429a      	cmp	r2, r3
 8007140:	d20c      	bcs.n	800715c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007142:	4b22      	ldr	r3, [pc, #136]	; (80071cc <HAL_RCC_ClockConfig+0x1b8>)
 8007144:	683a      	ldr	r2, [r7, #0]
 8007146:	b2d2      	uxtb	r2, r2
 8007148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800714a:	4b20      	ldr	r3, [pc, #128]	; (80071cc <HAL_RCC_ClockConfig+0x1b8>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 030f 	and.w	r3, r3, #15
 8007152:	683a      	ldr	r2, [r7, #0]
 8007154:	429a      	cmp	r2, r3
 8007156:	d001      	beq.n	800715c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	e032      	b.n	80071c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0304 	and.w	r3, r3, #4
 8007164:	2b00      	cmp	r3, #0
 8007166:	d008      	beq.n	800717a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007168:	4b19      	ldr	r3, [pc, #100]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	4916      	ldr	r1, [pc, #88]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007176:	4313      	orrs	r3, r2
 8007178:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0308 	and.w	r3, r3, #8
 8007182:	2b00      	cmp	r3, #0
 8007184:	d009      	beq.n	800719a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007186:	4b12      	ldr	r3, [pc, #72]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	691b      	ldr	r3, [r3, #16]
 8007192:	00db      	lsls	r3, r3, #3
 8007194:	490e      	ldr	r1, [pc, #56]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 8007196:	4313      	orrs	r3, r2
 8007198:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800719a:	f000 f821 	bl	80071e0 <HAL_RCC_GetSysClockFreq>
 800719e:	4602      	mov	r2, r0
 80071a0:	4b0b      	ldr	r3, [pc, #44]	; (80071d0 <HAL_RCC_ClockConfig+0x1bc>)
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	091b      	lsrs	r3, r3, #4
 80071a6:	f003 030f 	and.w	r3, r3, #15
 80071aa:	490a      	ldr	r1, [pc, #40]	; (80071d4 <HAL_RCC_ClockConfig+0x1c0>)
 80071ac:	5ccb      	ldrb	r3, [r1, r3]
 80071ae:	fa22 f303 	lsr.w	r3, r2, r3
 80071b2:	4a09      	ldr	r2, [pc, #36]	; (80071d8 <HAL_RCC_ClockConfig+0x1c4>)
 80071b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80071b6:	4b09      	ldr	r3, [pc, #36]	; (80071dc <HAL_RCC_ClockConfig+0x1c8>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7fc fec6 	bl	8003f4c <HAL_InitTick>

  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3710      	adds	r7, #16
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	40023c00 	.word	0x40023c00
 80071d0:	40023800 	.word	0x40023800
 80071d4:	0800be28 	.word	0x0800be28
 80071d8:	20000160 	.word	0x20000160
 80071dc:	20000164 	.word	0x20000164

080071e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80071e8:	2300      	movs	r3, #0
 80071ea:	607b      	str	r3, [r7, #4]
 80071ec:	2300      	movs	r3, #0
 80071ee:	60fb      	str	r3, [r7, #12]
 80071f0:	2300      	movs	r3, #0
 80071f2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80071f4:	2300      	movs	r3, #0
 80071f6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071f8:	4b67      	ldr	r3, [pc, #412]	; (8007398 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f003 030c 	and.w	r3, r3, #12
 8007200:	2b08      	cmp	r3, #8
 8007202:	d00d      	beq.n	8007220 <HAL_RCC_GetSysClockFreq+0x40>
 8007204:	2b08      	cmp	r3, #8
 8007206:	f200 80bd 	bhi.w	8007384 <HAL_RCC_GetSysClockFreq+0x1a4>
 800720a:	2b00      	cmp	r3, #0
 800720c:	d002      	beq.n	8007214 <HAL_RCC_GetSysClockFreq+0x34>
 800720e:	2b04      	cmp	r3, #4
 8007210:	d003      	beq.n	800721a <HAL_RCC_GetSysClockFreq+0x3a>
 8007212:	e0b7      	b.n	8007384 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007214:	4b61      	ldr	r3, [pc, #388]	; (800739c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007216:	60bb      	str	r3, [r7, #8]
       break;
 8007218:	e0b7      	b.n	800738a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800721a:	4b60      	ldr	r3, [pc, #384]	; (800739c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800721c:	60bb      	str	r3, [r7, #8]
      break;
 800721e:	e0b4      	b.n	800738a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007220:	4b5d      	ldr	r3, [pc, #372]	; (8007398 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007228:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800722a:	4b5b      	ldr	r3, [pc, #364]	; (8007398 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d04d      	beq.n	80072d2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007236:	4b58      	ldr	r3, [pc, #352]	; (8007398 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	099b      	lsrs	r3, r3, #6
 800723c:	461a      	mov	r2, r3
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007246:	f04f 0100 	mov.w	r1, #0
 800724a:	ea02 0800 	and.w	r8, r2, r0
 800724e:	ea03 0901 	and.w	r9, r3, r1
 8007252:	4640      	mov	r0, r8
 8007254:	4649      	mov	r1, r9
 8007256:	f04f 0200 	mov.w	r2, #0
 800725a:	f04f 0300 	mov.w	r3, #0
 800725e:	014b      	lsls	r3, r1, #5
 8007260:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007264:	0142      	lsls	r2, r0, #5
 8007266:	4610      	mov	r0, r2
 8007268:	4619      	mov	r1, r3
 800726a:	ebb0 0008 	subs.w	r0, r0, r8
 800726e:	eb61 0109 	sbc.w	r1, r1, r9
 8007272:	f04f 0200 	mov.w	r2, #0
 8007276:	f04f 0300 	mov.w	r3, #0
 800727a:	018b      	lsls	r3, r1, #6
 800727c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007280:	0182      	lsls	r2, r0, #6
 8007282:	1a12      	subs	r2, r2, r0
 8007284:	eb63 0301 	sbc.w	r3, r3, r1
 8007288:	f04f 0000 	mov.w	r0, #0
 800728c:	f04f 0100 	mov.w	r1, #0
 8007290:	00d9      	lsls	r1, r3, #3
 8007292:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007296:	00d0      	lsls	r0, r2, #3
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	eb12 0208 	adds.w	r2, r2, r8
 80072a0:	eb43 0309 	adc.w	r3, r3, r9
 80072a4:	f04f 0000 	mov.w	r0, #0
 80072a8:	f04f 0100 	mov.w	r1, #0
 80072ac:	0299      	lsls	r1, r3, #10
 80072ae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80072b2:	0290      	lsls	r0, r2, #10
 80072b4:	4602      	mov	r2, r0
 80072b6:	460b      	mov	r3, r1
 80072b8:	4610      	mov	r0, r2
 80072ba:	4619      	mov	r1, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	461a      	mov	r2, r3
 80072c0:	f04f 0300 	mov.w	r3, #0
 80072c4:	f7f9 fc98 	bl	8000bf8 <__aeabi_uldivmod>
 80072c8:	4602      	mov	r2, r0
 80072ca:	460b      	mov	r3, r1
 80072cc:	4613      	mov	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]
 80072d0:	e04a      	b.n	8007368 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072d2:	4b31      	ldr	r3, [pc, #196]	; (8007398 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	099b      	lsrs	r3, r3, #6
 80072d8:	461a      	mov	r2, r3
 80072da:	f04f 0300 	mov.w	r3, #0
 80072de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80072e2:	f04f 0100 	mov.w	r1, #0
 80072e6:	ea02 0400 	and.w	r4, r2, r0
 80072ea:	ea03 0501 	and.w	r5, r3, r1
 80072ee:	4620      	mov	r0, r4
 80072f0:	4629      	mov	r1, r5
 80072f2:	f04f 0200 	mov.w	r2, #0
 80072f6:	f04f 0300 	mov.w	r3, #0
 80072fa:	014b      	lsls	r3, r1, #5
 80072fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007300:	0142      	lsls	r2, r0, #5
 8007302:	4610      	mov	r0, r2
 8007304:	4619      	mov	r1, r3
 8007306:	1b00      	subs	r0, r0, r4
 8007308:	eb61 0105 	sbc.w	r1, r1, r5
 800730c:	f04f 0200 	mov.w	r2, #0
 8007310:	f04f 0300 	mov.w	r3, #0
 8007314:	018b      	lsls	r3, r1, #6
 8007316:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800731a:	0182      	lsls	r2, r0, #6
 800731c:	1a12      	subs	r2, r2, r0
 800731e:	eb63 0301 	sbc.w	r3, r3, r1
 8007322:	f04f 0000 	mov.w	r0, #0
 8007326:	f04f 0100 	mov.w	r1, #0
 800732a:	00d9      	lsls	r1, r3, #3
 800732c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007330:	00d0      	lsls	r0, r2, #3
 8007332:	4602      	mov	r2, r0
 8007334:	460b      	mov	r3, r1
 8007336:	1912      	adds	r2, r2, r4
 8007338:	eb45 0303 	adc.w	r3, r5, r3
 800733c:	f04f 0000 	mov.w	r0, #0
 8007340:	f04f 0100 	mov.w	r1, #0
 8007344:	0299      	lsls	r1, r3, #10
 8007346:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800734a:	0290      	lsls	r0, r2, #10
 800734c:	4602      	mov	r2, r0
 800734e:	460b      	mov	r3, r1
 8007350:	4610      	mov	r0, r2
 8007352:	4619      	mov	r1, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	461a      	mov	r2, r3
 8007358:	f04f 0300 	mov.w	r3, #0
 800735c:	f7f9 fc4c 	bl	8000bf8 <__aeabi_uldivmod>
 8007360:	4602      	mov	r2, r0
 8007362:	460b      	mov	r3, r1
 8007364:	4613      	mov	r3, r2
 8007366:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007368:	4b0b      	ldr	r3, [pc, #44]	; (8007398 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	0c1b      	lsrs	r3, r3, #16
 800736e:	f003 0303 	and.w	r3, r3, #3
 8007372:	3301      	adds	r3, #1
 8007374:	005b      	lsls	r3, r3, #1
 8007376:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007380:	60bb      	str	r3, [r7, #8]
      break;
 8007382:	e002      	b.n	800738a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007384:	4b05      	ldr	r3, [pc, #20]	; (800739c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007386:	60bb      	str	r3, [r7, #8]
      break;
 8007388:	bf00      	nop
    }
  }
  return sysclockfreq;
 800738a:	68bb      	ldr	r3, [r7, #8]
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007396:	bf00      	nop
 8007398:	40023800 	.word	0x40023800
 800739c:	00f42400 	.word	0x00f42400

080073a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073a0:	b480      	push	{r7}
 80073a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80073a4:	4b03      	ldr	r3, [pc, #12]	; (80073b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80073a6:	681b      	ldr	r3, [r3, #0]
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	20000160 	.word	0x20000160

080073b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80073bc:	f7ff fff0 	bl	80073a0 <HAL_RCC_GetHCLKFreq>
 80073c0:	4602      	mov	r2, r0
 80073c2:	4b05      	ldr	r3, [pc, #20]	; (80073d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	0a9b      	lsrs	r3, r3, #10
 80073c8:	f003 0307 	and.w	r3, r3, #7
 80073cc:	4903      	ldr	r1, [pc, #12]	; (80073dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80073ce:	5ccb      	ldrb	r3, [r1, r3]
 80073d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40023800 	.word	0x40023800
 80073dc:	0800be38 	.word	0x0800be38

080073e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80073e4:	f7ff ffdc 	bl	80073a0 <HAL_RCC_GetHCLKFreq>
 80073e8:	4602      	mov	r2, r0
 80073ea:	4b05      	ldr	r3, [pc, #20]	; (8007400 <HAL_RCC_GetPCLK2Freq+0x20>)
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	0b5b      	lsrs	r3, r3, #13
 80073f0:	f003 0307 	and.w	r3, r3, #7
 80073f4:	4903      	ldr	r1, [pc, #12]	; (8007404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80073f6:	5ccb      	ldrb	r3, [r1, r3]
 80073f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	40023800 	.word	0x40023800
 8007404:	0800be38 	.word	0x0800be38

08007408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b082      	sub	sp, #8
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d101      	bne.n	800741a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e056      	b.n	80074c8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007426:	b2db      	uxtb	r3, r3
 8007428:	2b00      	cmp	r3, #0
 800742a:	d106      	bne.n	800743a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f7fb fc75 	bl	8002d24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2202      	movs	r2, #2
 800743e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007450:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	431a      	orrs	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	431a      	orrs	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	691b      	ldr	r3, [r3, #16]
 8007466:	431a      	orrs	r2, r3
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	695b      	ldr	r3, [r3, #20]
 800746c:	431a      	orrs	r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	699b      	ldr	r3, [r3, #24]
 8007472:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007476:	431a      	orrs	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	69db      	ldr	r3, [r3, #28]
 800747c:	431a      	orrs	r2, r3
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a1b      	ldr	r3, [r3, #32]
 8007482:	ea42 0103 	orr.w	r1, r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	699b      	ldr	r3, [r3, #24]
 8007496:	0c1b      	lsrs	r3, r3, #16
 8007498:	f003 0104 	and.w	r1, r3, #4
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	430a      	orrs	r2, r1
 80074a6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	69da      	ldr	r2, [r3, #28]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074b6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3708      	adds	r7, #8
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b088      	sub	sp, #32
 80074d4:	af02      	add	r7, sp, #8
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	603b      	str	r3, [r7, #0]
 80074dc:	4613      	mov	r3, r2
 80074de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074ec:	d112      	bne.n	8007514 <HAL_SPI_Receive+0x44>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d10e      	bne.n	8007514 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2204      	movs	r2, #4
 80074fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80074fe:	88fa      	ldrh	r2, [r7, #6]
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	9300      	str	r3, [sp, #0]
 8007504:	4613      	mov	r3, r2
 8007506:	68ba      	ldr	r2, [r7, #8]
 8007508:	68b9      	ldr	r1, [r7, #8]
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f000 f8e9 	bl	80076e2 <HAL_SPI_TransmitReceive>
 8007510:	4603      	mov	r3, r0
 8007512:	e0e2      	b.n	80076da <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800751a:	2b01      	cmp	r3, #1
 800751c:	d101      	bne.n	8007522 <HAL_SPI_Receive+0x52>
 800751e:	2302      	movs	r3, #2
 8007520:	e0db      	b.n	80076da <HAL_SPI_Receive+0x20a>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800752a:	f7fc fd53 	bl	8003fd4 <HAL_GetTick>
 800752e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007536:	b2db      	uxtb	r3, r3
 8007538:	2b01      	cmp	r3, #1
 800753a:	d002      	beq.n	8007542 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800753c:	2302      	movs	r3, #2
 800753e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007540:	e0c2      	b.n	80076c8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d002      	beq.n	800754e <HAL_SPI_Receive+0x7e>
 8007548:	88fb      	ldrh	r3, [r7, #6]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d102      	bne.n	8007554 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007552:	e0b9      	b.n	80076c8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2204      	movs	r2, #4
 8007558:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	68ba      	ldr	r2, [r7, #8]
 8007566:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	88fa      	ldrh	r2, [r7, #6]
 800756c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	88fa      	ldrh	r2, [r7, #6]
 8007572:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2200      	movs	r2, #0
 8007584:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2200      	movs	r2, #0
 800758a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800759a:	d107      	bne.n	80075ac <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80075aa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b6:	2b40      	cmp	r3, #64	; 0x40
 80075b8:	d007      	beq.n	80075ca <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075c8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d162      	bne.n	8007698 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80075d2:	e02e      	b.n	8007632 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d115      	bne.n	800760e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f103 020c 	add.w	r2, r3, #12
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ee:	7812      	ldrb	r2, [r2, #0]
 80075f0:	b2d2      	uxtb	r2, r2
 80075f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075f8:	1c5a      	adds	r2, r3, #1
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007602:	b29b      	uxth	r3, r3
 8007604:	3b01      	subs	r3, #1
 8007606:	b29a      	uxth	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800760c:	e011      	b.n	8007632 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800760e:	f7fc fce1 	bl	8003fd4 <HAL_GetTick>
 8007612:	4602      	mov	r2, r0
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	429a      	cmp	r2, r3
 800761c:	d803      	bhi.n	8007626 <HAL_SPI_Receive+0x156>
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007624:	d102      	bne.n	800762c <HAL_SPI_Receive+0x15c>
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d102      	bne.n	8007632 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800762c:	2303      	movs	r3, #3
 800762e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007630:	e04a      	b.n	80076c8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007636:	b29b      	uxth	r3, r3
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1cb      	bne.n	80075d4 <HAL_SPI_Receive+0x104>
 800763c:	e031      	b.n	80076a2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	2b01      	cmp	r3, #1
 800764a:	d113      	bne.n	8007674 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007656:	b292      	uxth	r2, r2
 8007658:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800765e:	1c9a      	adds	r2, r3, #2
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007668:	b29b      	uxth	r3, r3
 800766a:	3b01      	subs	r3, #1
 800766c:	b29a      	uxth	r2, r3
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007672:	e011      	b.n	8007698 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007674:	f7fc fcae 	bl	8003fd4 <HAL_GetTick>
 8007678:	4602      	mov	r2, r0
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	429a      	cmp	r2, r3
 8007682:	d803      	bhi.n	800768c <HAL_SPI_Receive+0x1bc>
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800768a:	d102      	bne.n	8007692 <HAL_SPI_Receive+0x1c2>
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007696:	e017      	b.n	80076c8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800769c:	b29b      	uxth	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1cd      	bne.n	800763e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	68f8      	ldr	r0, [r7, #12]
 80076a8:	f000 fa27 	bl	8007afa <SPI_EndRxTransaction>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d002      	beq.n	80076b8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2220      	movs	r2, #32
 80076b6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d002      	beq.n	80076c6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	75fb      	strb	r3, [r7, #23]
 80076c4:	e000      	b.n	80076c8 <HAL_SPI_Receive+0x1f8>
  }

error :
 80076c6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80076d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3718      	adds	r7, #24
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b08c      	sub	sp, #48	; 0x30
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	60f8      	str	r0, [r7, #12]
 80076ea:	60b9      	str	r1, [r7, #8]
 80076ec:	607a      	str	r2, [r7, #4]
 80076ee:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80076f0:	2301      	movs	r3, #1
 80076f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80076f4:	2300      	movs	r3, #0
 80076f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007700:	2b01      	cmp	r3, #1
 8007702:	d101      	bne.n	8007708 <HAL_SPI_TransmitReceive+0x26>
 8007704:	2302      	movs	r3, #2
 8007706:	e18a      	b.n	8007a1e <HAL_SPI_TransmitReceive+0x33c>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007710:	f7fc fc60 	bl	8003fd4 <HAL_GetTick>
 8007714:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800771c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007726:	887b      	ldrh	r3, [r7, #2]
 8007728:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800772a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800772e:	2b01      	cmp	r3, #1
 8007730:	d00f      	beq.n	8007752 <HAL_SPI_TransmitReceive+0x70>
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007738:	d107      	bne.n	800774a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d103      	bne.n	800774a <HAL_SPI_TransmitReceive+0x68>
 8007742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007746:	2b04      	cmp	r3, #4
 8007748:	d003      	beq.n	8007752 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800774a:	2302      	movs	r3, #2
 800774c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007750:	e15b      	b.n	8007a0a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d005      	beq.n	8007764 <HAL_SPI_TransmitReceive+0x82>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <HAL_SPI_TransmitReceive+0x82>
 800775e:	887b      	ldrh	r3, [r7, #2]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d103      	bne.n	800776c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800776a:	e14e      	b.n	8007a0a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b04      	cmp	r3, #4
 8007776:	d003      	beq.n	8007780 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2205      	movs	r2, #5
 800777c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	687a      	ldr	r2, [r7, #4]
 800778a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	887a      	ldrh	r2, [r7, #2]
 8007790:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	887a      	ldrh	r2, [r7, #2]
 8007796:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	68ba      	ldr	r2, [r7, #8]
 800779c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	887a      	ldrh	r2, [r7, #2]
 80077a2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	887a      	ldrh	r2, [r7, #2]
 80077a8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2200      	movs	r2, #0
 80077ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c0:	2b40      	cmp	r3, #64	; 0x40
 80077c2:	d007      	beq.n	80077d4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077dc:	d178      	bne.n	80078d0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d002      	beq.n	80077ec <HAL_SPI_TransmitReceive+0x10a>
 80077e6:	8b7b      	ldrh	r3, [r7, #26]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d166      	bne.n	80078ba <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f0:	881a      	ldrh	r2, [r3, #0]
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fc:	1c9a      	adds	r2, r3, #2
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007806:	b29b      	uxth	r3, r3
 8007808:	3b01      	subs	r3, #1
 800780a:	b29a      	uxth	r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007810:	e053      	b.n	80078ba <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	f003 0302 	and.w	r3, r3, #2
 800781c:	2b02      	cmp	r3, #2
 800781e:	d11b      	bne.n	8007858 <HAL_SPI_TransmitReceive+0x176>
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007824:	b29b      	uxth	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d016      	beq.n	8007858 <HAL_SPI_TransmitReceive+0x176>
 800782a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800782c:	2b01      	cmp	r3, #1
 800782e:	d113      	bne.n	8007858 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007834:	881a      	ldrh	r2, [r3, #0]
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007840:	1c9a      	adds	r2, r3, #2
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800784a:	b29b      	uxth	r3, r3
 800784c:	3b01      	subs	r3, #1
 800784e:	b29a      	uxth	r2, r3
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007854:	2300      	movs	r3, #0
 8007856:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f003 0301 	and.w	r3, r3, #1
 8007862:	2b01      	cmp	r3, #1
 8007864:	d119      	bne.n	800789a <HAL_SPI_TransmitReceive+0x1b8>
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800786a:	b29b      	uxth	r3, r3
 800786c:	2b00      	cmp	r3, #0
 800786e:	d014      	beq.n	800789a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787a:	b292      	uxth	r2, r2
 800787c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007882:	1c9a      	adds	r2, r3, #2
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007896:	2301      	movs	r3, #1
 8007898:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800789a:	f7fc fb9b 	bl	8003fd4 <HAL_GetTick>
 800789e:	4602      	mov	r2, r0
 80078a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d807      	bhi.n	80078ba <HAL_SPI_TransmitReceive+0x1d8>
 80078aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078b0:	d003      	beq.n	80078ba <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80078b8:	e0a7      	b.n	8007a0a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078be:	b29b      	uxth	r3, r3
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d1a6      	bne.n	8007812 <HAL_SPI_TransmitReceive+0x130>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1a1      	bne.n	8007812 <HAL_SPI_TransmitReceive+0x130>
 80078ce:	e07c      	b.n	80079ca <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <HAL_SPI_TransmitReceive+0x1fc>
 80078d8:	8b7b      	ldrh	r3, [r7, #26]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d16b      	bne.n	80079b6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	330c      	adds	r3, #12
 80078e8:	7812      	ldrb	r2, [r2, #0]
 80078ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f0:	1c5a      	adds	r2, r3, #1
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	3b01      	subs	r3, #1
 80078fe:	b29a      	uxth	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007904:	e057      	b.n	80079b6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f003 0302 	and.w	r3, r3, #2
 8007910:	2b02      	cmp	r3, #2
 8007912:	d11c      	bne.n	800794e <HAL_SPI_TransmitReceive+0x26c>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007918:	b29b      	uxth	r3, r3
 800791a:	2b00      	cmp	r3, #0
 800791c:	d017      	beq.n	800794e <HAL_SPI_TransmitReceive+0x26c>
 800791e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007920:	2b01      	cmp	r3, #1
 8007922:	d114      	bne.n	800794e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	330c      	adds	r3, #12
 800792e:	7812      	ldrb	r2, [r2, #0]
 8007930:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007936:	1c5a      	adds	r2, r3, #1
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007940:	b29b      	uxth	r3, r3
 8007942:	3b01      	subs	r3, #1
 8007944:	b29a      	uxth	r2, r3
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800794a:	2300      	movs	r3, #0
 800794c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	2b01      	cmp	r3, #1
 800795a:	d119      	bne.n	8007990 <HAL_SPI_TransmitReceive+0x2ae>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007960:	b29b      	uxth	r3, r3
 8007962:	2b00      	cmp	r3, #0
 8007964:	d014      	beq.n	8007990 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68da      	ldr	r2, [r3, #12]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007970:	b2d2      	uxtb	r2, r2
 8007972:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007978:	1c5a      	adds	r2, r3, #1
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007982:	b29b      	uxth	r3, r3
 8007984:	3b01      	subs	r3, #1
 8007986:	b29a      	uxth	r2, r3
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800798c:	2301      	movs	r3, #1
 800798e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007990:	f7fc fb20 	bl	8003fd4 <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800799c:	429a      	cmp	r2, r3
 800799e:	d803      	bhi.n	80079a8 <HAL_SPI_TransmitReceive+0x2c6>
 80079a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079a6:	d102      	bne.n	80079ae <HAL_SPI_TransmitReceive+0x2cc>
 80079a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d103      	bne.n	80079b6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80079ae:	2303      	movs	r3, #3
 80079b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80079b4:	e029      	b.n	8007a0a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1a2      	bne.n	8007906 <HAL_SPI_TransmitReceive+0x224>
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d19d      	bne.n	8007906 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f000 f8f8 	bl	8007bc4 <SPI_EndRxTxTransaction>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d006      	beq.n	80079e8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2220      	movs	r2, #32
 80079e4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80079e6:	e010      	b.n	8007a0a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d10b      	bne.n	8007a08 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079f0:	2300      	movs	r3, #0
 80079f2:	617b      	str	r3, [r7, #20]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	617b      	str	r3, [r7, #20]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	617b      	str	r3, [r7, #20]
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	e000      	b.n	8007a0a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007a08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007a1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3730      	adds	r7, #48	; 0x30
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b084      	sub	sp, #16
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	60f8      	str	r0, [r7, #12]
 8007a2e:	60b9      	str	r1, [r7, #8]
 8007a30:	603b      	str	r3, [r7, #0]
 8007a32:	4613      	mov	r3, r2
 8007a34:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a36:	e04c      	b.n	8007ad2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a3e:	d048      	beq.n	8007ad2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007a40:	f7fc fac8 	bl	8003fd4 <HAL_GetTick>
 8007a44:	4602      	mov	r2, r0
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d902      	bls.n	8007a56 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d13d      	bne.n	8007ad2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	685a      	ldr	r2, [r3, #4]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007a64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a6e:	d111      	bne.n	8007a94 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a78:	d004      	beq.n	8007a84 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a82:	d107      	bne.n	8007a94 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a9c:	d10f      	bne.n	8007abe <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007aac:	601a      	str	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007abc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e00f      	b.n	8007af2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	689a      	ldr	r2, [r3, #8]
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	4013      	ands	r3, r2
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	bf0c      	ite	eq
 8007ae2:	2301      	moveq	r3, #1
 8007ae4:	2300      	movne	r3, #0
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	461a      	mov	r2, r3
 8007aea:	79fb      	ldrb	r3, [r7, #7]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d1a3      	bne.n	8007a38 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b086      	sub	sp, #24
 8007afe:	af02      	add	r7, sp, #8
 8007b00:	60f8      	str	r0, [r7, #12]
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b0e:	d111      	bne.n	8007b34 <SPI_EndRxTransaction+0x3a>
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b18:	d004      	beq.n	8007b24 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b22:	d107      	bne.n	8007b34 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b32:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b3c:	d12a      	bne.n	8007b94 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b46:	d012      	beq.n	8007b6e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	2180      	movs	r1, #128	; 0x80
 8007b52:	68f8      	ldr	r0, [r7, #12]
 8007b54:	f7ff ff67 	bl	8007a26 <SPI_WaitFlagStateUntilTimeout>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d02d      	beq.n	8007bba <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b62:	f043 0220 	orr.w	r2, r3, #32
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e026      	b.n	8007bbc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	2200      	movs	r2, #0
 8007b76:	2101      	movs	r1, #1
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f7ff ff54 	bl	8007a26 <SPI_WaitFlagStateUntilTimeout>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d01a      	beq.n	8007bba <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b88:	f043 0220 	orr.w	r2, r3, #32
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007b90:	2303      	movs	r3, #3
 8007b92:	e013      	b.n	8007bbc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	9300      	str	r3, [sp, #0]
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	2101      	movs	r1, #1
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f7ff ff41 	bl	8007a26 <SPI_WaitFlagStateUntilTimeout>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d007      	beq.n	8007bba <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bae:	f043 0220 	orr.w	r2, r3, #32
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007bb6:	2303      	movs	r3, #3
 8007bb8:	e000      	b.n	8007bbc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b088      	sub	sp, #32
 8007bc8:	af02      	add	r7, sp, #8
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007bd0:	4b1b      	ldr	r3, [pc, #108]	; (8007c40 <SPI_EndRxTxTransaction+0x7c>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a1b      	ldr	r2, [pc, #108]	; (8007c44 <SPI_EndRxTxTransaction+0x80>)
 8007bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8007bda:	0d5b      	lsrs	r3, r3, #21
 8007bdc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007be0:	fb02 f303 	mul.w	r3, r2, r3
 8007be4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bee:	d112      	bne.n	8007c16 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	9300      	str	r3, [sp, #0]
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	2180      	movs	r1, #128	; 0x80
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f7ff ff13 	bl	8007a26 <SPI_WaitFlagStateUntilTimeout>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d016      	beq.n	8007c34 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c0a:	f043 0220 	orr.w	r2, r3, #32
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007c12:	2303      	movs	r3, #3
 8007c14:	e00f      	b.n	8007c36 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00a      	beq.n	8007c32 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c2c:	2b80      	cmp	r3, #128	; 0x80
 8007c2e:	d0f2      	beq.n	8007c16 <SPI_EndRxTxTransaction+0x52>
 8007c30:	e000      	b.n	8007c34 <SPI_EndRxTxTransaction+0x70>
        break;
 8007c32:	bf00      	nop
  }

  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3718      	adds	r7, #24
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	20000160 	.word	0x20000160
 8007c44:	165e9f81 	.word	0x165e9f81

08007c48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e01d      	b.n	8007c96 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d106      	bne.n	8007c74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f7fb fb62 	bl	8003338 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	3304      	adds	r3, #4
 8007c84:	4619      	mov	r1, r3
 8007c86:	4610      	mov	r0, r2
 8007c88:	f000 fafc 	bl	8008284 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b085      	sub	sp, #20
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2202      	movs	r2, #2
 8007caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f003 0307 	and.w	r3, r3, #7
 8007cb8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2b06      	cmp	r3, #6
 8007cbe:	d007      	beq.n	8007cd0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f042 0201 	orr.w	r2, r2, #1
 8007cce:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007cd8:	2300      	movs	r3, #0
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b082      	sub	sp, #8
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d101      	bne.n	8007cf8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e01d      	b.n	8007d34 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d106      	bne.n	8007d12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 f815 	bl	8007d3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2202      	movs	r2, #2
 8007d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	3304      	adds	r3, #4
 8007d22:	4619      	mov	r1, r3
 8007d24:	4610      	mov	r0, r2
 8007d26:	f000 faad 	bl	8008284 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d32:	2300      	movs	r3, #0
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3708      	adds	r7, #8
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007d44:	bf00      	nop
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	4618      	mov	r0, r3
 8007d64:	f000 fea2 	bl	8008aac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a15      	ldr	r2, [pc, #84]	; (8007dc4 <HAL_TIM_PWM_Start+0x74>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d004      	beq.n	8007d7c <HAL_TIM_PWM_Start+0x2c>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a14      	ldr	r2, [pc, #80]	; (8007dc8 <HAL_TIM_PWM_Start+0x78>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d101      	bne.n	8007d80 <HAL_TIM_PWM_Start+0x30>
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e000      	b.n	8007d82 <HAL_TIM_PWM_Start+0x32>
 8007d80:	2300      	movs	r3, #0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d007      	beq.n	8007d96 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f003 0307 	and.w	r3, r3, #7
 8007da0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2b06      	cmp	r3, #6
 8007da6:	d007      	beq.n	8007db8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f042 0201 	orr.w	r2, r2, #1
 8007db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	40010000 	.word	0x40010000
 8007dc8:	40010400 	.word	0x40010400

08007dcc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d101      	bne.n	8007dde <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e01d      	b.n	8007e1a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d106      	bne.n	8007df8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 f815 	bl	8007e22 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	3304      	adds	r3, #4
 8007e08:	4619      	mov	r1, r3
 8007e0a:	4610      	mov	r0, r2
 8007e0c:	f000 fa3a 	bl	8008284 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3708      	adds	r7, #8
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}

08007e22 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007e22:	b480      	push	{r7}
 8007e24:	b083      	sub	sp, #12
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007e2a:	bf00      	nop
 8007e2c:	370c      	adds	r7, #12
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b084      	sub	sp, #16
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	60f8      	str	r0, [r7, #12]
 8007e3e:	60b9      	str	r1, [r7, #8]
 8007e40:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d101      	bne.n	8007e50 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	e08a      	b.n	8007f66 <HAL_TIM_IC_ConfigChannel+0x130>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2202      	movs	r2, #2
 8007e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d11b      	bne.n	8007e9e <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6818      	ldr	r0, [r3, #0]
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	6819      	ldr	r1, [r3, #0]
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	685a      	ldr	r2, [r3, #4]
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	68db      	ldr	r3, [r3, #12]
 8007e76:	f000 fc55 	bl	8008724 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	699a      	ldr	r2, [r3, #24]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f022 020c 	bic.w	r2, r2, #12
 8007e88:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	6999      	ldr	r1, [r3, #24]
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	689a      	ldr	r2, [r3, #8]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	430a      	orrs	r2, r1
 8007e9a:	619a      	str	r2, [r3, #24]
 8007e9c:	e05a      	b.n	8007f54 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2b04      	cmp	r3, #4
 8007ea2:	d11c      	bne.n	8007ede <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	6819      	ldr	r1, [r3, #0]
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	f000 fcd9 	bl	800886a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	699a      	ldr	r2, [r3, #24]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007ec6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	6999      	ldr	r1, [r3, #24]
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	021a      	lsls	r2, r3, #8
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	430a      	orrs	r2, r1
 8007eda:	619a      	str	r2, [r3, #24]
 8007edc:	e03a      	b.n	8007f54 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2b08      	cmp	r3, #8
 8007ee2:	d11b      	bne.n	8007f1c <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6818      	ldr	r0, [r3, #0]
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	6819      	ldr	r1, [r3, #0]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	685a      	ldr	r2, [r3, #4]
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	f000 fd26 	bl	8008944 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	69da      	ldr	r2, [r3, #28]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f022 020c 	bic.w	r2, r2, #12
 8007f06:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	69d9      	ldr	r1, [r3, #28]
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	689a      	ldr	r2, [r3, #8]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	61da      	str	r2, [r3, #28]
 8007f1a:	e01b      	b.n	8007f54 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6818      	ldr	r0, [r3, #0]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	6819      	ldr	r1, [r3, #0]
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	f000 fd46 	bl	80089bc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	69da      	ldr	r2, [r3, #28]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007f3e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	69d9      	ldr	r1, [r3, #28]
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	021a      	lsls	r2, r3, #8
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	430a      	orrs	r2, r1
 8007f52:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
	...

08007f70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d101      	bne.n	8007f8a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007f86:	2302      	movs	r3, #2
 8007f88:	e0b4      	b.n	80080f4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2202      	movs	r2, #2
 8007f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2b0c      	cmp	r3, #12
 8007f9e:	f200 809f 	bhi.w	80080e0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8007fa2:	a201      	add	r2, pc, #4	; (adr r2, 8007fa8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fa8:	08007fdd 	.word	0x08007fdd
 8007fac:	080080e1 	.word	0x080080e1
 8007fb0:	080080e1 	.word	0x080080e1
 8007fb4:	080080e1 	.word	0x080080e1
 8007fb8:	0800801d 	.word	0x0800801d
 8007fbc:	080080e1 	.word	0x080080e1
 8007fc0:	080080e1 	.word	0x080080e1
 8007fc4:	080080e1 	.word	0x080080e1
 8007fc8:	0800805f 	.word	0x0800805f
 8007fcc:	080080e1 	.word	0x080080e1
 8007fd0:	080080e1 	.word	0x080080e1
 8007fd4:	080080e1 	.word	0x080080e1
 8007fd8:	0800809f 	.word	0x0800809f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	68b9      	ldr	r1, [r7, #8]
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f000 f9ee 	bl	80083c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	699a      	ldr	r2, [r3, #24]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f042 0208 	orr.w	r2, r2, #8
 8007ff6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	699a      	ldr	r2, [r3, #24]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f022 0204 	bic.w	r2, r2, #4
 8008006:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	6999      	ldr	r1, [r3, #24]
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	691a      	ldr	r2, [r3, #16]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	430a      	orrs	r2, r1
 8008018:	619a      	str	r2, [r3, #24]
      break;
 800801a:	e062      	b.n	80080e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68b9      	ldr	r1, [r7, #8]
 8008022:	4618      	mov	r0, r3
 8008024:	f000 fa3e 	bl	80084a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699a      	ldr	r2, [r3, #24]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008036:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	699a      	ldr	r2, [r3, #24]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008046:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	6999      	ldr	r1, [r3, #24]
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	021a      	lsls	r2, r3, #8
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	430a      	orrs	r2, r1
 800805a:	619a      	str	r2, [r3, #24]
      break;
 800805c:	e041      	b.n	80080e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68b9      	ldr	r1, [r7, #8]
 8008064:	4618      	mov	r0, r3
 8008066:	f000 fa93 	bl	8008590 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	69da      	ldr	r2, [r3, #28]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f042 0208 	orr.w	r2, r2, #8
 8008078:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	69da      	ldr	r2, [r3, #28]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f022 0204 	bic.w	r2, r2, #4
 8008088:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	69d9      	ldr	r1, [r3, #28]
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	691a      	ldr	r2, [r3, #16]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	430a      	orrs	r2, r1
 800809a:	61da      	str	r2, [r3, #28]
      break;
 800809c:	e021      	b.n	80080e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68b9      	ldr	r1, [r7, #8]
 80080a4:	4618      	mov	r0, r3
 80080a6:	f000 fae7 	bl	8008678 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	69da      	ldr	r2, [r3, #28]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	69da      	ldr	r2, [r3, #28]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	69d9      	ldr	r1, [r3, #28]
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	691b      	ldr	r3, [r3, #16]
 80080d4:	021a      	lsls	r2, r3, #8
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	430a      	orrs	r2, r1
 80080dc:	61da      	str	r2, [r3, #28]
      break;
 80080de:	e000      	b.n	80080e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80080e0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2200      	movs	r2, #0
 80080ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b084      	sub	sp, #16
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800810c:	2b01      	cmp	r3, #1
 800810e:	d101      	bne.n	8008114 <HAL_TIM_ConfigClockSource+0x18>
 8008110:	2302      	movs	r3, #2
 8008112:	e0b3      	b.n	800827c <HAL_TIM_ConfigClockSource+0x180>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2202      	movs	r2, #2
 8008120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008132:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800813a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800814c:	d03e      	beq.n	80081cc <HAL_TIM_ConfigClockSource+0xd0>
 800814e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008152:	f200 8087 	bhi.w	8008264 <HAL_TIM_ConfigClockSource+0x168>
 8008156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800815a:	f000 8085 	beq.w	8008268 <HAL_TIM_ConfigClockSource+0x16c>
 800815e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008162:	d87f      	bhi.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
 8008164:	2b70      	cmp	r3, #112	; 0x70
 8008166:	d01a      	beq.n	800819e <HAL_TIM_ConfigClockSource+0xa2>
 8008168:	2b70      	cmp	r3, #112	; 0x70
 800816a:	d87b      	bhi.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
 800816c:	2b60      	cmp	r3, #96	; 0x60
 800816e:	d050      	beq.n	8008212 <HAL_TIM_ConfigClockSource+0x116>
 8008170:	2b60      	cmp	r3, #96	; 0x60
 8008172:	d877      	bhi.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
 8008174:	2b50      	cmp	r3, #80	; 0x50
 8008176:	d03c      	beq.n	80081f2 <HAL_TIM_ConfigClockSource+0xf6>
 8008178:	2b50      	cmp	r3, #80	; 0x50
 800817a:	d873      	bhi.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
 800817c:	2b40      	cmp	r3, #64	; 0x40
 800817e:	d058      	beq.n	8008232 <HAL_TIM_ConfigClockSource+0x136>
 8008180:	2b40      	cmp	r3, #64	; 0x40
 8008182:	d86f      	bhi.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
 8008184:	2b30      	cmp	r3, #48	; 0x30
 8008186:	d064      	beq.n	8008252 <HAL_TIM_ConfigClockSource+0x156>
 8008188:	2b30      	cmp	r3, #48	; 0x30
 800818a:	d86b      	bhi.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
 800818c:	2b20      	cmp	r3, #32
 800818e:	d060      	beq.n	8008252 <HAL_TIM_ConfigClockSource+0x156>
 8008190:	2b20      	cmp	r3, #32
 8008192:	d867      	bhi.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
 8008194:	2b00      	cmp	r3, #0
 8008196:	d05c      	beq.n	8008252 <HAL_TIM_ConfigClockSource+0x156>
 8008198:	2b10      	cmp	r3, #16
 800819a:	d05a      	beq.n	8008252 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800819c:	e062      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6818      	ldr	r0, [r3, #0]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	6899      	ldr	r1, [r3, #8]
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	685a      	ldr	r2, [r3, #4]
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	68db      	ldr	r3, [r3, #12]
 80081ae:	f000 fc5d 	bl	8008a6c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80081c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	609a      	str	r2, [r3, #8]
      break;
 80081ca:	e04e      	b.n	800826a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6818      	ldr	r0, [r3, #0]
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	6899      	ldr	r1, [r3, #8]
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	f000 fc46 	bl	8008a6c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	689a      	ldr	r2, [r3, #8]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80081ee:	609a      	str	r2, [r3, #8]
      break;
 80081f0:	e03b      	b.n	800826a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6818      	ldr	r0, [r3, #0]
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	6859      	ldr	r1, [r3, #4]
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	68db      	ldr	r3, [r3, #12]
 80081fe:	461a      	mov	r2, r3
 8008200:	f000 fb04 	bl	800880c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2150      	movs	r1, #80	; 0x50
 800820a:	4618      	mov	r0, r3
 800820c:	f000 fc13 	bl	8008a36 <TIM_ITRx_SetConfig>
      break;
 8008210:	e02b      	b.n	800826a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6818      	ldr	r0, [r3, #0]
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	6859      	ldr	r1, [r3, #4]
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	461a      	mov	r2, r3
 8008220:	f000 fb60 	bl	80088e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	2160      	movs	r1, #96	; 0x60
 800822a:	4618      	mov	r0, r3
 800822c:	f000 fc03 	bl	8008a36 <TIM_ITRx_SetConfig>
      break;
 8008230:	e01b      	b.n	800826a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6818      	ldr	r0, [r3, #0]
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	6859      	ldr	r1, [r3, #4]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	461a      	mov	r2, r3
 8008240:	f000 fae4 	bl	800880c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2140      	movs	r1, #64	; 0x40
 800824a:	4618      	mov	r0, r3
 800824c:	f000 fbf3 	bl	8008a36 <TIM_ITRx_SetConfig>
      break;
 8008250:	e00b      	b.n	800826a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4619      	mov	r1, r3
 800825c:	4610      	mov	r0, r2
 800825e:	f000 fbea 	bl	8008a36 <TIM_ITRx_SetConfig>
      break;
 8008262:	e002      	b.n	800826a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008264:	bf00      	nop
 8008266:	e000      	b.n	800826a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008268:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2201      	movs	r2, #1
 800826e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a40      	ldr	r2, [pc, #256]	; (8008398 <TIM_Base_SetConfig+0x114>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d013      	beq.n	80082c4 <TIM_Base_SetConfig+0x40>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082a2:	d00f      	beq.n	80082c4 <TIM_Base_SetConfig+0x40>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a3d      	ldr	r2, [pc, #244]	; (800839c <TIM_Base_SetConfig+0x118>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d00b      	beq.n	80082c4 <TIM_Base_SetConfig+0x40>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a3c      	ldr	r2, [pc, #240]	; (80083a0 <TIM_Base_SetConfig+0x11c>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d007      	beq.n	80082c4 <TIM_Base_SetConfig+0x40>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a3b      	ldr	r2, [pc, #236]	; (80083a4 <TIM_Base_SetConfig+0x120>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d003      	beq.n	80082c4 <TIM_Base_SetConfig+0x40>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a3a      	ldr	r2, [pc, #232]	; (80083a8 <TIM_Base_SetConfig+0x124>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d108      	bne.n	80082d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a2f      	ldr	r2, [pc, #188]	; (8008398 <TIM_Base_SetConfig+0x114>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d02b      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082e4:	d027      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a2c      	ldr	r2, [pc, #176]	; (800839c <TIM_Base_SetConfig+0x118>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d023      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4a2b      	ldr	r2, [pc, #172]	; (80083a0 <TIM_Base_SetConfig+0x11c>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d01f      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4a2a      	ldr	r2, [pc, #168]	; (80083a4 <TIM_Base_SetConfig+0x120>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d01b      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a29      	ldr	r2, [pc, #164]	; (80083a8 <TIM_Base_SetConfig+0x124>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d017      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a28      	ldr	r2, [pc, #160]	; (80083ac <TIM_Base_SetConfig+0x128>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d013      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	4a27      	ldr	r2, [pc, #156]	; (80083b0 <TIM_Base_SetConfig+0x12c>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d00f      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	4a26      	ldr	r2, [pc, #152]	; (80083b4 <TIM_Base_SetConfig+0x130>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d00b      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a25      	ldr	r2, [pc, #148]	; (80083b8 <TIM_Base_SetConfig+0x134>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d007      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a24      	ldr	r2, [pc, #144]	; (80083bc <TIM_Base_SetConfig+0x138>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d003      	beq.n	8008336 <TIM_Base_SetConfig+0xb2>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4a23      	ldr	r2, [pc, #140]	; (80083c0 <TIM_Base_SetConfig+0x13c>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d108      	bne.n	8008348 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800833c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	4313      	orrs	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	4313      	orrs	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	689a      	ldr	r2, [r3, #8]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a0a      	ldr	r2, [pc, #40]	; (8008398 <TIM_Base_SetConfig+0x114>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d003      	beq.n	800837c <TIM_Base_SetConfig+0xf8>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4a0c      	ldr	r2, [pc, #48]	; (80083a8 <TIM_Base_SetConfig+0x124>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d103      	bne.n	8008384 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	691a      	ldr	r2, [r3, #16]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	615a      	str	r2, [r3, #20]
}
 800838a:	bf00      	nop
 800838c:	3714      	adds	r7, #20
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	40010000 	.word	0x40010000
 800839c:	40000400 	.word	0x40000400
 80083a0:	40000800 	.word	0x40000800
 80083a4:	40000c00 	.word	0x40000c00
 80083a8:	40010400 	.word	0x40010400
 80083ac:	40014000 	.word	0x40014000
 80083b0:	40014400 	.word	0x40014400
 80083b4:	40014800 	.word	0x40014800
 80083b8:	40001800 	.word	0x40001800
 80083bc:	40001c00 	.word	0x40001c00
 80083c0:	40002000 	.word	0x40002000

080083c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b087      	sub	sp, #28
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a1b      	ldr	r3, [r3, #32]
 80083d2:	f023 0201 	bic.w	r2, r3, #1
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6a1b      	ldr	r3, [r3, #32]
 80083de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f023 0303 	bic.w	r3, r3, #3
 80083fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	4313      	orrs	r3, r2
 8008404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f023 0302 	bic.w	r3, r3, #2
 800840c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	4313      	orrs	r3, r2
 8008416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a20      	ldr	r2, [pc, #128]	; (800849c <TIM_OC1_SetConfig+0xd8>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d003      	beq.n	8008428 <TIM_OC1_SetConfig+0x64>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a1f      	ldr	r2, [pc, #124]	; (80084a0 <TIM_OC1_SetConfig+0xdc>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d10c      	bne.n	8008442 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	f023 0308 	bic.w	r3, r3, #8
 800842e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	4313      	orrs	r3, r2
 8008438:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	f023 0304 	bic.w	r3, r3, #4
 8008440:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a15      	ldr	r2, [pc, #84]	; (800849c <TIM_OC1_SetConfig+0xd8>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d003      	beq.n	8008452 <TIM_OC1_SetConfig+0x8e>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a14      	ldr	r2, [pc, #80]	; (80084a0 <TIM_OC1_SetConfig+0xdc>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d111      	bne.n	8008476 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	695b      	ldr	r3, [r3, #20]
 8008466:	693a      	ldr	r2, [r7, #16]
 8008468:	4313      	orrs	r3, r2
 800846a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	699b      	ldr	r3, [r3, #24]
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	4313      	orrs	r3, r2
 8008474:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	685a      	ldr	r2, [r3, #4]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	697a      	ldr	r2, [r7, #20]
 800848e:	621a      	str	r2, [r3, #32]
}
 8008490:	bf00      	nop
 8008492:	371c      	adds	r7, #28
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	40010000 	.word	0x40010000
 80084a0:	40010400 	.word	0x40010400

080084a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b087      	sub	sp, #28
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a1b      	ldr	r3, [r3, #32]
 80084b2:	f023 0210 	bic.w	r2, r3, #16
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6a1b      	ldr	r3, [r3, #32]
 80084be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	699b      	ldr	r3, [r3, #24]
 80084ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	021b      	lsls	r3, r3, #8
 80084e2:	68fa      	ldr	r2, [r7, #12]
 80084e4:	4313      	orrs	r3, r2
 80084e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	f023 0320 	bic.w	r3, r3, #32
 80084ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	011b      	lsls	r3, r3, #4
 80084f6:	697a      	ldr	r2, [r7, #20]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	4a22      	ldr	r2, [pc, #136]	; (8008588 <TIM_OC2_SetConfig+0xe4>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d003      	beq.n	800850c <TIM_OC2_SetConfig+0x68>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4a21      	ldr	r2, [pc, #132]	; (800858c <TIM_OC2_SetConfig+0xe8>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d10d      	bne.n	8008528 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008512:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	011b      	lsls	r3, r3, #4
 800851a:	697a      	ldr	r2, [r7, #20]
 800851c:	4313      	orrs	r3, r2
 800851e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008526:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	4a17      	ldr	r2, [pc, #92]	; (8008588 <TIM_OC2_SetConfig+0xe4>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d003      	beq.n	8008538 <TIM_OC2_SetConfig+0x94>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4a16      	ldr	r2, [pc, #88]	; (800858c <TIM_OC2_SetConfig+0xe8>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d113      	bne.n	8008560 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800853e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008546:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	695b      	ldr	r3, [r3, #20]
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	693a      	ldr	r2, [r7, #16]
 8008550:	4313      	orrs	r3, r2
 8008552:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	699b      	ldr	r3, [r3, #24]
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	693a      	ldr	r2, [r7, #16]
 800855c:	4313      	orrs	r3, r2
 800855e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	693a      	ldr	r2, [r7, #16]
 8008564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	685a      	ldr	r2, [r3, #4]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	697a      	ldr	r2, [r7, #20]
 8008578:	621a      	str	r2, [r3, #32]
}
 800857a:	bf00      	nop
 800857c:	371c      	adds	r7, #28
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
 8008586:	bf00      	nop
 8008588:	40010000 	.word	0x40010000
 800858c:	40010400 	.word	0x40010400

08008590 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008590:	b480      	push	{r7}
 8008592:	b087      	sub	sp, #28
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a1b      	ldr	r3, [r3, #32]
 800859e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	69db      	ldr	r3, [r3, #28]
 80085b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f023 0303 	bic.w	r3, r3, #3
 80085c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68fa      	ldr	r2, [r7, #12]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	021b      	lsls	r3, r3, #8
 80085e0:	697a      	ldr	r2, [r7, #20]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a21      	ldr	r2, [pc, #132]	; (8008670 <TIM_OC3_SetConfig+0xe0>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d003      	beq.n	80085f6 <TIM_OC3_SetConfig+0x66>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a20      	ldr	r2, [pc, #128]	; (8008674 <TIM_OC3_SetConfig+0xe4>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d10d      	bne.n	8008612 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80085fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	021b      	lsls	r3, r3, #8
 8008604:	697a      	ldr	r2, [r7, #20]
 8008606:	4313      	orrs	r3, r2
 8008608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a16      	ldr	r2, [pc, #88]	; (8008670 <TIM_OC3_SetConfig+0xe0>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d003      	beq.n	8008622 <TIM_OC3_SetConfig+0x92>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	4a15      	ldr	r2, [pc, #84]	; (8008674 <TIM_OC3_SetConfig+0xe4>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d113      	bne.n	800864a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	695b      	ldr	r3, [r3, #20]
 8008636:	011b      	lsls	r3, r3, #4
 8008638:	693a      	ldr	r2, [r7, #16]
 800863a:	4313      	orrs	r3, r2
 800863c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	699b      	ldr	r3, [r3, #24]
 8008642:	011b      	lsls	r3, r3, #4
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	4313      	orrs	r3, r2
 8008648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	693a      	ldr	r2, [r7, #16]
 800864e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	68fa      	ldr	r2, [r7, #12]
 8008654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	697a      	ldr	r2, [r7, #20]
 8008662:	621a      	str	r2, [r3, #32]
}
 8008664:	bf00      	nop
 8008666:	371c      	adds	r7, #28
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	40010000 	.word	0x40010000
 8008674:	40010400 	.word	0x40010400

08008678 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008678:	b480      	push	{r7}
 800867a:	b087      	sub	sp, #28
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6a1b      	ldr	r3, [r3, #32]
 8008692:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	021b      	lsls	r3, r3, #8
 80086b6:	68fa      	ldr	r2, [r7, #12]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80086c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	031b      	lsls	r3, r3, #12
 80086ca:	693a      	ldr	r2, [r7, #16]
 80086cc:	4313      	orrs	r3, r2
 80086ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a12      	ldr	r2, [pc, #72]	; (800871c <TIM_OC4_SetConfig+0xa4>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d003      	beq.n	80086e0 <TIM_OC4_SetConfig+0x68>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	4a11      	ldr	r2, [pc, #68]	; (8008720 <TIM_OC4_SetConfig+0xa8>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d109      	bne.n	80086f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80086e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	695b      	ldr	r3, [r3, #20]
 80086ec:	019b      	lsls	r3, r3, #6
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	697a      	ldr	r2, [r7, #20]
 80086f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	693a      	ldr	r2, [r7, #16]
 800870c:	621a      	str	r2, [r3, #32]
}
 800870e:	bf00      	nop
 8008710:	371c      	adds	r7, #28
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	40010000 	.word	0x40010000
 8008720:	40010400 	.word	0x40010400

08008724 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008724:	b480      	push	{r7}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
 8008730:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6a1b      	ldr	r3, [r3, #32]
 8008736:	f023 0201 	bic.w	r2, r3, #1
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	699b      	ldr	r3, [r3, #24]
 8008742:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6a1b      	ldr	r3, [r3, #32]
 8008748:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	4a28      	ldr	r2, [pc, #160]	; (80087f0 <TIM_TI1_SetConfig+0xcc>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d01b      	beq.n	800878a <TIM_TI1_SetConfig+0x66>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008758:	d017      	beq.n	800878a <TIM_TI1_SetConfig+0x66>
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	4a25      	ldr	r2, [pc, #148]	; (80087f4 <TIM_TI1_SetConfig+0xd0>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d013      	beq.n	800878a <TIM_TI1_SetConfig+0x66>
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	4a24      	ldr	r2, [pc, #144]	; (80087f8 <TIM_TI1_SetConfig+0xd4>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d00f      	beq.n	800878a <TIM_TI1_SetConfig+0x66>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	4a23      	ldr	r2, [pc, #140]	; (80087fc <TIM_TI1_SetConfig+0xd8>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d00b      	beq.n	800878a <TIM_TI1_SetConfig+0x66>
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	4a22      	ldr	r2, [pc, #136]	; (8008800 <TIM_TI1_SetConfig+0xdc>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d007      	beq.n	800878a <TIM_TI1_SetConfig+0x66>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	4a21      	ldr	r2, [pc, #132]	; (8008804 <TIM_TI1_SetConfig+0xe0>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d003      	beq.n	800878a <TIM_TI1_SetConfig+0x66>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	4a20      	ldr	r2, [pc, #128]	; (8008808 <TIM_TI1_SetConfig+0xe4>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d101      	bne.n	800878e <TIM_TI1_SetConfig+0x6a>
 800878a:	2301      	movs	r3, #1
 800878c:	e000      	b.n	8008790 <TIM_TI1_SetConfig+0x6c>
 800878e:	2300      	movs	r3, #0
 8008790:	2b00      	cmp	r3, #0
 8008792:	d008      	beq.n	80087a6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	f023 0303 	bic.w	r3, r3, #3
 800879a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800879c:	697a      	ldr	r2, [r7, #20]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	617b      	str	r3, [r7, #20]
 80087a4:	e003      	b.n	80087ae <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	f043 0301 	orr.w	r3, r3, #1
 80087ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80087b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	011b      	lsls	r3, r3, #4
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	697a      	ldr	r2, [r7, #20]
 80087be:	4313      	orrs	r3, r2
 80087c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	f023 030a 	bic.w	r3, r3, #10
 80087c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	f003 030a 	and.w	r3, r3, #10
 80087d0:	693a      	ldr	r2, [r7, #16]
 80087d2:	4313      	orrs	r3, r2
 80087d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	697a      	ldr	r2, [r7, #20]
 80087da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	693a      	ldr	r2, [r7, #16]
 80087e0:	621a      	str	r2, [r3, #32]
}
 80087e2:	bf00      	nop
 80087e4:	371c      	adds	r7, #28
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	40010000 	.word	0x40010000
 80087f4:	40000400 	.word	0x40000400
 80087f8:	40000800 	.word	0x40000800
 80087fc:	40000c00 	.word	0x40000c00
 8008800:	40010400 	.word	0x40010400
 8008804:	40014000 	.word	0x40014000
 8008808:	40001800 	.word	0x40001800

0800880c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800880c:	b480      	push	{r7}
 800880e:	b087      	sub	sp, #28
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6a1b      	ldr	r3, [r3, #32]
 800881c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6a1b      	ldr	r3, [r3, #32]
 8008822:	f023 0201 	bic.w	r2, r3, #1
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	699b      	ldr	r3, [r3, #24]
 800882e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	011b      	lsls	r3, r3, #4
 800883c:	693a      	ldr	r2, [r7, #16]
 800883e:	4313      	orrs	r3, r2
 8008840:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	f023 030a 	bic.w	r3, r3, #10
 8008848:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800884a:	697a      	ldr	r2, [r7, #20]
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	4313      	orrs	r3, r2
 8008850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	693a      	ldr	r2, [r7, #16]
 8008856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	621a      	str	r2, [r3, #32]
}
 800885e:	bf00      	nop
 8008860:	371c      	adds	r7, #28
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr

0800886a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800886a:	b480      	push	{r7}
 800886c:	b087      	sub	sp, #28
 800886e:	af00      	add	r7, sp, #0
 8008870:	60f8      	str	r0, [r7, #12]
 8008872:	60b9      	str	r1, [r7, #8]
 8008874:	607a      	str	r2, [r7, #4]
 8008876:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	6a1b      	ldr	r3, [r3, #32]
 800887c:	f023 0210 	bic.w	r2, r3, #16
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	699b      	ldr	r3, [r3, #24]
 8008888:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6a1b      	ldr	r3, [r3, #32]
 800888e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008896:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	021b      	lsls	r3, r3, #8
 800889c:	697a      	ldr	r2, [r7, #20]
 800889e:	4313      	orrs	r3, r2
 80088a0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	031b      	lsls	r3, r3, #12
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	4313      	orrs	r3, r2
 80088b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80088bc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	011b      	lsls	r3, r3, #4
 80088c2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80088c6:	693a      	ldr	r2, [r7, #16]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	693a      	ldr	r2, [r7, #16]
 80088d6:	621a      	str	r2, [r3, #32]
}
 80088d8:	bf00      	nop
 80088da:	371c      	adds	r7, #28
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6a1b      	ldr	r3, [r3, #32]
 80088f4:	f023 0210 	bic.w	r2, r3, #16
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	699b      	ldr	r3, [r3, #24]
 8008900:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	6a1b      	ldr	r3, [r3, #32]
 8008906:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800890e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	031b      	lsls	r3, r3, #12
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	4313      	orrs	r3, r2
 8008918:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008920:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	011b      	lsls	r3, r3, #4
 8008926:	693a      	ldr	r2, [r7, #16]
 8008928:	4313      	orrs	r3, r2
 800892a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	697a      	ldr	r2, [r7, #20]
 8008930:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	621a      	str	r2, [r3, #32]
}
 8008938:	bf00      	nop
 800893a:	371c      	adds	r7, #28
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008944:	b480      	push	{r7}
 8008946:	b087      	sub	sp, #28
 8008948:	af00      	add	r7, sp, #0
 800894a:	60f8      	str	r0, [r7, #12]
 800894c:	60b9      	str	r1, [r7, #8]
 800894e:	607a      	str	r2, [r7, #4]
 8008950:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	6a1b      	ldr	r3, [r3, #32]
 8008956:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	69db      	ldr	r3, [r3, #28]
 8008962:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6a1b      	ldr	r3, [r3, #32]
 8008968:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	f023 0303 	bic.w	r3, r3, #3
 8008970:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008972:	697a      	ldr	r2, [r7, #20]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4313      	orrs	r3, r2
 8008978:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008980:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	011b      	lsls	r3, r3, #4
 8008986:	b2db      	uxtb	r3, r3
 8008988:	697a      	ldr	r2, [r7, #20]
 800898a:	4313      	orrs	r3, r2
 800898c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008994:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	021b      	lsls	r3, r3, #8
 800899a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800899e:	693a      	ldr	r2, [r7, #16]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	697a      	ldr	r2, [r7, #20]
 80089a8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	621a      	str	r2, [r3, #32]
}
 80089b0:	bf00      	nop
 80089b2:	371c      	adds	r7, #28
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80089bc:	b480      	push	{r7}
 80089be:	b087      	sub	sp, #28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
 80089c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6a1b      	ldr	r3, [r3, #32]
 80089e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	021b      	lsls	r3, r3, #8
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	4313      	orrs	r3, r2
 80089f2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80089fa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	031b      	lsls	r3, r3, #12
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008a0e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	031b      	lsls	r3, r3, #12
 8008a14:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	697a      	ldr	r2, [r7, #20]
 8008a22:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	621a      	str	r2, [r3, #32]
}
 8008a2a:	bf00      	nop
 8008a2c:	371c      	adds	r7, #28
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a34:	4770      	bx	lr

08008a36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a36:	b480      	push	{r7}
 8008a38:	b085      	sub	sp, #20
 8008a3a:	af00      	add	r7, sp, #0
 8008a3c:	6078      	str	r0, [r7, #4]
 8008a3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a4e:	683a      	ldr	r2, [r7, #0]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	f043 0307 	orr.w	r3, r3, #7
 8008a58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	609a      	str	r2, [r3, #8]
}
 8008a60:	bf00      	nop
 8008a62:	3714      	adds	r7, #20
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b087      	sub	sp, #28
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	60f8      	str	r0, [r7, #12]
 8008a74:	60b9      	str	r1, [r7, #8]
 8008a76:	607a      	str	r2, [r7, #4]
 8008a78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	021a      	lsls	r2, r3, #8
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	431a      	orrs	r2, r3
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	697a      	ldr	r2, [r7, #20]
 8008a96:	4313      	orrs	r3, r2
 8008a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	697a      	ldr	r2, [r7, #20]
 8008a9e:	609a      	str	r2, [r3, #8]
}
 8008aa0:	bf00      	nop
 8008aa2:	371c      	adds	r7, #28
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b087      	sub	sp, #28
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	f003 031f 	and.w	r3, r3, #31
 8008abe:	2201      	movs	r2, #1
 8008ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ac4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	6a1a      	ldr	r2, [r3, #32]
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	43db      	mvns	r3, r3
 8008ace:	401a      	ands	r2, r3
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6a1a      	ldr	r2, [r3, #32]
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	f003 031f 	and.w	r3, r3, #31
 8008ade:	6879      	ldr	r1, [r7, #4]
 8008ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ae4:	431a      	orrs	r2, r3
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	621a      	str	r2, [r3, #32]
}
 8008aea:	bf00      	nop
 8008aec:	371c      	adds	r7, #28
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
	...

08008af8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d101      	bne.n	8008b10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b0c:	2302      	movs	r3, #2
 8008b0e:	e05a      	b.n	8008bc6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a21      	ldr	r2, [pc, #132]	; (8008bd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d022      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b5c:	d01d      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a1d      	ldr	r2, [pc, #116]	; (8008bd8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d018      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a1b      	ldr	r2, [pc, #108]	; (8008bdc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d013      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a1a      	ldr	r2, [pc, #104]	; (8008be0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d00e      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a18      	ldr	r2, [pc, #96]	; (8008be4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d009      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a17      	ldr	r2, [pc, #92]	; (8008be8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d004      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a15      	ldr	r2, [pc, #84]	; (8008bec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d10c      	bne.n	8008bb4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ba0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	68ba      	ldr	r2, [r7, #8]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	68ba      	ldr	r2, [r7, #8]
 8008bb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr
 8008bd2:	bf00      	nop
 8008bd4:	40010000 	.word	0x40010000
 8008bd8:	40000400 	.word	0x40000400
 8008bdc:	40000800 	.word	0x40000800
 8008be0:	40000c00 	.word	0x40000c00
 8008be4:	40010400 	.word	0x40010400
 8008be8:	40014000 	.word	0x40014000
 8008bec:	40001800 	.word	0x40001800

08008bf0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d101      	bne.n	8008c0c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008c08:	2302      	movs	r3, #2
 8008c0a:	e03d      	b.n	8008c88 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	68db      	ldr	r3, [r3, #12]
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	685b      	ldr	r3, [r3, #4]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	691b      	ldr	r3, [r3, #16]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	695b      	ldr	r3, [r3, #20]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	69db      	ldr	r3, [r3, #28]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c86:	2300      	movs	r3, #0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d101      	bne.n	8008ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	e03f      	b.n	8008d26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008cac:	b2db      	uxtb	r3, r3
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d106      	bne.n	8008cc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f7fa fc78 	bl	80035b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2224      	movs	r2, #36	; 0x24
 8008cc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	68da      	ldr	r2, [r3, #12]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008cd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 fa5f 	bl	800919c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	691a      	ldr	r2, [r3, #16]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008cec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	695a      	ldr	r2, [r3, #20]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008cfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68da      	ldr	r2, [r3, #12]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008d0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2220      	movs	r2, #32
 8008d18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2220      	movs	r2, #32
 8008d20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3708      	adds	r7, #8
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b088      	sub	sp, #32
 8008d32:	af02      	add	r7, sp, #8
 8008d34:	60f8      	str	r0, [r7, #12]
 8008d36:	60b9      	str	r1, [r7, #8]
 8008d38:	603b      	str	r3, [r7, #0]
 8008d3a:	4613      	mov	r3, r2
 8008d3c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	2b20      	cmp	r3, #32
 8008d4c:	f040 8083 	bne.w	8008e56 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d002      	beq.n	8008d5c <HAL_UART_Transmit+0x2e>
 8008d56:	88fb      	ldrh	r3, [r7, #6]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d101      	bne.n	8008d60 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e07b      	b.n	8008e58 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d101      	bne.n	8008d6e <HAL_UART_Transmit+0x40>
 8008d6a:	2302      	movs	r3, #2
 8008d6c:	e074      	b.n	8008e58 <HAL_UART_Transmit+0x12a>
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2201      	movs	r2, #1
 8008d72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2221      	movs	r2, #33	; 0x21
 8008d80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008d84:	f7fb f926 	bl	8003fd4 <HAL_GetTick>
 8008d88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	88fa      	ldrh	r2, [r7, #6]
 8008d8e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	88fa      	ldrh	r2, [r7, #6]
 8008d94:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008d9e:	e042      	b.n	8008e26 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	3b01      	subs	r3, #1
 8008da8:	b29a      	uxth	r2, r3
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008db6:	d122      	bne.n	8008dfe <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	9300      	str	r3, [sp, #0]
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	2180      	movs	r1, #128	; 0x80
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	f000 f96c 	bl	80090a0 <UART_WaitOnFlagUntilTimeout>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d001      	beq.n	8008dd2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8008dce:	2303      	movs	r3, #3
 8008dd0:	e042      	b.n	8008e58 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	881b      	ldrh	r3, [r3, #0]
 8008dda:	461a      	mov	r2, r3
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008de4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d103      	bne.n	8008df6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	3302      	adds	r3, #2
 8008df2:	60bb      	str	r3, [r7, #8]
 8008df4:	e017      	b.n	8008e26 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	60bb      	str	r3, [r7, #8]
 8008dfc:	e013      	b.n	8008e26 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	9300      	str	r3, [sp, #0]
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2200      	movs	r2, #0
 8008e06:	2180      	movs	r1, #128	; 0x80
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f000 f949 	bl	80090a0 <UART_WaitOnFlagUntilTimeout>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d001      	beq.n	8008e18 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008e14:	2303      	movs	r3, #3
 8008e16:	e01f      	b.n	8008e58 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	1c5a      	adds	r2, r3, #1
 8008e1c:	60ba      	str	r2, [r7, #8]
 8008e1e:	781a      	ldrb	r2, [r3, #0]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d1b7      	bne.n	8008da0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	9300      	str	r3, [sp, #0]
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	2200      	movs	r2, #0
 8008e38:	2140      	movs	r1, #64	; 0x40
 8008e3a:	68f8      	ldr	r0, [r7, #12]
 8008e3c:	f000 f930 	bl	80090a0 <UART_WaitOnFlagUntilTimeout>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d001      	beq.n	8008e4a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8008e46:	2303      	movs	r3, #3
 8008e48:	e006      	b.n	8008e58 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2220      	movs	r2, #32
 8008e4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8008e52:	2300      	movs	r3, #0
 8008e54:	e000      	b.n	8008e58 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008e56:	2302      	movs	r3, #2
  }
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3718      	adds	r7, #24
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b086      	sub	sp, #24
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	4613      	mov	r3, r2
 8008e6c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	2b20      	cmp	r3, #32
 8008e78:	d166      	bne.n	8008f48 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d002      	beq.n	8008e86 <HAL_UART_Receive_DMA+0x26>
 8008e80:	88fb      	ldrh	r3, [r7, #6]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d101      	bne.n	8008e8a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008e86:	2301      	movs	r3, #1
 8008e88:	e05f      	b.n	8008f4a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d101      	bne.n	8008e98 <HAL_UART_Receive_DMA+0x38>
 8008e94:	2302      	movs	r3, #2
 8008e96:	e058      	b.n	8008f4a <HAL_UART_Receive_DMA+0xea>
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008ea0:	68ba      	ldr	r2, [r7, #8]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	88fa      	ldrh	r2, [r7, #6]
 8008eaa:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2222      	movs	r2, #34	; 0x22
 8008eb6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ebe:	4a25      	ldr	r2, [pc, #148]	; (8008f54 <HAL_UART_Receive_DMA+0xf4>)
 8008ec0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ec6:	4a24      	ldr	r2, [pc, #144]	; (8008f58 <HAL_UART_Receive_DMA+0xf8>)
 8008ec8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ece:	4a23      	ldr	r2, [pc, #140]	; (8008f5c <HAL_UART_Receive_DMA+0xfc>)
 8008ed0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8008eda:	f107 0308 	add.w	r3, r7, #8
 8008ede:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	3304      	adds	r3, #4
 8008eea:	4619      	mov	r1, r3
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	88fb      	ldrh	r3, [r7, #6]
 8008ef2:	f7fc f8dd 	bl	80050b0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	613b      	str	r3, [r7, #16]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	613b      	str	r3, [r7, #16]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	613b      	str	r3, [r7, #16]
 8008f0a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	68da      	ldr	r2, [r3, #12]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f22:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	695a      	ldr	r2, [r3, #20]
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f042 0201 	orr.w	r2, r2, #1
 8008f32:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	695a      	ldr	r2, [r3, #20]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f42:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008f44:	2300      	movs	r3, #0
 8008f46:	e000      	b.n	8008f4a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008f48:	2302      	movs	r3, #2
  }
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3718      	adds	r7, #24
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop
 8008f54:	08008f89 	.word	0x08008f89
 8008f58:	08008ff1 	.word	0x08008ff1
 8008f5c:	0800900d 	.word	0x0800900d

08008f60 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b083      	sub	sp, #12
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008f68:	bf00      	nop
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b083      	sub	sp, #12
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f7c:	bf00      	nop
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f94:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d11e      	bne.n	8008fe2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68da      	ldr	r2, [r3, #12]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008fb8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	695a      	ldr	r2, [r3, #20]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f022 0201 	bic.w	r2, r2, #1
 8008fc8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	695a      	ldr	r2, [r3, #20]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fd8:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2220      	movs	r2, #32
 8008fde:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008fe2:	68f8      	ldr	r0, [r7, #12]
 8008fe4:	f7f9 fd10 	bl	8002a08 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fe8:	bf00      	nop
 8008fea:	3710      	adds	r7, #16
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ffc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f7ff ffae 	bl	8008f60 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009004:	bf00      	nop
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009014:	2300      	movs	r3, #0
 8009016:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	695b      	ldr	r3, [r3, #20]
 8009024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009028:	2b80      	cmp	r3, #128	; 0x80
 800902a:	bf0c      	ite	eq
 800902c:	2301      	moveq	r3, #1
 800902e:	2300      	movne	r3, #0
 8009030:	b2db      	uxtb	r3, r3
 8009032:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800903a:	b2db      	uxtb	r3, r3
 800903c:	2b21      	cmp	r3, #33	; 0x21
 800903e:	d108      	bne.n	8009052 <UART_DMAError+0x46>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d005      	beq.n	8009052 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	2200      	movs	r2, #0
 800904a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800904c:	68b8      	ldr	r0, [r7, #8]
 800904e:	f000 f871 	bl	8009134 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	695b      	ldr	r3, [r3, #20]
 8009058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800905c:	2b40      	cmp	r3, #64	; 0x40
 800905e:	bf0c      	ite	eq
 8009060:	2301      	moveq	r3, #1
 8009062:	2300      	movne	r3, #0
 8009064:	b2db      	uxtb	r3, r3
 8009066:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800906e:	b2db      	uxtb	r3, r3
 8009070:	2b22      	cmp	r3, #34	; 0x22
 8009072:	d108      	bne.n	8009086 <UART_DMAError+0x7a>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d005      	beq.n	8009086 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	2200      	movs	r2, #0
 800907e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009080:	68b8      	ldr	r0, [r7, #8]
 8009082:	f000 f86d 	bl	8009160 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800908a:	f043 0210 	orr.w	r2, r3, #16
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009092:	68b8      	ldr	r0, [r7, #8]
 8009094:	f7ff ff6e 	bl	8008f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009098:	bf00      	nop
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	603b      	str	r3, [r7, #0]
 80090ac:	4613      	mov	r3, r2
 80090ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090b0:	e02c      	b.n	800910c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090b8:	d028      	beq.n	800910c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80090ba:	69bb      	ldr	r3, [r7, #24]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d007      	beq.n	80090d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80090c0:	f7fa ff88 	bl	8003fd4 <HAL_GetTick>
 80090c4:	4602      	mov	r2, r0
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	1ad3      	subs	r3, r2, r3
 80090ca:	69ba      	ldr	r2, [r7, #24]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d21d      	bcs.n	800910c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68da      	ldr	r2, [r3, #12]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80090de:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	695a      	ldr	r2, [r3, #20]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f022 0201 	bic.w	r2, r2, #1
 80090ee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2220      	movs	r2, #32
 80090f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2220      	movs	r2, #32
 80090fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2200      	movs	r2, #0
 8009104:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009108:	2303      	movs	r3, #3
 800910a:	e00f      	b.n	800912c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	4013      	ands	r3, r2
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	429a      	cmp	r2, r3
 800911a:	bf0c      	ite	eq
 800911c:	2301      	moveq	r3, #1
 800911e:	2300      	movne	r3, #0
 8009120:	b2db      	uxtb	r3, r3
 8009122:	461a      	mov	r2, r3
 8009124:	79fb      	ldrb	r3, [r7, #7]
 8009126:	429a      	cmp	r2, r3
 8009128:	d0c3      	beq.n	80090b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	4618      	mov	r0, r3
 800912e:	3710      	adds	r7, #16
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68da      	ldr	r2, [r3, #12]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800914a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2220      	movs	r2, #32
 8009150:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8009154:	bf00      	nop
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68da      	ldr	r2, [r3, #12]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009176:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	695a      	ldr	r2, [r3, #20]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f022 0201 	bic.w	r2, r2, #1
 8009186:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2220      	movs	r2, #32
 800918c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009190:	bf00      	nop
 8009192:	370c      	adds	r7, #12
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr

0800919c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800919c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a0:	b0bd      	sub	sp, #244	; 0xf4
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	691b      	ldr	r3, [r3, #16]
 80091b0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80091b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091b8:	68d9      	ldr	r1, [r3, #12]
 80091ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	ea40 0301 	orr.w	r3, r0, r1
 80091c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80091c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ca:	689a      	ldr	r2, [r3, #8]
 80091cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	431a      	orrs	r2, r3
 80091d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091d8:	695b      	ldr	r3, [r3, #20]
 80091da:	431a      	orrs	r2, r3
 80091dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091e0:	69db      	ldr	r3, [r3, #28]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 80091e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	68db      	ldr	r3, [r3, #12]
 80091f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80091f4:	f021 010c 	bic.w	r1, r1, #12
 80091f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009202:	430b      	orrs	r3, r1
 8009204:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	695b      	ldr	r3, [r3, #20]
 800920e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009216:	6999      	ldr	r1, [r3, #24]
 8009218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	ea40 0301 	orr.w	r3, r0, r1
 8009222:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009228:	69db      	ldr	r3, [r3, #28]
 800922a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800922e:	f040 81a5 	bne.w	800957c <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009236:	681a      	ldr	r2, [r3, #0]
 8009238:	4bcd      	ldr	r3, [pc, #820]	; (8009570 <UART_SetConfig+0x3d4>)
 800923a:	429a      	cmp	r2, r3
 800923c:	d006      	beq.n	800924c <UART_SetConfig+0xb0>
 800923e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	4bcb      	ldr	r3, [pc, #812]	; (8009574 <UART_SetConfig+0x3d8>)
 8009246:	429a      	cmp	r2, r3
 8009248:	f040 80cb 	bne.w	80093e2 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800924c:	f7fe f8c8 	bl	80073e0 <HAL_RCC_GetPCLK2Freq>
 8009250:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009254:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009258:	461c      	mov	r4, r3
 800925a:	f04f 0500 	mov.w	r5, #0
 800925e:	4622      	mov	r2, r4
 8009260:	462b      	mov	r3, r5
 8009262:	1891      	adds	r1, r2, r2
 8009264:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8009268:	415b      	adcs	r3, r3
 800926a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800926e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8009272:	1912      	adds	r2, r2, r4
 8009274:	eb45 0303 	adc.w	r3, r5, r3
 8009278:	f04f 0000 	mov.w	r0, #0
 800927c:	f04f 0100 	mov.w	r1, #0
 8009280:	00d9      	lsls	r1, r3, #3
 8009282:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009286:	00d0      	lsls	r0, r2, #3
 8009288:	4602      	mov	r2, r0
 800928a:	460b      	mov	r3, r1
 800928c:	1911      	adds	r1, r2, r4
 800928e:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8009292:	416b      	adcs	r3, r5
 8009294:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	461a      	mov	r2, r3
 80092a0:	f04f 0300 	mov.w	r3, #0
 80092a4:	1891      	adds	r1, r2, r2
 80092a6:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80092aa:	415b      	adcs	r3, r3
 80092ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80092b0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80092b4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80092b8:	f7f7 fc9e 	bl	8000bf8 <__aeabi_uldivmod>
 80092bc:	4602      	mov	r2, r0
 80092be:	460b      	mov	r3, r1
 80092c0:	4bad      	ldr	r3, [pc, #692]	; (8009578 <UART_SetConfig+0x3dc>)
 80092c2:	fba3 2302 	umull	r2, r3, r3, r2
 80092c6:	095b      	lsrs	r3, r3, #5
 80092c8:	011e      	lsls	r6, r3, #4
 80092ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80092ce:	461c      	mov	r4, r3
 80092d0:	f04f 0500 	mov.w	r5, #0
 80092d4:	4622      	mov	r2, r4
 80092d6:	462b      	mov	r3, r5
 80092d8:	1891      	adds	r1, r2, r2
 80092da:	67b9      	str	r1, [r7, #120]	; 0x78
 80092dc:	415b      	adcs	r3, r3
 80092de:	67fb      	str	r3, [r7, #124]	; 0x7c
 80092e0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80092e4:	1912      	adds	r2, r2, r4
 80092e6:	eb45 0303 	adc.w	r3, r5, r3
 80092ea:	f04f 0000 	mov.w	r0, #0
 80092ee:	f04f 0100 	mov.w	r1, #0
 80092f2:	00d9      	lsls	r1, r3, #3
 80092f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80092f8:	00d0      	lsls	r0, r2, #3
 80092fa:	4602      	mov	r2, r0
 80092fc:	460b      	mov	r3, r1
 80092fe:	1911      	adds	r1, r2, r4
 8009300:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8009304:	416b      	adcs	r3, r5
 8009306:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800930a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	461a      	mov	r2, r3
 8009312:	f04f 0300 	mov.w	r3, #0
 8009316:	1891      	adds	r1, r2, r2
 8009318:	6739      	str	r1, [r7, #112]	; 0x70
 800931a:	415b      	adcs	r3, r3
 800931c:	677b      	str	r3, [r7, #116]	; 0x74
 800931e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8009322:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8009326:	f7f7 fc67 	bl	8000bf8 <__aeabi_uldivmod>
 800932a:	4602      	mov	r2, r0
 800932c:	460b      	mov	r3, r1
 800932e:	4b92      	ldr	r3, [pc, #584]	; (8009578 <UART_SetConfig+0x3dc>)
 8009330:	fba3 1302 	umull	r1, r3, r3, r2
 8009334:	095b      	lsrs	r3, r3, #5
 8009336:	2164      	movs	r1, #100	; 0x64
 8009338:	fb01 f303 	mul.w	r3, r1, r3
 800933c:	1ad3      	subs	r3, r2, r3
 800933e:	00db      	lsls	r3, r3, #3
 8009340:	3332      	adds	r3, #50	; 0x32
 8009342:	4a8d      	ldr	r2, [pc, #564]	; (8009578 <UART_SetConfig+0x3dc>)
 8009344:	fba2 2303 	umull	r2, r3, r2, r3
 8009348:	095b      	lsrs	r3, r3, #5
 800934a:	005b      	lsls	r3, r3, #1
 800934c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009350:	441e      	add	r6, r3
 8009352:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009356:	4618      	mov	r0, r3
 8009358:	f04f 0100 	mov.w	r1, #0
 800935c:	4602      	mov	r2, r0
 800935e:	460b      	mov	r3, r1
 8009360:	1894      	adds	r4, r2, r2
 8009362:	66bc      	str	r4, [r7, #104]	; 0x68
 8009364:	415b      	adcs	r3, r3
 8009366:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009368:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800936c:	1812      	adds	r2, r2, r0
 800936e:	eb41 0303 	adc.w	r3, r1, r3
 8009372:	f04f 0400 	mov.w	r4, #0
 8009376:	f04f 0500 	mov.w	r5, #0
 800937a:	00dd      	lsls	r5, r3, #3
 800937c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009380:	00d4      	lsls	r4, r2, #3
 8009382:	4622      	mov	r2, r4
 8009384:	462b      	mov	r3, r5
 8009386:	1814      	adds	r4, r2, r0
 8009388:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800938c:	414b      	adcs	r3, r1
 800938e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	461a      	mov	r2, r3
 800939a:	f04f 0300 	mov.w	r3, #0
 800939e:	1891      	adds	r1, r2, r2
 80093a0:	6639      	str	r1, [r7, #96]	; 0x60
 80093a2:	415b      	adcs	r3, r3
 80093a4:	667b      	str	r3, [r7, #100]	; 0x64
 80093a6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80093aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80093ae:	f7f7 fc23 	bl	8000bf8 <__aeabi_uldivmod>
 80093b2:	4602      	mov	r2, r0
 80093b4:	460b      	mov	r3, r1
 80093b6:	4b70      	ldr	r3, [pc, #448]	; (8009578 <UART_SetConfig+0x3dc>)
 80093b8:	fba3 1302 	umull	r1, r3, r3, r2
 80093bc:	095b      	lsrs	r3, r3, #5
 80093be:	2164      	movs	r1, #100	; 0x64
 80093c0:	fb01 f303 	mul.w	r3, r1, r3
 80093c4:	1ad3      	subs	r3, r2, r3
 80093c6:	00db      	lsls	r3, r3, #3
 80093c8:	3332      	adds	r3, #50	; 0x32
 80093ca:	4a6b      	ldr	r2, [pc, #428]	; (8009578 <UART_SetConfig+0x3dc>)
 80093cc:	fba2 2303 	umull	r2, r3, r2, r3
 80093d0:	095b      	lsrs	r3, r3, #5
 80093d2:	f003 0207 	and.w	r2, r3, #7
 80093d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4432      	add	r2, r6
 80093de:	609a      	str	r2, [r3, #8]
 80093e0:	e26d      	b.n	80098be <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80093e2:	f7fd ffe9 	bl	80073b8 <HAL_RCC_GetPCLK1Freq>
 80093e6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80093ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80093ee:	461c      	mov	r4, r3
 80093f0:	f04f 0500 	mov.w	r5, #0
 80093f4:	4622      	mov	r2, r4
 80093f6:	462b      	mov	r3, r5
 80093f8:	1891      	adds	r1, r2, r2
 80093fa:	65b9      	str	r1, [r7, #88]	; 0x58
 80093fc:	415b      	adcs	r3, r3
 80093fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009400:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009404:	1912      	adds	r2, r2, r4
 8009406:	eb45 0303 	adc.w	r3, r5, r3
 800940a:	f04f 0000 	mov.w	r0, #0
 800940e:	f04f 0100 	mov.w	r1, #0
 8009412:	00d9      	lsls	r1, r3, #3
 8009414:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009418:	00d0      	lsls	r0, r2, #3
 800941a:	4602      	mov	r2, r0
 800941c:	460b      	mov	r3, r1
 800941e:	1911      	adds	r1, r2, r4
 8009420:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8009424:	416b      	adcs	r3, r5
 8009426:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800942a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	461a      	mov	r2, r3
 8009432:	f04f 0300 	mov.w	r3, #0
 8009436:	1891      	adds	r1, r2, r2
 8009438:	6539      	str	r1, [r7, #80]	; 0x50
 800943a:	415b      	adcs	r3, r3
 800943c:	657b      	str	r3, [r7, #84]	; 0x54
 800943e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009442:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8009446:	f7f7 fbd7 	bl	8000bf8 <__aeabi_uldivmod>
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	4b4a      	ldr	r3, [pc, #296]	; (8009578 <UART_SetConfig+0x3dc>)
 8009450:	fba3 2302 	umull	r2, r3, r3, r2
 8009454:	095b      	lsrs	r3, r3, #5
 8009456:	011e      	lsls	r6, r3, #4
 8009458:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800945c:	461c      	mov	r4, r3
 800945e:	f04f 0500 	mov.w	r5, #0
 8009462:	4622      	mov	r2, r4
 8009464:	462b      	mov	r3, r5
 8009466:	1891      	adds	r1, r2, r2
 8009468:	64b9      	str	r1, [r7, #72]	; 0x48
 800946a:	415b      	adcs	r3, r3
 800946c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800946e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009472:	1912      	adds	r2, r2, r4
 8009474:	eb45 0303 	adc.w	r3, r5, r3
 8009478:	f04f 0000 	mov.w	r0, #0
 800947c:	f04f 0100 	mov.w	r1, #0
 8009480:	00d9      	lsls	r1, r3, #3
 8009482:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009486:	00d0      	lsls	r0, r2, #3
 8009488:	4602      	mov	r2, r0
 800948a:	460b      	mov	r3, r1
 800948c:	1911      	adds	r1, r2, r4
 800948e:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8009492:	416b      	adcs	r3, r5
 8009494:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	461a      	mov	r2, r3
 80094a0:	f04f 0300 	mov.w	r3, #0
 80094a4:	1891      	adds	r1, r2, r2
 80094a6:	6439      	str	r1, [r7, #64]	; 0x40
 80094a8:	415b      	adcs	r3, r3
 80094aa:	647b      	str	r3, [r7, #68]	; 0x44
 80094ac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80094b0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80094b4:	f7f7 fba0 	bl	8000bf8 <__aeabi_uldivmod>
 80094b8:	4602      	mov	r2, r0
 80094ba:	460b      	mov	r3, r1
 80094bc:	4b2e      	ldr	r3, [pc, #184]	; (8009578 <UART_SetConfig+0x3dc>)
 80094be:	fba3 1302 	umull	r1, r3, r3, r2
 80094c2:	095b      	lsrs	r3, r3, #5
 80094c4:	2164      	movs	r1, #100	; 0x64
 80094c6:	fb01 f303 	mul.w	r3, r1, r3
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	00db      	lsls	r3, r3, #3
 80094ce:	3332      	adds	r3, #50	; 0x32
 80094d0:	4a29      	ldr	r2, [pc, #164]	; (8009578 <UART_SetConfig+0x3dc>)
 80094d2:	fba2 2303 	umull	r2, r3, r2, r3
 80094d6:	095b      	lsrs	r3, r3, #5
 80094d8:	005b      	lsls	r3, r3, #1
 80094da:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80094de:	441e      	add	r6, r3
 80094e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80094e4:	4618      	mov	r0, r3
 80094e6:	f04f 0100 	mov.w	r1, #0
 80094ea:	4602      	mov	r2, r0
 80094ec:	460b      	mov	r3, r1
 80094ee:	1894      	adds	r4, r2, r2
 80094f0:	63bc      	str	r4, [r7, #56]	; 0x38
 80094f2:	415b      	adcs	r3, r3
 80094f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094f6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80094fa:	1812      	adds	r2, r2, r0
 80094fc:	eb41 0303 	adc.w	r3, r1, r3
 8009500:	f04f 0400 	mov.w	r4, #0
 8009504:	f04f 0500 	mov.w	r5, #0
 8009508:	00dd      	lsls	r5, r3, #3
 800950a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800950e:	00d4      	lsls	r4, r2, #3
 8009510:	4622      	mov	r2, r4
 8009512:	462b      	mov	r3, r5
 8009514:	1814      	adds	r4, r2, r0
 8009516:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800951a:	414b      	adcs	r3, r1
 800951c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	461a      	mov	r2, r3
 8009528:	f04f 0300 	mov.w	r3, #0
 800952c:	1891      	adds	r1, r2, r2
 800952e:	6339      	str	r1, [r7, #48]	; 0x30
 8009530:	415b      	adcs	r3, r3
 8009532:	637b      	str	r3, [r7, #52]	; 0x34
 8009534:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009538:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800953c:	f7f7 fb5c 	bl	8000bf8 <__aeabi_uldivmod>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	4b0c      	ldr	r3, [pc, #48]	; (8009578 <UART_SetConfig+0x3dc>)
 8009546:	fba3 1302 	umull	r1, r3, r3, r2
 800954a:	095b      	lsrs	r3, r3, #5
 800954c:	2164      	movs	r1, #100	; 0x64
 800954e:	fb01 f303 	mul.w	r3, r1, r3
 8009552:	1ad3      	subs	r3, r2, r3
 8009554:	00db      	lsls	r3, r3, #3
 8009556:	3332      	adds	r3, #50	; 0x32
 8009558:	4a07      	ldr	r2, [pc, #28]	; (8009578 <UART_SetConfig+0x3dc>)
 800955a:	fba2 2303 	umull	r2, r3, r2, r3
 800955e:	095b      	lsrs	r3, r3, #5
 8009560:	f003 0207 	and.w	r2, r3, #7
 8009564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4432      	add	r2, r6
 800956c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800956e:	e1a6      	b.n	80098be <UART_SetConfig+0x722>
 8009570:	40011000 	.word	0x40011000
 8009574:	40011400 	.word	0x40011400
 8009578:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800957c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	4bd1      	ldr	r3, [pc, #836]	; (80098c8 <UART_SetConfig+0x72c>)
 8009584:	429a      	cmp	r2, r3
 8009586:	d006      	beq.n	8009596 <UART_SetConfig+0x3fa>
 8009588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	4bcf      	ldr	r3, [pc, #828]	; (80098cc <UART_SetConfig+0x730>)
 8009590:	429a      	cmp	r2, r3
 8009592:	f040 80ca 	bne.w	800972a <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8009596:	f7fd ff23 	bl	80073e0 <HAL_RCC_GetPCLK2Freq>
 800959a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800959e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80095a2:	461c      	mov	r4, r3
 80095a4:	f04f 0500 	mov.w	r5, #0
 80095a8:	4622      	mov	r2, r4
 80095aa:	462b      	mov	r3, r5
 80095ac:	1891      	adds	r1, r2, r2
 80095ae:	62b9      	str	r1, [r7, #40]	; 0x28
 80095b0:	415b      	adcs	r3, r3
 80095b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80095b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80095b8:	1912      	adds	r2, r2, r4
 80095ba:	eb45 0303 	adc.w	r3, r5, r3
 80095be:	f04f 0000 	mov.w	r0, #0
 80095c2:	f04f 0100 	mov.w	r1, #0
 80095c6:	00d9      	lsls	r1, r3, #3
 80095c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80095cc:	00d0      	lsls	r0, r2, #3
 80095ce:	4602      	mov	r2, r0
 80095d0:	460b      	mov	r3, r1
 80095d2:	eb12 0a04 	adds.w	sl, r2, r4
 80095d6:	eb43 0b05 	adc.w	fp, r3, r5
 80095da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	4618      	mov	r0, r3
 80095e2:	f04f 0100 	mov.w	r1, #0
 80095e6:	f04f 0200 	mov.w	r2, #0
 80095ea:	f04f 0300 	mov.w	r3, #0
 80095ee:	008b      	lsls	r3, r1, #2
 80095f0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80095f4:	0082      	lsls	r2, r0, #2
 80095f6:	4650      	mov	r0, sl
 80095f8:	4659      	mov	r1, fp
 80095fa:	f7f7 fafd 	bl	8000bf8 <__aeabi_uldivmod>
 80095fe:	4602      	mov	r2, r0
 8009600:	460b      	mov	r3, r1
 8009602:	4bb3      	ldr	r3, [pc, #716]	; (80098d0 <UART_SetConfig+0x734>)
 8009604:	fba3 2302 	umull	r2, r3, r3, r2
 8009608:	095b      	lsrs	r3, r3, #5
 800960a:	011e      	lsls	r6, r3, #4
 800960c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009610:	4618      	mov	r0, r3
 8009612:	f04f 0100 	mov.w	r1, #0
 8009616:	4602      	mov	r2, r0
 8009618:	460b      	mov	r3, r1
 800961a:	1894      	adds	r4, r2, r2
 800961c:	623c      	str	r4, [r7, #32]
 800961e:	415b      	adcs	r3, r3
 8009620:	627b      	str	r3, [r7, #36]	; 0x24
 8009622:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009626:	1812      	adds	r2, r2, r0
 8009628:	eb41 0303 	adc.w	r3, r1, r3
 800962c:	f04f 0400 	mov.w	r4, #0
 8009630:	f04f 0500 	mov.w	r5, #0
 8009634:	00dd      	lsls	r5, r3, #3
 8009636:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800963a:	00d4      	lsls	r4, r2, #3
 800963c:	4622      	mov	r2, r4
 800963e:	462b      	mov	r3, r5
 8009640:	1814      	adds	r4, r2, r0
 8009642:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8009646:	414b      	adcs	r3, r1
 8009648:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800964c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	4618      	mov	r0, r3
 8009654:	f04f 0100 	mov.w	r1, #0
 8009658:	f04f 0200 	mov.w	r2, #0
 800965c:	f04f 0300 	mov.w	r3, #0
 8009660:	008b      	lsls	r3, r1, #2
 8009662:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009666:	0082      	lsls	r2, r0, #2
 8009668:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800966c:	f7f7 fac4 	bl	8000bf8 <__aeabi_uldivmod>
 8009670:	4602      	mov	r2, r0
 8009672:	460b      	mov	r3, r1
 8009674:	4b96      	ldr	r3, [pc, #600]	; (80098d0 <UART_SetConfig+0x734>)
 8009676:	fba3 1302 	umull	r1, r3, r3, r2
 800967a:	095b      	lsrs	r3, r3, #5
 800967c:	2164      	movs	r1, #100	; 0x64
 800967e:	fb01 f303 	mul.w	r3, r1, r3
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	011b      	lsls	r3, r3, #4
 8009686:	3332      	adds	r3, #50	; 0x32
 8009688:	4a91      	ldr	r2, [pc, #580]	; (80098d0 <UART_SetConfig+0x734>)
 800968a:	fba2 2303 	umull	r2, r3, r2, r3
 800968e:	095b      	lsrs	r3, r3, #5
 8009690:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009694:	441e      	add	r6, r3
 8009696:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800969a:	4618      	mov	r0, r3
 800969c:	f04f 0100 	mov.w	r1, #0
 80096a0:	4602      	mov	r2, r0
 80096a2:	460b      	mov	r3, r1
 80096a4:	1894      	adds	r4, r2, r2
 80096a6:	61bc      	str	r4, [r7, #24]
 80096a8:	415b      	adcs	r3, r3
 80096aa:	61fb      	str	r3, [r7, #28]
 80096ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80096b0:	1812      	adds	r2, r2, r0
 80096b2:	eb41 0303 	adc.w	r3, r1, r3
 80096b6:	f04f 0400 	mov.w	r4, #0
 80096ba:	f04f 0500 	mov.w	r5, #0
 80096be:	00dd      	lsls	r5, r3, #3
 80096c0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80096c4:	00d4      	lsls	r4, r2, #3
 80096c6:	4622      	mov	r2, r4
 80096c8:	462b      	mov	r3, r5
 80096ca:	1814      	adds	r4, r2, r0
 80096cc:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 80096d0:	414b      	adcs	r3, r1
 80096d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80096d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	4618      	mov	r0, r3
 80096de:	f04f 0100 	mov.w	r1, #0
 80096e2:	f04f 0200 	mov.w	r2, #0
 80096e6:	f04f 0300 	mov.w	r3, #0
 80096ea:	008b      	lsls	r3, r1, #2
 80096ec:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80096f0:	0082      	lsls	r2, r0, #2
 80096f2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80096f6:	f7f7 fa7f 	bl	8000bf8 <__aeabi_uldivmod>
 80096fa:	4602      	mov	r2, r0
 80096fc:	460b      	mov	r3, r1
 80096fe:	4b74      	ldr	r3, [pc, #464]	; (80098d0 <UART_SetConfig+0x734>)
 8009700:	fba3 1302 	umull	r1, r3, r3, r2
 8009704:	095b      	lsrs	r3, r3, #5
 8009706:	2164      	movs	r1, #100	; 0x64
 8009708:	fb01 f303 	mul.w	r3, r1, r3
 800970c:	1ad3      	subs	r3, r2, r3
 800970e:	011b      	lsls	r3, r3, #4
 8009710:	3332      	adds	r3, #50	; 0x32
 8009712:	4a6f      	ldr	r2, [pc, #444]	; (80098d0 <UART_SetConfig+0x734>)
 8009714:	fba2 2303 	umull	r2, r3, r2, r3
 8009718:	095b      	lsrs	r3, r3, #5
 800971a:	f003 020f 	and.w	r2, r3, #15
 800971e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4432      	add	r2, r6
 8009726:	609a      	str	r2, [r3, #8]
 8009728:	e0c9      	b.n	80098be <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800972a:	f7fd fe45 	bl	80073b8 <HAL_RCC_GetPCLK1Freq>
 800972e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009732:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009736:	461c      	mov	r4, r3
 8009738:	f04f 0500 	mov.w	r5, #0
 800973c:	4622      	mov	r2, r4
 800973e:	462b      	mov	r3, r5
 8009740:	1891      	adds	r1, r2, r2
 8009742:	6139      	str	r1, [r7, #16]
 8009744:	415b      	adcs	r3, r3
 8009746:	617b      	str	r3, [r7, #20]
 8009748:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800974c:	1912      	adds	r2, r2, r4
 800974e:	eb45 0303 	adc.w	r3, r5, r3
 8009752:	f04f 0000 	mov.w	r0, #0
 8009756:	f04f 0100 	mov.w	r1, #0
 800975a:	00d9      	lsls	r1, r3, #3
 800975c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009760:	00d0      	lsls	r0, r2, #3
 8009762:	4602      	mov	r2, r0
 8009764:	460b      	mov	r3, r1
 8009766:	eb12 0804 	adds.w	r8, r2, r4
 800976a:	eb43 0905 	adc.w	r9, r3, r5
 800976e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	4618      	mov	r0, r3
 8009776:	f04f 0100 	mov.w	r1, #0
 800977a:	f04f 0200 	mov.w	r2, #0
 800977e:	f04f 0300 	mov.w	r3, #0
 8009782:	008b      	lsls	r3, r1, #2
 8009784:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009788:	0082      	lsls	r2, r0, #2
 800978a:	4640      	mov	r0, r8
 800978c:	4649      	mov	r1, r9
 800978e:	f7f7 fa33 	bl	8000bf8 <__aeabi_uldivmod>
 8009792:	4602      	mov	r2, r0
 8009794:	460b      	mov	r3, r1
 8009796:	4b4e      	ldr	r3, [pc, #312]	; (80098d0 <UART_SetConfig+0x734>)
 8009798:	fba3 2302 	umull	r2, r3, r3, r2
 800979c:	095b      	lsrs	r3, r3, #5
 800979e:	011e      	lsls	r6, r3, #4
 80097a0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80097a4:	4618      	mov	r0, r3
 80097a6:	f04f 0100 	mov.w	r1, #0
 80097aa:	4602      	mov	r2, r0
 80097ac:	460b      	mov	r3, r1
 80097ae:	1894      	adds	r4, r2, r2
 80097b0:	60bc      	str	r4, [r7, #8]
 80097b2:	415b      	adcs	r3, r3
 80097b4:	60fb      	str	r3, [r7, #12]
 80097b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80097ba:	1812      	adds	r2, r2, r0
 80097bc:	eb41 0303 	adc.w	r3, r1, r3
 80097c0:	f04f 0400 	mov.w	r4, #0
 80097c4:	f04f 0500 	mov.w	r5, #0
 80097c8:	00dd      	lsls	r5, r3, #3
 80097ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80097ce:	00d4      	lsls	r4, r2, #3
 80097d0:	4622      	mov	r2, r4
 80097d2:	462b      	mov	r3, r5
 80097d4:	1814      	adds	r4, r2, r0
 80097d6:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 80097da:	414b      	adcs	r3, r1
 80097dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80097e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	4618      	mov	r0, r3
 80097e8:	f04f 0100 	mov.w	r1, #0
 80097ec:	f04f 0200 	mov.w	r2, #0
 80097f0:	f04f 0300 	mov.w	r3, #0
 80097f4:	008b      	lsls	r3, r1, #2
 80097f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80097fa:	0082      	lsls	r2, r0, #2
 80097fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009800:	f7f7 f9fa 	bl	8000bf8 <__aeabi_uldivmod>
 8009804:	4602      	mov	r2, r0
 8009806:	460b      	mov	r3, r1
 8009808:	4b31      	ldr	r3, [pc, #196]	; (80098d0 <UART_SetConfig+0x734>)
 800980a:	fba3 1302 	umull	r1, r3, r3, r2
 800980e:	095b      	lsrs	r3, r3, #5
 8009810:	2164      	movs	r1, #100	; 0x64
 8009812:	fb01 f303 	mul.w	r3, r1, r3
 8009816:	1ad3      	subs	r3, r2, r3
 8009818:	011b      	lsls	r3, r3, #4
 800981a:	3332      	adds	r3, #50	; 0x32
 800981c:	4a2c      	ldr	r2, [pc, #176]	; (80098d0 <UART_SetConfig+0x734>)
 800981e:	fba2 2303 	umull	r2, r3, r2, r3
 8009822:	095b      	lsrs	r3, r3, #5
 8009824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009828:	441e      	add	r6, r3
 800982a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800982e:	4618      	mov	r0, r3
 8009830:	f04f 0100 	mov.w	r1, #0
 8009834:	4602      	mov	r2, r0
 8009836:	460b      	mov	r3, r1
 8009838:	1894      	adds	r4, r2, r2
 800983a:	603c      	str	r4, [r7, #0]
 800983c:	415b      	adcs	r3, r3
 800983e:	607b      	str	r3, [r7, #4]
 8009840:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009844:	1812      	adds	r2, r2, r0
 8009846:	eb41 0303 	adc.w	r3, r1, r3
 800984a:	f04f 0400 	mov.w	r4, #0
 800984e:	f04f 0500 	mov.w	r5, #0
 8009852:	00dd      	lsls	r5, r3, #3
 8009854:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009858:	00d4      	lsls	r4, r2, #3
 800985a:	4622      	mov	r2, r4
 800985c:	462b      	mov	r3, r5
 800985e:	1814      	adds	r4, r2, r0
 8009860:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8009864:	414b      	adcs	r3, r1
 8009866:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800986a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	4618      	mov	r0, r3
 8009872:	f04f 0100 	mov.w	r1, #0
 8009876:	f04f 0200 	mov.w	r2, #0
 800987a:	f04f 0300 	mov.w	r3, #0
 800987e:	008b      	lsls	r3, r1, #2
 8009880:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009884:	0082      	lsls	r2, r0, #2
 8009886:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800988a:	f7f7 f9b5 	bl	8000bf8 <__aeabi_uldivmod>
 800988e:	4602      	mov	r2, r0
 8009890:	460b      	mov	r3, r1
 8009892:	4b0f      	ldr	r3, [pc, #60]	; (80098d0 <UART_SetConfig+0x734>)
 8009894:	fba3 1302 	umull	r1, r3, r3, r2
 8009898:	095b      	lsrs	r3, r3, #5
 800989a:	2164      	movs	r1, #100	; 0x64
 800989c:	fb01 f303 	mul.w	r3, r1, r3
 80098a0:	1ad3      	subs	r3, r2, r3
 80098a2:	011b      	lsls	r3, r3, #4
 80098a4:	3332      	adds	r3, #50	; 0x32
 80098a6:	4a0a      	ldr	r2, [pc, #40]	; (80098d0 <UART_SetConfig+0x734>)
 80098a8:	fba2 2303 	umull	r2, r3, r2, r3
 80098ac:	095b      	lsrs	r3, r3, #5
 80098ae:	f003 020f 	and.w	r2, r3, #15
 80098b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4432      	add	r2, r6
 80098ba:	609a      	str	r2, [r3, #8]
}
 80098bc:	e7ff      	b.n	80098be <UART_SetConfig+0x722>
 80098be:	bf00      	nop
 80098c0:	37f4      	adds	r7, #244	; 0xf4
 80098c2:	46bd      	mov	sp, r7
 80098c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c8:	40011000 	.word	0x40011000
 80098cc:	40011400 	.word	0x40011400
 80098d0:	51eb851f 	.word	0x51eb851f

080098d4 <__errno>:
 80098d4:	4b01      	ldr	r3, [pc, #4]	; (80098dc <__errno+0x8>)
 80098d6:	6818      	ldr	r0, [r3, #0]
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop
 80098dc:	2000016c 	.word	0x2000016c

080098e0 <__libc_init_array>:
 80098e0:	b570      	push	{r4, r5, r6, lr}
 80098e2:	4d0d      	ldr	r5, [pc, #52]	; (8009918 <__libc_init_array+0x38>)
 80098e4:	4c0d      	ldr	r4, [pc, #52]	; (800991c <__libc_init_array+0x3c>)
 80098e6:	1b64      	subs	r4, r4, r5
 80098e8:	10a4      	asrs	r4, r4, #2
 80098ea:	2600      	movs	r6, #0
 80098ec:	42a6      	cmp	r6, r4
 80098ee:	d109      	bne.n	8009904 <__libc_init_array+0x24>
 80098f0:	4d0b      	ldr	r5, [pc, #44]	; (8009920 <__libc_init_array+0x40>)
 80098f2:	4c0c      	ldr	r4, [pc, #48]	; (8009924 <__libc_init_array+0x44>)
 80098f4:	f002 fa72 	bl	800bddc <_init>
 80098f8:	1b64      	subs	r4, r4, r5
 80098fa:	10a4      	asrs	r4, r4, #2
 80098fc:	2600      	movs	r6, #0
 80098fe:	42a6      	cmp	r6, r4
 8009900:	d105      	bne.n	800990e <__libc_init_array+0x2e>
 8009902:	bd70      	pop	{r4, r5, r6, pc}
 8009904:	f855 3b04 	ldr.w	r3, [r5], #4
 8009908:	4798      	blx	r3
 800990a:	3601      	adds	r6, #1
 800990c:	e7ee      	b.n	80098ec <__libc_init_array+0xc>
 800990e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009912:	4798      	blx	r3
 8009914:	3601      	adds	r6, #1
 8009916:	e7f2      	b.n	80098fe <__libc_init_array+0x1e>
 8009918:	0800c0e0 	.word	0x0800c0e0
 800991c:	0800c0e0 	.word	0x0800c0e0
 8009920:	0800c0e0 	.word	0x0800c0e0
 8009924:	0800c0e4 	.word	0x0800c0e4

08009928 <memset>:
 8009928:	4402      	add	r2, r0
 800992a:	4603      	mov	r3, r0
 800992c:	4293      	cmp	r3, r2
 800992e:	d100      	bne.n	8009932 <memset+0xa>
 8009930:	4770      	bx	lr
 8009932:	f803 1b01 	strb.w	r1, [r3], #1
 8009936:	e7f9      	b.n	800992c <memset+0x4>

08009938 <atan>:
 8009938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800993c:	ec55 4b10 	vmov	r4, r5, d0
 8009940:	4bc3      	ldr	r3, [pc, #780]	; (8009c50 <atan+0x318>)
 8009942:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009946:	429e      	cmp	r6, r3
 8009948:	46ab      	mov	fp, r5
 800994a:	dd18      	ble.n	800997e <atan+0x46>
 800994c:	4bc1      	ldr	r3, [pc, #772]	; (8009c54 <atan+0x31c>)
 800994e:	429e      	cmp	r6, r3
 8009950:	dc01      	bgt.n	8009956 <atan+0x1e>
 8009952:	d109      	bne.n	8009968 <atan+0x30>
 8009954:	b144      	cbz	r4, 8009968 <atan+0x30>
 8009956:	4622      	mov	r2, r4
 8009958:	462b      	mov	r3, r5
 800995a:	4620      	mov	r0, r4
 800995c:	4629      	mov	r1, r5
 800995e:	f7f6 fc4d 	bl	80001fc <__adddf3>
 8009962:	4604      	mov	r4, r0
 8009964:	460d      	mov	r5, r1
 8009966:	e006      	b.n	8009976 <atan+0x3e>
 8009968:	f1bb 0f00 	cmp.w	fp, #0
 800996c:	f300 8131 	bgt.w	8009bd2 <atan+0x29a>
 8009970:	a59b      	add	r5, pc, #620	; (adr r5, 8009be0 <atan+0x2a8>)
 8009972:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009976:	ec45 4b10 	vmov	d0, r4, r5
 800997a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800997e:	4bb6      	ldr	r3, [pc, #728]	; (8009c58 <atan+0x320>)
 8009980:	429e      	cmp	r6, r3
 8009982:	dc14      	bgt.n	80099ae <atan+0x76>
 8009984:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009988:	429e      	cmp	r6, r3
 800998a:	dc0d      	bgt.n	80099a8 <atan+0x70>
 800998c:	a396      	add	r3, pc, #600	; (adr r3, 8009be8 <atan+0x2b0>)
 800998e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009992:	ee10 0a10 	vmov	r0, s0
 8009996:	4629      	mov	r1, r5
 8009998:	f7f6 fc30 	bl	80001fc <__adddf3>
 800999c:	4baf      	ldr	r3, [pc, #700]	; (8009c5c <atan+0x324>)
 800999e:	2200      	movs	r2, #0
 80099a0:	f7f7 f872 	bl	8000a88 <__aeabi_dcmpgt>
 80099a4:	2800      	cmp	r0, #0
 80099a6:	d1e6      	bne.n	8009976 <atan+0x3e>
 80099a8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80099ac:	e02b      	b.n	8009a06 <atan+0xce>
 80099ae:	f000 f9b3 	bl	8009d18 <fabs>
 80099b2:	4bab      	ldr	r3, [pc, #684]	; (8009c60 <atan+0x328>)
 80099b4:	429e      	cmp	r6, r3
 80099b6:	ec55 4b10 	vmov	r4, r5, d0
 80099ba:	f300 80bf 	bgt.w	8009b3c <atan+0x204>
 80099be:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80099c2:	429e      	cmp	r6, r3
 80099c4:	f300 80a0 	bgt.w	8009b08 <atan+0x1d0>
 80099c8:	ee10 2a10 	vmov	r2, s0
 80099cc:	ee10 0a10 	vmov	r0, s0
 80099d0:	462b      	mov	r3, r5
 80099d2:	4629      	mov	r1, r5
 80099d4:	f7f6 fc12 	bl	80001fc <__adddf3>
 80099d8:	4ba0      	ldr	r3, [pc, #640]	; (8009c5c <atan+0x324>)
 80099da:	2200      	movs	r2, #0
 80099dc:	f7f6 fc0c 	bl	80001f8 <__aeabi_dsub>
 80099e0:	2200      	movs	r2, #0
 80099e2:	4606      	mov	r6, r0
 80099e4:	460f      	mov	r7, r1
 80099e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80099ea:	4620      	mov	r0, r4
 80099ec:	4629      	mov	r1, r5
 80099ee:	f7f6 fc05 	bl	80001fc <__adddf3>
 80099f2:	4602      	mov	r2, r0
 80099f4:	460b      	mov	r3, r1
 80099f6:	4630      	mov	r0, r6
 80099f8:	4639      	mov	r1, r7
 80099fa:	f7f6 fedf 	bl	80007bc <__aeabi_ddiv>
 80099fe:	f04f 0a00 	mov.w	sl, #0
 8009a02:	4604      	mov	r4, r0
 8009a04:	460d      	mov	r5, r1
 8009a06:	4622      	mov	r2, r4
 8009a08:	462b      	mov	r3, r5
 8009a0a:	4620      	mov	r0, r4
 8009a0c:	4629      	mov	r1, r5
 8009a0e:	f7f6 fdab 	bl	8000568 <__aeabi_dmul>
 8009a12:	4602      	mov	r2, r0
 8009a14:	460b      	mov	r3, r1
 8009a16:	4680      	mov	r8, r0
 8009a18:	4689      	mov	r9, r1
 8009a1a:	f7f6 fda5 	bl	8000568 <__aeabi_dmul>
 8009a1e:	a374      	add	r3, pc, #464	; (adr r3, 8009bf0 <atan+0x2b8>)
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	4606      	mov	r6, r0
 8009a26:	460f      	mov	r7, r1
 8009a28:	f7f6 fd9e 	bl	8000568 <__aeabi_dmul>
 8009a2c:	a372      	add	r3, pc, #456	; (adr r3, 8009bf8 <atan+0x2c0>)
 8009a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a32:	f7f6 fbe3 	bl	80001fc <__adddf3>
 8009a36:	4632      	mov	r2, r6
 8009a38:	463b      	mov	r3, r7
 8009a3a:	f7f6 fd95 	bl	8000568 <__aeabi_dmul>
 8009a3e:	a370      	add	r3, pc, #448	; (adr r3, 8009c00 <atan+0x2c8>)
 8009a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a44:	f7f6 fbda 	bl	80001fc <__adddf3>
 8009a48:	4632      	mov	r2, r6
 8009a4a:	463b      	mov	r3, r7
 8009a4c:	f7f6 fd8c 	bl	8000568 <__aeabi_dmul>
 8009a50:	a36d      	add	r3, pc, #436	; (adr r3, 8009c08 <atan+0x2d0>)
 8009a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a56:	f7f6 fbd1 	bl	80001fc <__adddf3>
 8009a5a:	4632      	mov	r2, r6
 8009a5c:	463b      	mov	r3, r7
 8009a5e:	f7f6 fd83 	bl	8000568 <__aeabi_dmul>
 8009a62:	a36b      	add	r3, pc, #428	; (adr r3, 8009c10 <atan+0x2d8>)
 8009a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a68:	f7f6 fbc8 	bl	80001fc <__adddf3>
 8009a6c:	4632      	mov	r2, r6
 8009a6e:	463b      	mov	r3, r7
 8009a70:	f7f6 fd7a 	bl	8000568 <__aeabi_dmul>
 8009a74:	a368      	add	r3, pc, #416	; (adr r3, 8009c18 <atan+0x2e0>)
 8009a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7a:	f7f6 fbbf 	bl	80001fc <__adddf3>
 8009a7e:	4642      	mov	r2, r8
 8009a80:	464b      	mov	r3, r9
 8009a82:	f7f6 fd71 	bl	8000568 <__aeabi_dmul>
 8009a86:	a366      	add	r3, pc, #408	; (adr r3, 8009c20 <atan+0x2e8>)
 8009a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a8c:	4680      	mov	r8, r0
 8009a8e:	4689      	mov	r9, r1
 8009a90:	4630      	mov	r0, r6
 8009a92:	4639      	mov	r1, r7
 8009a94:	f7f6 fd68 	bl	8000568 <__aeabi_dmul>
 8009a98:	a363      	add	r3, pc, #396	; (adr r3, 8009c28 <atan+0x2f0>)
 8009a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9e:	f7f6 fbab 	bl	80001f8 <__aeabi_dsub>
 8009aa2:	4632      	mov	r2, r6
 8009aa4:	463b      	mov	r3, r7
 8009aa6:	f7f6 fd5f 	bl	8000568 <__aeabi_dmul>
 8009aaa:	a361      	add	r3, pc, #388	; (adr r3, 8009c30 <atan+0x2f8>)
 8009aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab0:	f7f6 fba2 	bl	80001f8 <__aeabi_dsub>
 8009ab4:	4632      	mov	r2, r6
 8009ab6:	463b      	mov	r3, r7
 8009ab8:	f7f6 fd56 	bl	8000568 <__aeabi_dmul>
 8009abc:	a35e      	add	r3, pc, #376	; (adr r3, 8009c38 <atan+0x300>)
 8009abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac2:	f7f6 fb99 	bl	80001f8 <__aeabi_dsub>
 8009ac6:	4632      	mov	r2, r6
 8009ac8:	463b      	mov	r3, r7
 8009aca:	f7f6 fd4d 	bl	8000568 <__aeabi_dmul>
 8009ace:	a35c      	add	r3, pc, #368	; (adr r3, 8009c40 <atan+0x308>)
 8009ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad4:	f7f6 fb90 	bl	80001f8 <__aeabi_dsub>
 8009ad8:	4632      	mov	r2, r6
 8009ada:	463b      	mov	r3, r7
 8009adc:	f7f6 fd44 	bl	8000568 <__aeabi_dmul>
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	4640      	mov	r0, r8
 8009ae6:	4649      	mov	r1, r9
 8009ae8:	f7f6 fb88 	bl	80001fc <__adddf3>
 8009aec:	4622      	mov	r2, r4
 8009aee:	462b      	mov	r3, r5
 8009af0:	f7f6 fd3a 	bl	8000568 <__aeabi_dmul>
 8009af4:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8009af8:	4602      	mov	r2, r0
 8009afa:	460b      	mov	r3, r1
 8009afc:	d14b      	bne.n	8009b96 <atan+0x25e>
 8009afe:	4620      	mov	r0, r4
 8009b00:	4629      	mov	r1, r5
 8009b02:	f7f6 fb79 	bl	80001f8 <__aeabi_dsub>
 8009b06:	e72c      	b.n	8009962 <atan+0x2a>
 8009b08:	ee10 0a10 	vmov	r0, s0
 8009b0c:	4b53      	ldr	r3, [pc, #332]	; (8009c5c <atan+0x324>)
 8009b0e:	2200      	movs	r2, #0
 8009b10:	4629      	mov	r1, r5
 8009b12:	f7f6 fb71 	bl	80001f8 <__aeabi_dsub>
 8009b16:	4b51      	ldr	r3, [pc, #324]	; (8009c5c <atan+0x324>)
 8009b18:	4606      	mov	r6, r0
 8009b1a:	460f      	mov	r7, r1
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	4620      	mov	r0, r4
 8009b20:	4629      	mov	r1, r5
 8009b22:	f7f6 fb6b 	bl	80001fc <__adddf3>
 8009b26:	4602      	mov	r2, r0
 8009b28:	460b      	mov	r3, r1
 8009b2a:	4630      	mov	r0, r6
 8009b2c:	4639      	mov	r1, r7
 8009b2e:	f7f6 fe45 	bl	80007bc <__aeabi_ddiv>
 8009b32:	f04f 0a01 	mov.w	sl, #1
 8009b36:	4604      	mov	r4, r0
 8009b38:	460d      	mov	r5, r1
 8009b3a:	e764      	b.n	8009a06 <atan+0xce>
 8009b3c:	4b49      	ldr	r3, [pc, #292]	; (8009c64 <atan+0x32c>)
 8009b3e:	429e      	cmp	r6, r3
 8009b40:	da1d      	bge.n	8009b7e <atan+0x246>
 8009b42:	ee10 0a10 	vmov	r0, s0
 8009b46:	4b48      	ldr	r3, [pc, #288]	; (8009c68 <atan+0x330>)
 8009b48:	2200      	movs	r2, #0
 8009b4a:	4629      	mov	r1, r5
 8009b4c:	f7f6 fb54 	bl	80001f8 <__aeabi_dsub>
 8009b50:	4b45      	ldr	r3, [pc, #276]	; (8009c68 <atan+0x330>)
 8009b52:	4606      	mov	r6, r0
 8009b54:	460f      	mov	r7, r1
 8009b56:	2200      	movs	r2, #0
 8009b58:	4620      	mov	r0, r4
 8009b5a:	4629      	mov	r1, r5
 8009b5c:	f7f6 fd04 	bl	8000568 <__aeabi_dmul>
 8009b60:	4b3e      	ldr	r3, [pc, #248]	; (8009c5c <atan+0x324>)
 8009b62:	2200      	movs	r2, #0
 8009b64:	f7f6 fb4a 	bl	80001fc <__adddf3>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	460b      	mov	r3, r1
 8009b6c:	4630      	mov	r0, r6
 8009b6e:	4639      	mov	r1, r7
 8009b70:	f7f6 fe24 	bl	80007bc <__aeabi_ddiv>
 8009b74:	f04f 0a02 	mov.w	sl, #2
 8009b78:	4604      	mov	r4, r0
 8009b7a:	460d      	mov	r5, r1
 8009b7c:	e743      	b.n	8009a06 <atan+0xce>
 8009b7e:	462b      	mov	r3, r5
 8009b80:	ee10 2a10 	vmov	r2, s0
 8009b84:	4939      	ldr	r1, [pc, #228]	; (8009c6c <atan+0x334>)
 8009b86:	2000      	movs	r0, #0
 8009b88:	f7f6 fe18 	bl	80007bc <__aeabi_ddiv>
 8009b8c:	f04f 0a03 	mov.w	sl, #3
 8009b90:	4604      	mov	r4, r0
 8009b92:	460d      	mov	r5, r1
 8009b94:	e737      	b.n	8009a06 <atan+0xce>
 8009b96:	4b36      	ldr	r3, [pc, #216]	; (8009c70 <atan+0x338>)
 8009b98:	4e36      	ldr	r6, [pc, #216]	; (8009c74 <atan+0x33c>)
 8009b9a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009b9e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009ba2:	e9da 2300 	ldrd	r2, r3, [sl]
 8009ba6:	f7f6 fb27 	bl	80001f8 <__aeabi_dsub>
 8009baa:	4622      	mov	r2, r4
 8009bac:	462b      	mov	r3, r5
 8009bae:	f7f6 fb23 	bl	80001f8 <__aeabi_dsub>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009bba:	f7f6 fb1d 	bl	80001f8 <__aeabi_dsub>
 8009bbe:	f1bb 0f00 	cmp.w	fp, #0
 8009bc2:	4604      	mov	r4, r0
 8009bc4:	460d      	mov	r5, r1
 8009bc6:	f6bf aed6 	bge.w	8009976 <atan+0x3e>
 8009bca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bce:	461d      	mov	r5, r3
 8009bd0:	e6d1      	b.n	8009976 <atan+0x3e>
 8009bd2:	a51d      	add	r5, pc, #116	; (adr r5, 8009c48 <atan+0x310>)
 8009bd4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009bd8:	e6cd      	b.n	8009976 <atan+0x3e>
 8009bda:	bf00      	nop
 8009bdc:	f3af 8000 	nop.w
 8009be0:	54442d18 	.word	0x54442d18
 8009be4:	bff921fb 	.word	0xbff921fb
 8009be8:	8800759c 	.word	0x8800759c
 8009bec:	7e37e43c 	.word	0x7e37e43c
 8009bf0:	e322da11 	.word	0xe322da11
 8009bf4:	3f90ad3a 	.word	0x3f90ad3a
 8009bf8:	24760deb 	.word	0x24760deb
 8009bfc:	3fa97b4b 	.word	0x3fa97b4b
 8009c00:	a0d03d51 	.word	0xa0d03d51
 8009c04:	3fb10d66 	.word	0x3fb10d66
 8009c08:	c54c206e 	.word	0xc54c206e
 8009c0c:	3fb745cd 	.word	0x3fb745cd
 8009c10:	920083ff 	.word	0x920083ff
 8009c14:	3fc24924 	.word	0x3fc24924
 8009c18:	5555550d 	.word	0x5555550d
 8009c1c:	3fd55555 	.word	0x3fd55555
 8009c20:	2c6a6c2f 	.word	0x2c6a6c2f
 8009c24:	bfa2b444 	.word	0xbfa2b444
 8009c28:	52defd9a 	.word	0x52defd9a
 8009c2c:	3fadde2d 	.word	0x3fadde2d
 8009c30:	af749a6d 	.word	0xaf749a6d
 8009c34:	3fb3b0f2 	.word	0x3fb3b0f2
 8009c38:	fe231671 	.word	0xfe231671
 8009c3c:	3fbc71c6 	.word	0x3fbc71c6
 8009c40:	9998ebc4 	.word	0x9998ebc4
 8009c44:	3fc99999 	.word	0x3fc99999
 8009c48:	54442d18 	.word	0x54442d18
 8009c4c:	3ff921fb 	.word	0x3ff921fb
 8009c50:	440fffff 	.word	0x440fffff
 8009c54:	7ff00000 	.word	0x7ff00000
 8009c58:	3fdbffff 	.word	0x3fdbffff
 8009c5c:	3ff00000 	.word	0x3ff00000
 8009c60:	3ff2ffff 	.word	0x3ff2ffff
 8009c64:	40038000 	.word	0x40038000
 8009c68:	3ff80000 	.word	0x3ff80000
 8009c6c:	bff00000 	.word	0xbff00000
 8009c70:	0800be68 	.word	0x0800be68
 8009c74:	0800be48 	.word	0x0800be48

08009c78 <cos>:
 8009c78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c7a:	ec53 2b10 	vmov	r2, r3, d0
 8009c7e:	4824      	ldr	r0, [pc, #144]	; (8009d10 <cos+0x98>)
 8009c80:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009c84:	4281      	cmp	r1, r0
 8009c86:	dc06      	bgt.n	8009c96 <cos+0x1e>
 8009c88:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8009d08 <cos+0x90>
 8009c8c:	f001 fa38 	bl	800b100 <__kernel_cos>
 8009c90:	ec51 0b10 	vmov	r0, r1, d0
 8009c94:	e007      	b.n	8009ca6 <cos+0x2e>
 8009c96:	481f      	ldr	r0, [pc, #124]	; (8009d14 <cos+0x9c>)
 8009c98:	4281      	cmp	r1, r0
 8009c9a:	dd09      	ble.n	8009cb0 <cos+0x38>
 8009c9c:	ee10 0a10 	vmov	r0, s0
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	f7f6 faa9 	bl	80001f8 <__aeabi_dsub>
 8009ca6:	ec41 0b10 	vmov	d0, r0, r1
 8009caa:	b005      	add	sp, #20
 8009cac:	f85d fb04 	ldr.w	pc, [sp], #4
 8009cb0:	4668      	mov	r0, sp
 8009cb2:	f000 ff65 	bl	800ab80 <__ieee754_rem_pio2>
 8009cb6:	f000 0003 	and.w	r0, r0, #3
 8009cba:	2801      	cmp	r0, #1
 8009cbc:	d007      	beq.n	8009cce <cos+0x56>
 8009cbe:	2802      	cmp	r0, #2
 8009cc0:	d012      	beq.n	8009ce8 <cos+0x70>
 8009cc2:	b9c0      	cbnz	r0, 8009cf6 <cos+0x7e>
 8009cc4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009cc8:	ed9d 0b00 	vldr	d0, [sp]
 8009ccc:	e7de      	b.n	8009c8c <cos+0x14>
 8009cce:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009cd2:	ed9d 0b00 	vldr	d0, [sp]
 8009cd6:	f001 fe1b 	bl	800b910 <__kernel_sin>
 8009cda:	ec53 2b10 	vmov	r2, r3, d0
 8009cde:	ee10 0a10 	vmov	r0, s0
 8009ce2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009ce6:	e7de      	b.n	8009ca6 <cos+0x2e>
 8009ce8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009cec:	ed9d 0b00 	vldr	d0, [sp]
 8009cf0:	f001 fa06 	bl	800b100 <__kernel_cos>
 8009cf4:	e7f1      	b.n	8009cda <cos+0x62>
 8009cf6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009cfa:	ed9d 0b00 	vldr	d0, [sp]
 8009cfe:	2001      	movs	r0, #1
 8009d00:	f001 fe06 	bl	800b910 <__kernel_sin>
 8009d04:	e7c4      	b.n	8009c90 <cos+0x18>
 8009d06:	bf00      	nop
	...
 8009d10:	3fe921fb 	.word	0x3fe921fb
 8009d14:	7fefffff 	.word	0x7fefffff

08009d18 <fabs>:
 8009d18:	ec51 0b10 	vmov	r0, r1, d0
 8009d1c:	ee10 2a10 	vmov	r2, s0
 8009d20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009d24:	ec43 2b10 	vmov	d0, r2, r3
 8009d28:	4770      	bx	lr
 8009d2a:	0000      	movs	r0, r0
 8009d2c:	0000      	movs	r0, r0
	...

08009d30 <sin>:
 8009d30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d32:	ec53 2b10 	vmov	r2, r3, d0
 8009d36:	4826      	ldr	r0, [pc, #152]	; (8009dd0 <sin+0xa0>)
 8009d38:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009d3c:	4281      	cmp	r1, r0
 8009d3e:	dc07      	bgt.n	8009d50 <sin+0x20>
 8009d40:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8009dc8 <sin+0x98>
 8009d44:	2000      	movs	r0, #0
 8009d46:	f001 fde3 	bl	800b910 <__kernel_sin>
 8009d4a:	ec51 0b10 	vmov	r0, r1, d0
 8009d4e:	e007      	b.n	8009d60 <sin+0x30>
 8009d50:	4820      	ldr	r0, [pc, #128]	; (8009dd4 <sin+0xa4>)
 8009d52:	4281      	cmp	r1, r0
 8009d54:	dd09      	ble.n	8009d6a <sin+0x3a>
 8009d56:	ee10 0a10 	vmov	r0, s0
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	f7f6 fa4c 	bl	80001f8 <__aeabi_dsub>
 8009d60:	ec41 0b10 	vmov	d0, r0, r1
 8009d64:	b005      	add	sp, #20
 8009d66:	f85d fb04 	ldr.w	pc, [sp], #4
 8009d6a:	4668      	mov	r0, sp
 8009d6c:	f000 ff08 	bl	800ab80 <__ieee754_rem_pio2>
 8009d70:	f000 0003 	and.w	r0, r0, #3
 8009d74:	2801      	cmp	r0, #1
 8009d76:	d008      	beq.n	8009d8a <sin+0x5a>
 8009d78:	2802      	cmp	r0, #2
 8009d7a:	d00d      	beq.n	8009d98 <sin+0x68>
 8009d7c:	b9d0      	cbnz	r0, 8009db4 <sin+0x84>
 8009d7e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009d82:	ed9d 0b00 	vldr	d0, [sp]
 8009d86:	2001      	movs	r0, #1
 8009d88:	e7dd      	b.n	8009d46 <sin+0x16>
 8009d8a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009d8e:	ed9d 0b00 	vldr	d0, [sp]
 8009d92:	f001 f9b5 	bl	800b100 <__kernel_cos>
 8009d96:	e7d8      	b.n	8009d4a <sin+0x1a>
 8009d98:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009d9c:	ed9d 0b00 	vldr	d0, [sp]
 8009da0:	2001      	movs	r0, #1
 8009da2:	f001 fdb5 	bl	800b910 <__kernel_sin>
 8009da6:	ec53 2b10 	vmov	r2, r3, d0
 8009daa:	ee10 0a10 	vmov	r0, s0
 8009dae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009db2:	e7d5      	b.n	8009d60 <sin+0x30>
 8009db4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009db8:	ed9d 0b00 	vldr	d0, [sp]
 8009dbc:	f001 f9a0 	bl	800b100 <__kernel_cos>
 8009dc0:	e7f1      	b.n	8009da6 <sin+0x76>
 8009dc2:	bf00      	nop
 8009dc4:	f3af 8000 	nop.w
	...
 8009dd0:	3fe921fb 	.word	0x3fe921fb
 8009dd4:	7fefffff 	.word	0x7fefffff

08009dd8 <atan2>:
 8009dd8:	f000 b8e2 	b.w	8009fa0 <__ieee754_atan2>

08009ddc <pow>:
 8009ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009de0:	ec59 8b10 	vmov	r8, r9, d0
 8009de4:	ec57 6b11 	vmov	r6, r7, d1
 8009de8:	f000 f9a6 	bl	800a138 <__ieee754_pow>
 8009dec:	4b4e      	ldr	r3, [pc, #312]	; (8009f28 <pow+0x14c>)
 8009dee:	f993 3000 	ldrsb.w	r3, [r3]
 8009df2:	3301      	adds	r3, #1
 8009df4:	ec55 4b10 	vmov	r4, r5, d0
 8009df8:	d015      	beq.n	8009e26 <pow+0x4a>
 8009dfa:	4632      	mov	r2, r6
 8009dfc:	463b      	mov	r3, r7
 8009dfe:	4630      	mov	r0, r6
 8009e00:	4639      	mov	r1, r7
 8009e02:	f7f6 fe4b 	bl	8000a9c <__aeabi_dcmpun>
 8009e06:	b970      	cbnz	r0, 8009e26 <pow+0x4a>
 8009e08:	4642      	mov	r2, r8
 8009e0a:	464b      	mov	r3, r9
 8009e0c:	4640      	mov	r0, r8
 8009e0e:	4649      	mov	r1, r9
 8009e10:	f7f6 fe44 	bl	8000a9c <__aeabi_dcmpun>
 8009e14:	2200      	movs	r2, #0
 8009e16:	2300      	movs	r3, #0
 8009e18:	b148      	cbz	r0, 8009e2e <pow+0x52>
 8009e1a:	4630      	mov	r0, r6
 8009e1c:	4639      	mov	r1, r7
 8009e1e:	f7f6 fe0b 	bl	8000a38 <__aeabi_dcmpeq>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	d17d      	bne.n	8009f22 <pow+0x146>
 8009e26:	ec45 4b10 	vmov	d0, r4, r5
 8009e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e2e:	4640      	mov	r0, r8
 8009e30:	4649      	mov	r1, r9
 8009e32:	f7f6 fe01 	bl	8000a38 <__aeabi_dcmpeq>
 8009e36:	b1e0      	cbz	r0, 8009e72 <pow+0x96>
 8009e38:	2200      	movs	r2, #0
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	4639      	mov	r1, r7
 8009e40:	f7f6 fdfa 	bl	8000a38 <__aeabi_dcmpeq>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	d16c      	bne.n	8009f22 <pow+0x146>
 8009e48:	ec47 6b10 	vmov	d0, r6, r7
 8009e4c:	f001 fe1e 	bl	800ba8c <finite>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d0e8      	beq.n	8009e26 <pow+0x4a>
 8009e54:	2200      	movs	r2, #0
 8009e56:	2300      	movs	r3, #0
 8009e58:	4630      	mov	r0, r6
 8009e5a:	4639      	mov	r1, r7
 8009e5c:	f7f6 fdf6 	bl	8000a4c <__aeabi_dcmplt>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d0e0      	beq.n	8009e26 <pow+0x4a>
 8009e64:	f7ff fd36 	bl	80098d4 <__errno>
 8009e68:	2321      	movs	r3, #33	; 0x21
 8009e6a:	6003      	str	r3, [r0, #0]
 8009e6c:	2400      	movs	r4, #0
 8009e6e:	4d2f      	ldr	r5, [pc, #188]	; (8009f2c <pow+0x150>)
 8009e70:	e7d9      	b.n	8009e26 <pow+0x4a>
 8009e72:	ec45 4b10 	vmov	d0, r4, r5
 8009e76:	f001 fe09 	bl	800ba8c <finite>
 8009e7a:	bbb8      	cbnz	r0, 8009eec <pow+0x110>
 8009e7c:	ec49 8b10 	vmov	d0, r8, r9
 8009e80:	f001 fe04 	bl	800ba8c <finite>
 8009e84:	b390      	cbz	r0, 8009eec <pow+0x110>
 8009e86:	ec47 6b10 	vmov	d0, r6, r7
 8009e8a:	f001 fdff 	bl	800ba8c <finite>
 8009e8e:	b368      	cbz	r0, 8009eec <pow+0x110>
 8009e90:	4622      	mov	r2, r4
 8009e92:	462b      	mov	r3, r5
 8009e94:	4620      	mov	r0, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	f7f6 fe00 	bl	8000a9c <__aeabi_dcmpun>
 8009e9c:	b160      	cbz	r0, 8009eb8 <pow+0xdc>
 8009e9e:	f7ff fd19 	bl	80098d4 <__errno>
 8009ea2:	2321      	movs	r3, #33	; 0x21
 8009ea4:	6003      	str	r3, [r0, #0]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	4610      	mov	r0, r2
 8009eac:	4619      	mov	r1, r3
 8009eae:	f7f6 fc85 	bl	80007bc <__aeabi_ddiv>
 8009eb2:	4604      	mov	r4, r0
 8009eb4:	460d      	mov	r5, r1
 8009eb6:	e7b6      	b.n	8009e26 <pow+0x4a>
 8009eb8:	f7ff fd0c 	bl	80098d4 <__errno>
 8009ebc:	2322      	movs	r3, #34	; 0x22
 8009ebe:	6003      	str	r3, [r0, #0]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	4640      	mov	r0, r8
 8009ec6:	4649      	mov	r1, r9
 8009ec8:	f7f6 fdc0 	bl	8000a4c <__aeabi_dcmplt>
 8009ecc:	2400      	movs	r4, #0
 8009ece:	b158      	cbz	r0, 8009ee8 <pow+0x10c>
 8009ed0:	ec47 6b10 	vmov	d0, r6, r7
 8009ed4:	f001 fe70 	bl	800bbb8 <rint>
 8009ed8:	4632      	mov	r2, r6
 8009eda:	ec51 0b10 	vmov	r0, r1, d0
 8009ede:	463b      	mov	r3, r7
 8009ee0:	f7f6 fdaa 	bl	8000a38 <__aeabi_dcmpeq>
 8009ee4:	2800      	cmp	r0, #0
 8009ee6:	d0c2      	beq.n	8009e6e <pow+0x92>
 8009ee8:	4d11      	ldr	r5, [pc, #68]	; (8009f30 <pow+0x154>)
 8009eea:	e79c      	b.n	8009e26 <pow+0x4a>
 8009eec:	2200      	movs	r2, #0
 8009eee:	2300      	movs	r3, #0
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	4629      	mov	r1, r5
 8009ef4:	f7f6 fda0 	bl	8000a38 <__aeabi_dcmpeq>
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	d094      	beq.n	8009e26 <pow+0x4a>
 8009efc:	ec49 8b10 	vmov	d0, r8, r9
 8009f00:	f001 fdc4 	bl	800ba8c <finite>
 8009f04:	2800      	cmp	r0, #0
 8009f06:	d08e      	beq.n	8009e26 <pow+0x4a>
 8009f08:	ec47 6b10 	vmov	d0, r6, r7
 8009f0c:	f001 fdbe 	bl	800ba8c <finite>
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d088      	beq.n	8009e26 <pow+0x4a>
 8009f14:	f7ff fcde 	bl	80098d4 <__errno>
 8009f18:	2322      	movs	r3, #34	; 0x22
 8009f1a:	6003      	str	r3, [r0, #0]
 8009f1c:	2400      	movs	r4, #0
 8009f1e:	2500      	movs	r5, #0
 8009f20:	e781      	b.n	8009e26 <pow+0x4a>
 8009f22:	4d04      	ldr	r5, [pc, #16]	; (8009f34 <pow+0x158>)
 8009f24:	2400      	movs	r4, #0
 8009f26:	e77e      	b.n	8009e26 <pow+0x4a>
 8009f28:	200001d0 	.word	0x200001d0
 8009f2c:	fff00000 	.word	0xfff00000
 8009f30:	7ff00000 	.word	0x7ff00000
 8009f34:	3ff00000 	.word	0x3ff00000

08009f38 <sqrt>:
 8009f38:	b538      	push	{r3, r4, r5, lr}
 8009f3a:	ed2d 8b02 	vpush	{d8}
 8009f3e:	ec55 4b10 	vmov	r4, r5, d0
 8009f42:	f001 f827 	bl	800af94 <__ieee754_sqrt>
 8009f46:	4b15      	ldr	r3, [pc, #84]	; (8009f9c <sqrt+0x64>)
 8009f48:	eeb0 8a40 	vmov.f32	s16, s0
 8009f4c:	eef0 8a60 	vmov.f32	s17, s1
 8009f50:	f993 3000 	ldrsb.w	r3, [r3]
 8009f54:	3301      	adds	r3, #1
 8009f56:	d019      	beq.n	8009f8c <sqrt+0x54>
 8009f58:	4622      	mov	r2, r4
 8009f5a:	462b      	mov	r3, r5
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	4629      	mov	r1, r5
 8009f60:	f7f6 fd9c 	bl	8000a9c <__aeabi_dcmpun>
 8009f64:	b990      	cbnz	r0, 8009f8c <sqrt+0x54>
 8009f66:	2200      	movs	r2, #0
 8009f68:	2300      	movs	r3, #0
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	4629      	mov	r1, r5
 8009f6e:	f7f6 fd6d 	bl	8000a4c <__aeabi_dcmplt>
 8009f72:	b158      	cbz	r0, 8009f8c <sqrt+0x54>
 8009f74:	f7ff fcae 	bl	80098d4 <__errno>
 8009f78:	2321      	movs	r3, #33	; 0x21
 8009f7a:	6003      	str	r3, [r0, #0]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	2300      	movs	r3, #0
 8009f80:	4610      	mov	r0, r2
 8009f82:	4619      	mov	r1, r3
 8009f84:	f7f6 fc1a 	bl	80007bc <__aeabi_ddiv>
 8009f88:	ec41 0b18 	vmov	d8, r0, r1
 8009f8c:	eeb0 0a48 	vmov.f32	s0, s16
 8009f90:	eef0 0a68 	vmov.f32	s1, s17
 8009f94:	ecbd 8b02 	vpop	{d8}
 8009f98:	bd38      	pop	{r3, r4, r5, pc}
 8009f9a:	bf00      	nop
 8009f9c:	200001d0 	.word	0x200001d0

08009fa0 <__ieee754_atan2>:
 8009fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fa4:	ec57 6b11 	vmov	r6, r7, d1
 8009fa8:	4273      	negs	r3, r6
 8009faa:	f8df e184 	ldr.w	lr, [pc, #388]	; 800a130 <__ieee754_atan2+0x190>
 8009fae:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009fb2:	4333      	orrs	r3, r6
 8009fb4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009fb8:	4573      	cmp	r3, lr
 8009fba:	ec51 0b10 	vmov	r0, r1, d0
 8009fbe:	ee11 8a10 	vmov	r8, s2
 8009fc2:	d80a      	bhi.n	8009fda <__ieee754_atan2+0x3a>
 8009fc4:	4244      	negs	r4, r0
 8009fc6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009fca:	4304      	orrs	r4, r0
 8009fcc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009fd0:	4574      	cmp	r4, lr
 8009fd2:	ee10 9a10 	vmov	r9, s0
 8009fd6:	468c      	mov	ip, r1
 8009fd8:	d907      	bls.n	8009fea <__ieee754_atan2+0x4a>
 8009fda:	4632      	mov	r2, r6
 8009fdc:	463b      	mov	r3, r7
 8009fde:	f7f6 f90d 	bl	80001fc <__adddf3>
 8009fe2:	ec41 0b10 	vmov	d0, r0, r1
 8009fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fea:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8009fee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009ff2:	4334      	orrs	r4, r6
 8009ff4:	d103      	bne.n	8009ffe <__ieee754_atan2+0x5e>
 8009ff6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ffa:	f7ff bc9d 	b.w	8009938 <atan>
 8009ffe:	17bc      	asrs	r4, r7, #30
 800a000:	f004 0402 	and.w	r4, r4, #2
 800a004:	ea53 0909 	orrs.w	r9, r3, r9
 800a008:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800a00c:	d107      	bne.n	800a01e <__ieee754_atan2+0x7e>
 800a00e:	2c02      	cmp	r4, #2
 800a010:	d060      	beq.n	800a0d4 <__ieee754_atan2+0x134>
 800a012:	2c03      	cmp	r4, #3
 800a014:	d1e5      	bne.n	8009fe2 <__ieee754_atan2+0x42>
 800a016:	a142      	add	r1, pc, #264	; (adr r1, 800a120 <__ieee754_atan2+0x180>)
 800a018:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a01c:	e7e1      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a01e:	ea52 0808 	orrs.w	r8, r2, r8
 800a022:	d106      	bne.n	800a032 <__ieee754_atan2+0x92>
 800a024:	f1bc 0f00 	cmp.w	ip, #0
 800a028:	da5f      	bge.n	800a0ea <__ieee754_atan2+0x14a>
 800a02a:	a13f      	add	r1, pc, #252	; (adr r1, 800a128 <__ieee754_atan2+0x188>)
 800a02c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a030:	e7d7      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a032:	4572      	cmp	r2, lr
 800a034:	d10f      	bne.n	800a056 <__ieee754_atan2+0xb6>
 800a036:	4293      	cmp	r3, r2
 800a038:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800a03c:	d107      	bne.n	800a04e <__ieee754_atan2+0xae>
 800a03e:	2c02      	cmp	r4, #2
 800a040:	d84c      	bhi.n	800a0dc <__ieee754_atan2+0x13c>
 800a042:	4b35      	ldr	r3, [pc, #212]	; (800a118 <__ieee754_atan2+0x178>)
 800a044:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a048:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a04c:	e7c9      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a04e:	2c02      	cmp	r4, #2
 800a050:	d848      	bhi.n	800a0e4 <__ieee754_atan2+0x144>
 800a052:	4b32      	ldr	r3, [pc, #200]	; (800a11c <__ieee754_atan2+0x17c>)
 800a054:	e7f6      	b.n	800a044 <__ieee754_atan2+0xa4>
 800a056:	4573      	cmp	r3, lr
 800a058:	d0e4      	beq.n	800a024 <__ieee754_atan2+0x84>
 800a05a:	1a9b      	subs	r3, r3, r2
 800a05c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800a060:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a064:	da1e      	bge.n	800a0a4 <__ieee754_atan2+0x104>
 800a066:	2f00      	cmp	r7, #0
 800a068:	da01      	bge.n	800a06e <__ieee754_atan2+0xce>
 800a06a:	323c      	adds	r2, #60	; 0x3c
 800a06c:	db1e      	blt.n	800a0ac <__ieee754_atan2+0x10c>
 800a06e:	4632      	mov	r2, r6
 800a070:	463b      	mov	r3, r7
 800a072:	f7f6 fba3 	bl	80007bc <__aeabi_ddiv>
 800a076:	ec41 0b10 	vmov	d0, r0, r1
 800a07a:	f7ff fe4d 	bl	8009d18 <fabs>
 800a07e:	f7ff fc5b 	bl	8009938 <atan>
 800a082:	ec51 0b10 	vmov	r0, r1, d0
 800a086:	2c01      	cmp	r4, #1
 800a088:	d013      	beq.n	800a0b2 <__ieee754_atan2+0x112>
 800a08a:	2c02      	cmp	r4, #2
 800a08c:	d015      	beq.n	800a0ba <__ieee754_atan2+0x11a>
 800a08e:	2c00      	cmp	r4, #0
 800a090:	d0a7      	beq.n	8009fe2 <__ieee754_atan2+0x42>
 800a092:	a319      	add	r3, pc, #100	; (adr r3, 800a0f8 <__ieee754_atan2+0x158>)
 800a094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a098:	f7f6 f8ae 	bl	80001f8 <__aeabi_dsub>
 800a09c:	a318      	add	r3, pc, #96	; (adr r3, 800a100 <__ieee754_atan2+0x160>)
 800a09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a2:	e014      	b.n	800a0ce <__ieee754_atan2+0x12e>
 800a0a4:	a118      	add	r1, pc, #96	; (adr r1, 800a108 <__ieee754_atan2+0x168>)
 800a0a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0aa:	e7ec      	b.n	800a086 <__ieee754_atan2+0xe6>
 800a0ac:	2000      	movs	r0, #0
 800a0ae:	2100      	movs	r1, #0
 800a0b0:	e7e9      	b.n	800a086 <__ieee754_atan2+0xe6>
 800a0b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0b6:	4619      	mov	r1, r3
 800a0b8:	e793      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a0ba:	a30f      	add	r3, pc, #60	; (adr r3, 800a0f8 <__ieee754_atan2+0x158>)
 800a0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c0:	f7f6 f89a 	bl	80001f8 <__aeabi_dsub>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	a10d      	add	r1, pc, #52	; (adr r1, 800a100 <__ieee754_atan2+0x160>)
 800a0ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0ce:	f7f6 f893 	bl	80001f8 <__aeabi_dsub>
 800a0d2:	e786      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a0d4:	a10a      	add	r1, pc, #40	; (adr r1, 800a100 <__ieee754_atan2+0x160>)
 800a0d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0da:	e782      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a0dc:	a10c      	add	r1, pc, #48	; (adr r1, 800a110 <__ieee754_atan2+0x170>)
 800a0de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0e2:	e77e      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	2100      	movs	r1, #0
 800a0e8:	e77b      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a0ea:	a107      	add	r1, pc, #28	; (adr r1, 800a108 <__ieee754_atan2+0x168>)
 800a0ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0f0:	e777      	b.n	8009fe2 <__ieee754_atan2+0x42>
 800a0f2:	bf00      	nop
 800a0f4:	f3af 8000 	nop.w
 800a0f8:	33145c07 	.word	0x33145c07
 800a0fc:	3ca1a626 	.word	0x3ca1a626
 800a100:	54442d18 	.word	0x54442d18
 800a104:	400921fb 	.word	0x400921fb
 800a108:	54442d18 	.word	0x54442d18
 800a10c:	3ff921fb 	.word	0x3ff921fb
 800a110:	54442d18 	.word	0x54442d18
 800a114:	3fe921fb 	.word	0x3fe921fb
 800a118:	0800be88 	.word	0x0800be88
 800a11c:	0800bea0 	.word	0x0800bea0
 800a120:	54442d18 	.word	0x54442d18
 800a124:	c00921fb 	.word	0xc00921fb
 800a128:	54442d18 	.word	0x54442d18
 800a12c:	bff921fb 	.word	0xbff921fb
 800a130:	7ff00000 	.word	0x7ff00000
 800a134:	00000000 	.word	0x00000000

0800a138 <__ieee754_pow>:
 800a138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a13c:	ed2d 8b06 	vpush	{d8-d10}
 800a140:	b08d      	sub	sp, #52	; 0x34
 800a142:	ed8d 1b02 	vstr	d1, [sp, #8]
 800a146:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800a14a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800a14e:	ea56 0100 	orrs.w	r1, r6, r0
 800a152:	ec53 2b10 	vmov	r2, r3, d0
 800a156:	f000 84d1 	beq.w	800aafc <__ieee754_pow+0x9c4>
 800a15a:	497f      	ldr	r1, [pc, #508]	; (800a358 <__ieee754_pow+0x220>)
 800a15c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800a160:	428c      	cmp	r4, r1
 800a162:	ee10 8a10 	vmov	r8, s0
 800a166:	4699      	mov	r9, r3
 800a168:	dc09      	bgt.n	800a17e <__ieee754_pow+0x46>
 800a16a:	d103      	bne.n	800a174 <__ieee754_pow+0x3c>
 800a16c:	b97a      	cbnz	r2, 800a18e <__ieee754_pow+0x56>
 800a16e:	42a6      	cmp	r6, r4
 800a170:	dd02      	ble.n	800a178 <__ieee754_pow+0x40>
 800a172:	e00c      	b.n	800a18e <__ieee754_pow+0x56>
 800a174:	428e      	cmp	r6, r1
 800a176:	dc02      	bgt.n	800a17e <__ieee754_pow+0x46>
 800a178:	428e      	cmp	r6, r1
 800a17a:	d110      	bne.n	800a19e <__ieee754_pow+0x66>
 800a17c:	b178      	cbz	r0, 800a19e <__ieee754_pow+0x66>
 800a17e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a182:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a186:	ea54 0308 	orrs.w	r3, r4, r8
 800a18a:	f000 84b7 	beq.w	800aafc <__ieee754_pow+0x9c4>
 800a18e:	4873      	ldr	r0, [pc, #460]	; (800a35c <__ieee754_pow+0x224>)
 800a190:	b00d      	add	sp, #52	; 0x34
 800a192:	ecbd 8b06 	vpop	{d8-d10}
 800a196:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a19a:	f001 bd05 	b.w	800bba8 <nan>
 800a19e:	f1b9 0f00 	cmp.w	r9, #0
 800a1a2:	da36      	bge.n	800a212 <__ieee754_pow+0xda>
 800a1a4:	496e      	ldr	r1, [pc, #440]	; (800a360 <__ieee754_pow+0x228>)
 800a1a6:	428e      	cmp	r6, r1
 800a1a8:	dc51      	bgt.n	800a24e <__ieee754_pow+0x116>
 800a1aa:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800a1ae:	428e      	cmp	r6, r1
 800a1b0:	f340 84af 	ble.w	800ab12 <__ieee754_pow+0x9da>
 800a1b4:	1531      	asrs	r1, r6, #20
 800a1b6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a1ba:	2914      	cmp	r1, #20
 800a1bc:	dd0f      	ble.n	800a1de <__ieee754_pow+0xa6>
 800a1be:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800a1c2:	fa20 fc01 	lsr.w	ip, r0, r1
 800a1c6:	fa0c f101 	lsl.w	r1, ip, r1
 800a1ca:	4281      	cmp	r1, r0
 800a1cc:	f040 84a1 	bne.w	800ab12 <__ieee754_pow+0x9da>
 800a1d0:	f00c 0c01 	and.w	ip, ip, #1
 800a1d4:	f1cc 0102 	rsb	r1, ip, #2
 800a1d8:	9100      	str	r1, [sp, #0]
 800a1da:	b180      	cbz	r0, 800a1fe <__ieee754_pow+0xc6>
 800a1dc:	e059      	b.n	800a292 <__ieee754_pow+0x15a>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d155      	bne.n	800a28e <__ieee754_pow+0x156>
 800a1e2:	f1c1 0114 	rsb	r1, r1, #20
 800a1e6:	fa46 fc01 	asr.w	ip, r6, r1
 800a1ea:	fa0c f101 	lsl.w	r1, ip, r1
 800a1ee:	42b1      	cmp	r1, r6
 800a1f0:	f040 848c 	bne.w	800ab0c <__ieee754_pow+0x9d4>
 800a1f4:	f00c 0c01 	and.w	ip, ip, #1
 800a1f8:	f1cc 0102 	rsb	r1, ip, #2
 800a1fc:	9100      	str	r1, [sp, #0]
 800a1fe:	4959      	ldr	r1, [pc, #356]	; (800a364 <__ieee754_pow+0x22c>)
 800a200:	428e      	cmp	r6, r1
 800a202:	d12d      	bne.n	800a260 <__ieee754_pow+0x128>
 800a204:	2f00      	cmp	r7, #0
 800a206:	da79      	bge.n	800a2fc <__ieee754_pow+0x1c4>
 800a208:	4956      	ldr	r1, [pc, #344]	; (800a364 <__ieee754_pow+0x22c>)
 800a20a:	2000      	movs	r0, #0
 800a20c:	f7f6 fad6 	bl	80007bc <__aeabi_ddiv>
 800a210:	e016      	b.n	800a240 <__ieee754_pow+0x108>
 800a212:	2100      	movs	r1, #0
 800a214:	9100      	str	r1, [sp, #0]
 800a216:	2800      	cmp	r0, #0
 800a218:	d13b      	bne.n	800a292 <__ieee754_pow+0x15a>
 800a21a:	494f      	ldr	r1, [pc, #316]	; (800a358 <__ieee754_pow+0x220>)
 800a21c:	428e      	cmp	r6, r1
 800a21e:	d1ee      	bne.n	800a1fe <__ieee754_pow+0xc6>
 800a220:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a224:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a228:	ea53 0308 	orrs.w	r3, r3, r8
 800a22c:	f000 8466 	beq.w	800aafc <__ieee754_pow+0x9c4>
 800a230:	4b4d      	ldr	r3, [pc, #308]	; (800a368 <__ieee754_pow+0x230>)
 800a232:	429c      	cmp	r4, r3
 800a234:	dd0d      	ble.n	800a252 <__ieee754_pow+0x11a>
 800a236:	2f00      	cmp	r7, #0
 800a238:	f280 8464 	bge.w	800ab04 <__ieee754_pow+0x9cc>
 800a23c:	2000      	movs	r0, #0
 800a23e:	2100      	movs	r1, #0
 800a240:	ec41 0b10 	vmov	d0, r0, r1
 800a244:	b00d      	add	sp, #52	; 0x34
 800a246:	ecbd 8b06 	vpop	{d8-d10}
 800a24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24e:	2102      	movs	r1, #2
 800a250:	e7e0      	b.n	800a214 <__ieee754_pow+0xdc>
 800a252:	2f00      	cmp	r7, #0
 800a254:	daf2      	bge.n	800a23c <__ieee754_pow+0x104>
 800a256:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800a25a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a25e:	e7ef      	b.n	800a240 <__ieee754_pow+0x108>
 800a260:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800a264:	d104      	bne.n	800a270 <__ieee754_pow+0x138>
 800a266:	4610      	mov	r0, r2
 800a268:	4619      	mov	r1, r3
 800a26a:	f7f6 f97d 	bl	8000568 <__aeabi_dmul>
 800a26e:	e7e7      	b.n	800a240 <__ieee754_pow+0x108>
 800a270:	493e      	ldr	r1, [pc, #248]	; (800a36c <__ieee754_pow+0x234>)
 800a272:	428f      	cmp	r7, r1
 800a274:	d10d      	bne.n	800a292 <__ieee754_pow+0x15a>
 800a276:	f1b9 0f00 	cmp.w	r9, #0
 800a27a:	db0a      	blt.n	800a292 <__ieee754_pow+0x15a>
 800a27c:	ec43 2b10 	vmov	d0, r2, r3
 800a280:	b00d      	add	sp, #52	; 0x34
 800a282:	ecbd 8b06 	vpop	{d8-d10}
 800a286:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28a:	f000 be83 	b.w	800af94 <__ieee754_sqrt>
 800a28e:	2100      	movs	r1, #0
 800a290:	9100      	str	r1, [sp, #0]
 800a292:	ec43 2b10 	vmov	d0, r2, r3
 800a296:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a29a:	f7ff fd3d 	bl	8009d18 <fabs>
 800a29e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2a2:	ec51 0b10 	vmov	r0, r1, d0
 800a2a6:	f1b8 0f00 	cmp.w	r8, #0
 800a2aa:	d12a      	bne.n	800a302 <__ieee754_pow+0x1ca>
 800a2ac:	b12c      	cbz	r4, 800a2ba <__ieee754_pow+0x182>
 800a2ae:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800a364 <__ieee754_pow+0x22c>
 800a2b2:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800a2b6:	45e6      	cmp	lr, ip
 800a2b8:	d123      	bne.n	800a302 <__ieee754_pow+0x1ca>
 800a2ba:	2f00      	cmp	r7, #0
 800a2bc:	da05      	bge.n	800a2ca <__ieee754_pow+0x192>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	2000      	movs	r0, #0
 800a2c4:	4927      	ldr	r1, [pc, #156]	; (800a364 <__ieee754_pow+0x22c>)
 800a2c6:	f7f6 fa79 	bl	80007bc <__aeabi_ddiv>
 800a2ca:	f1b9 0f00 	cmp.w	r9, #0
 800a2ce:	dab7      	bge.n	800a240 <__ieee754_pow+0x108>
 800a2d0:	9b00      	ldr	r3, [sp, #0]
 800a2d2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a2d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a2da:	4323      	orrs	r3, r4
 800a2dc:	d108      	bne.n	800a2f0 <__ieee754_pow+0x1b8>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	4610      	mov	r0, r2
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	f7f5 ff87 	bl	80001f8 <__aeabi_dsub>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	460b      	mov	r3, r1
 800a2ee:	e78d      	b.n	800a20c <__ieee754_pow+0xd4>
 800a2f0:	9b00      	ldr	r3, [sp, #0]
 800a2f2:	2b01      	cmp	r3, #1
 800a2f4:	d1a4      	bne.n	800a240 <__ieee754_pow+0x108>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a2fc:	4610      	mov	r0, r2
 800a2fe:	4619      	mov	r1, r3
 800a300:	e79e      	b.n	800a240 <__ieee754_pow+0x108>
 800a302:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800a306:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 800a30a:	950a      	str	r5, [sp, #40]	; 0x28
 800a30c:	9d00      	ldr	r5, [sp, #0]
 800a30e:	46ac      	mov	ip, r5
 800a310:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a312:	ea5c 0505 	orrs.w	r5, ip, r5
 800a316:	d0e4      	beq.n	800a2e2 <__ieee754_pow+0x1aa>
 800a318:	4b15      	ldr	r3, [pc, #84]	; (800a370 <__ieee754_pow+0x238>)
 800a31a:	429e      	cmp	r6, r3
 800a31c:	f340 80fc 	ble.w	800a518 <__ieee754_pow+0x3e0>
 800a320:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a324:	429e      	cmp	r6, r3
 800a326:	4b10      	ldr	r3, [pc, #64]	; (800a368 <__ieee754_pow+0x230>)
 800a328:	dd07      	ble.n	800a33a <__ieee754_pow+0x202>
 800a32a:	429c      	cmp	r4, r3
 800a32c:	dc0a      	bgt.n	800a344 <__ieee754_pow+0x20c>
 800a32e:	2f00      	cmp	r7, #0
 800a330:	da84      	bge.n	800a23c <__ieee754_pow+0x104>
 800a332:	a307      	add	r3, pc, #28	; (adr r3, 800a350 <__ieee754_pow+0x218>)
 800a334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a338:	e795      	b.n	800a266 <__ieee754_pow+0x12e>
 800a33a:	429c      	cmp	r4, r3
 800a33c:	dbf7      	blt.n	800a32e <__ieee754_pow+0x1f6>
 800a33e:	4b09      	ldr	r3, [pc, #36]	; (800a364 <__ieee754_pow+0x22c>)
 800a340:	429c      	cmp	r4, r3
 800a342:	dd17      	ble.n	800a374 <__ieee754_pow+0x23c>
 800a344:	2f00      	cmp	r7, #0
 800a346:	dcf4      	bgt.n	800a332 <__ieee754_pow+0x1fa>
 800a348:	e778      	b.n	800a23c <__ieee754_pow+0x104>
 800a34a:	bf00      	nop
 800a34c:	f3af 8000 	nop.w
 800a350:	8800759c 	.word	0x8800759c
 800a354:	7e37e43c 	.word	0x7e37e43c
 800a358:	7ff00000 	.word	0x7ff00000
 800a35c:	0800beb8 	.word	0x0800beb8
 800a360:	433fffff 	.word	0x433fffff
 800a364:	3ff00000 	.word	0x3ff00000
 800a368:	3fefffff 	.word	0x3fefffff
 800a36c:	3fe00000 	.word	0x3fe00000
 800a370:	41e00000 	.word	0x41e00000
 800a374:	4b64      	ldr	r3, [pc, #400]	; (800a508 <__ieee754_pow+0x3d0>)
 800a376:	2200      	movs	r2, #0
 800a378:	f7f5 ff3e 	bl	80001f8 <__aeabi_dsub>
 800a37c:	a356      	add	r3, pc, #344	; (adr r3, 800a4d8 <__ieee754_pow+0x3a0>)
 800a37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a382:	4604      	mov	r4, r0
 800a384:	460d      	mov	r5, r1
 800a386:	f7f6 f8ef 	bl	8000568 <__aeabi_dmul>
 800a38a:	a355      	add	r3, pc, #340	; (adr r3, 800a4e0 <__ieee754_pow+0x3a8>)
 800a38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a390:	4606      	mov	r6, r0
 800a392:	460f      	mov	r7, r1
 800a394:	4620      	mov	r0, r4
 800a396:	4629      	mov	r1, r5
 800a398:	f7f6 f8e6 	bl	8000568 <__aeabi_dmul>
 800a39c:	4b5b      	ldr	r3, [pc, #364]	; (800a50c <__ieee754_pow+0x3d4>)
 800a39e:	4682      	mov	sl, r0
 800a3a0:	468b      	mov	fp, r1
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	4629      	mov	r1, r5
 800a3a8:	f7f6 f8de 	bl	8000568 <__aeabi_dmul>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	460b      	mov	r3, r1
 800a3b0:	a14d      	add	r1, pc, #308	; (adr r1, 800a4e8 <__ieee754_pow+0x3b0>)
 800a3b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3b6:	f7f5 ff1f 	bl	80001f8 <__aeabi_dsub>
 800a3ba:	4622      	mov	r2, r4
 800a3bc:	462b      	mov	r3, r5
 800a3be:	f7f6 f8d3 	bl	8000568 <__aeabi_dmul>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	2000      	movs	r0, #0
 800a3c8:	4951      	ldr	r1, [pc, #324]	; (800a510 <__ieee754_pow+0x3d8>)
 800a3ca:	f7f5 ff15 	bl	80001f8 <__aeabi_dsub>
 800a3ce:	4622      	mov	r2, r4
 800a3d0:	4680      	mov	r8, r0
 800a3d2:	4689      	mov	r9, r1
 800a3d4:	462b      	mov	r3, r5
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	4629      	mov	r1, r5
 800a3da:	f7f6 f8c5 	bl	8000568 <__aeabi_dmul>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	460b      	mov	r3, r1
 800a3e2:	4640      	mov	r0, r8
 800a3e4:	4649      	mov	r1, r9
 800a3e6:	f7f6 f8bf 	bl	8000568 <__aeabi_dmul>
 800a3ea:	a341      	add	r3, pc, #260	; (adr r3, 800a4f0 <__ieee754_pow+0x3b8>)
 800a3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f0:	f7f6 f8ba 	bl	8000568 <__aeabi_dmul>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	4650      	mov	r0, sl
 800a3fa:	4659      	mov	r1, fp
 800a3fc:	f7f5 fefc 	bl	80001f8 <__aeabi_dsub>
 800a400:	4602      	mov	r2, r0
 800a402:	460b      	mov	r3, r1
 800a404:	4680      	mov	r8, r0
 800a406:	4689      	mov	r9, r1
 800a408:	4630      	mov	r0, r6
 800a40a:	4639      	mov	r1, r7
 800a40c:	f7f5 fef6 	bl	80001fc <__adddf3>
 800a410:	2400      	movs	r4, #0
 800a412:	4632      	mov	r2, r6
 800a414:	463b      	mov	r3, r7
 800a416:	4620      	mov	r0, r4
 800a418:	460d      	mov	r5, r1
 800a41a:	f7f5 feed 	bl	80001f8 <__aeabi_dsub>
 800a41e:	4602      	mov	r2, r0
 800a420:	460b      	mov	r3, r1
 800a422:	4640      	mov	r0, r8
 800a424:	4649      	mov	r1, r9
 800a426:	f7f5 fee7 	bl	80001f8 <__aeabi_dsub>
 800a42a:	9b00      	ldr	r3, [sp, #0]
 800a42c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a42e:	3b01      	subs	r3, #1
 800a430:	4313      	orrs	r3, r2
 800a432:	4682      	mov	sl, r0
 800a434:	468b      	mov	fp, r1
 800a436:	f040 81f1 	bne.w	800a81c <__ieee754_pow+0x6e4>
 800a43a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800a4f8 <__ieee754_pow+0x3c0>
 800a43e:	eeb0 8a47 	vmov.f32	s16, s14
 800a442:	eef0 8a67 	vmov.f32	s17, s15
 800a446:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a44a:	2600      	movs	r6, #0
 800a44c:	4632      	mov	r2, r6
 800a44e:	463b      	mov	r3, r7
 800a450:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a454:	f7f5 fed0 	bl	80001f8 <__aeabi_dsub>
 800a458:	4622      	mov	r2, r4
 800a45a:	462b      	mov	r3, r5
 800a45c:	f7f6 f884 	bl	8000568 <__aeabi_dmul>
 800a460:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a464:	4680      	mov	r8, r0
 800a466:	4689      	mov	r9, r1
 800a468:	4650      	mov	r0, sl
 800a46a:	4659      	mov	r1, fp
 800a46c:	f7f6 f87c 	bl	8000568 <__aeabi_dmul>
 800a470:	4602      	mov	r2, r0
 800a472:	460b      	mov	r3, r1
 800a474:	4640      	mov	r0, r8
 800a476:	4649      	mov	r1, r9
 800a478:	f7f5 fec0 	bl	80001fc <__adddf3>
 800a47c:	4632      	mov	r2, r6
 800a47e:	463b      	mov	r3, r7
 800a480:	4680      	mov	r8, r0
 800a482:	4689      	mov	r9, r1
 800a484:	4620      	mov	r0, r4
 800a486:	4629      	mov	r1, r5
 800a488:	f7f6 f86e 	bl	8000568 <__aeabi_dmul>
 800a48c:	460b      	mov	r3, r1
 800a48e:	4604      	mov	r4, r0
 800a490:	460d      	mov	r5, r1
 800a492:	4602      	mov	r2, r0
 800a494:	4649      	mov	r1, r9
 800a496:	4640      	mov	r0, r8
 800a498:	f7f5 feb0 	bl	80001fc <__adddf3>
 800a49c:	4b1d      	ldr	r3, [pc, #116]	; (800a514 <__ieee754_pow+0x3dc>)
 800a49e:	4299      	cmp	r1, r3
 800a4a0:	ec45 4b19 	vmov	d9, r4, r5
 800a4a4:	4606      	mov	r6, r0
 800a4a6:	460f      	mov	r7, r1
 800a4a8:	468b      	mov	fp, r1
 800a4aa:	f340 82fe 	ble.w	800aaaa <__ieee754_pow+0x972>
 800a4ae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a4b2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a4b6:	4303      	orrs	r3, r0
 800a4b8:	f000 81f0 	beq.w	800a89c <__ieee754_pow+0x764>
 800a4bc:	a310      	add	r3, pc, #64	; (adr r3, 800a500 <__ieee754_pow+0x3c8>)
 800a4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c2:	ec51 0b18 	vmov	r0, r1, d8
 800a4c6:	f7f6 f84f 	bl	8000568 <__aeabi_dmul>
 800a4ca:	a30d      	add	r3, pc, #52	; (adr r3, 800a500 <__ieee754_pow+0x3c8>)
 800a4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d0:	e6cb      	b.n	800a26a <__ieee754_pow+0x132>
 800a4d2:	bf00      	nop
 800a4d4:	f3af 8000 	nop.w
 800a4d8:	60000000 	.word	0x60000000
 800a4dc:	3ff71547 	.word	0x3ff71547
 800a4e0:	f85ddf44 	.word	0xf85ddf44
 800a4e4:	3e54ae0b 	.word	0x3e54ae0b
 800a4e8:	55555555 	.word	0x55555555
 800a4ec:	3fd55555 	.word	0x3fd55555
 800a4f0:	652b82fe 	.word	0x652b82fe
 800a4f4:	3ff71547 	.word	0x3ff71547
 800a4f8:	00000000 	.word	0x00000000
 800a4fc:	bff00000 	.word	0xbff00000
 800a500:	8800759c 	.word	0x8800759c
 800a504:	7e37e43c 	.word	0x7e37e43c
 800a508:	3ff00000 	.word	0x3ff00000
 800a50c:	3fd00000 	.word	0x3fd00000
 800a510:	3fe00000 	.word	0x3fe00000
 800a514:	408fffff 	.word	0x408fffff
 800a518:	4bd7      	ldr	r3, [pc, #860]	; (800a878 <__ieee754_pow+0x740>)
 800a51a:	ea03 0309 	and.w	r3, r3, r9
 800a51e:	2200      	movs	r2, #0
 800a520:	b92b      	cbnz	r3, 800a52e <__ieee754_pow+0x3f6>
 800a522:	4bd6      	ldr	r3, [pc, #856]	; (800a87c <__ieee754_pow+0x744>)
 800a524:	f7f6 f820 	bl	8000568 <__aeabi_dmul>
 800a528:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a52c:	460c      	mov	r4, r1
 800a52e:	1523      	asrs	r3, r4, #20
 800a530:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a534:	4413      	add	r3, r2
 800a536:	9309      	str	r3, [sp, #36]	; 0x24
 800a538:	4bd1      	ldr	r3, [pc, #836]	; (800a880 <__ieee754_pow+0x748>)
 800a53a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a53e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a542:	429c      	cmp	r4, r3
 800a544:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a548:	dd08      	ble.n	800a55c <__ieee754_pow+0x424>
 800a54a:	4bce      	ldr	r3, [pc, #824]	; (800a884 <__ieee754_pow+0x74c>)
 800a54c:	429c      	cmp	r4, r3
 800a54e:	f340 8163 	ble.w	800a818 <__ieee754_pow+0x6e0>
 800a552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a554:	3301      	adds	r3, #1
 800a556:	9309      	str	r3, [sp, #36]	; 0x24
 800a558:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a55c:	2400      	movs	r4, #0
 800a55e:	00e3      	lsls	r3, r4, #3
 800a560:	930b      	str	r3, [sp, #44]	; 0x2c
 800a562:	4bc9      	ldr	r3, [pc, #804]	; (800a888 <__ieee754_pow+0x750>)
 800a564:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a568:	ed93 7b00 	vldr	d7, [r3]
 800a56c:	4629      	mov	r1, r5
 800a56e:	ec53 2b17 	vmov	r2, r3, d7
 800a572:	eeb0 8a47 	vmov.f32	s16, s14
 800a576:	eef0 8a67 	vmov.f32	s17, s15
 800a57a:	4682      	mov	sl, r0
 800a57c:	f7f5 fe3c 	bl	80001f8 <__aeabi_dsub>
 800a580:	4652      	mov	r2, sl
 800a582:	4606      	mov	r6, r0
 800a584:	460f      	mov	r7, r1
 800a586:	462b      	mov	r3, r5
 800a588:	ec51 0b18 	vmov	r0, r1, d8
 800a58c:	f7f5 fe36 	bl	80001fc <__adddf3>
 800a590:	4602      	mov	r2, r0
 800a592:	460b      	mov	r3, r1
 800a594:	2000      	movs	r0, #0
 800a596:	49bd      	ldr	r1, [pc, #756]	; (800a88c <__ieee754_pow+0x754>)
 800a598:	f7f6 f910 	bl	80007bc <__aeabi_ddiv>
 800a59c:	ec41 0b19 	vmov	d9, r0, r1
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	460b      	mov	r3, r1
 800a5a4:	4630      	mov	r0, r6
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	f7f5 ffde 	bl	8000568 <__aeabi_dmul>
 800a5ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a5b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	9304      	str	r3, [sp, #16]
 800a5bc:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a5c0:	46ab      	mov	fp, r5
 800a5c2:	106d      	asrs	r5, r5, #1
 800a5c4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a5c8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a5cc:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	4640      	mov	r0, r8
 800a5d4:	4649      	mov	r1, r9
 800a5d6:	4614      	mov	r4, r2
 800a5d8:	461d      	mov	r5, r3
 800a5da:	f7f5 ffc5 	bl	8000568 <__aeabi_dmul>
 800a5de:	4602      	mov	r2, r0
 800a5e0:	460b      	mov	r3, r1
 800a5e2:	4630      	mov	r0, r6
 800a5e4:	4639      	mov	r1, r7
 800a5e6:	f7f5 fe07 	bl	80001f8 <__aeabi_dsub>
 800a5ea:	ec53 2b18 	vmov	r2, r3, d8
 800a5ee:	4606      	mov	r6, r0
 800a5f0:	460f      	mov	r7, r1
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	4629      	mov	r1, r5
 800a5f6:	f7f5 fdff 	bl	80001f8 <__aeabi_dsub>
 800a5fa:	4602      	mov	r2, r0
 800a5fc:	460b      	mov	r3, r1
 800a5fe:	4650      	mov	r0, sl
 800a600:	4659      	mov	r1, fp
 800a602:	f7f5 fdf9 	bl	80001f8 <__aeabi_dsub>
 800a606:	4642      	mov	r2, r8
 800a608:	464b      	mov	r3, r9
 800a60a:	f7f5 ffad 	bl	8000568 <__aeabi_dmul>
 800a60e:	4602      	mov	r2, r0
 800a610:	460b      	mov	r3, r1
 800a612:	4630      	mov	r0, r6
 800a614:	4639      	mov	r1, r7
 800a616:	f7f5 fdef 	bl	80001f8 <__aeabi_dsub>
 800a61a:	ec53 2b19 	vmov	r2, r3, d9
 800a61e:	f7f5 ffa3 	bl	8000568 <__aeabi_dmul>
 800a622:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a626:	ec41 0b18 	vmov	d8, r0, r1
 800a62a:	4610      	mov	r0, r2
 800a62c:	4619      	mov	r1, r3
 800a62e:	f7f5 ff9b 	bl	8000568 <__aeabi_dmul>
 800a632:	a37d      	add	r3, pc, #500	; (adr r3, 800a828 <__ieee754_pow+0x6f0>)
 800a634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a638:	4604      	mov	r4, r0
 800a63a:	460d      	mov	r5, r1
 800a63c:	f7f5 ff94 	bl	8000568 <__aeabi_dmul>
 800a640:	a37b      	add	r3, pc, #492	; (adr r3, 800a830 <__ieee754_pow+0x6f8>)
 800a642:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a646:	f7f5 fdd9 	bl	80001fc <__adddf3>
 800a64a:	4622      	mov	r2, r4
 800a64c:	462b      	mov	r3, r5
 800a64e:	f7f5 ff8b 	bl	8000568 <__aeabi_dmul>
 800a652:	a379      	add	r3, pc, #484	; (adr r3, 800a838 <__ieee754_pow+0x700>)
 800a654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a658:	f7f5 fdd0 	bl	80001fc <__adddf3>
 800a65c:	4622      	mov	r2, r4
 800a65e:	462b      	mov	r3, r5
 800a660:	f7f5 ff82 	bl	8000568 <__aeabi_dmul>
 800a664:	a376      	add	r3, pc, #472	; (adr r3, 800a840 <__ieee754_pow+0x708>)
 800a666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66a:	f7f5 fdc7 	bl	80001fc <__adddf3>
 800a66e:	4622      	mov	r2, r4
 800a670:	462b      	mov	r3, r5
 800a672:	f7f5 ff79 	bl	8000568 <__aeabi_dmul>
 800a676:	a374      	add	r3, pc, #464	; (adr r3, 800a848 <__ieee754_pow+0x710>)
 800a678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67c:	f7f5 fdbe 	bl	80001fc <__adddf3>
 800a680:	4622      	mov	r2, r4
 800a682:	462b      	mov	r3, r5
 800a684:	f7f5 ff70 	bl	8000568 <__aeabi_dmul>
 800a688:	a371      	add	r3, pc, #452	; (adr r3, 800a850 <__ieee754_pow+0x718>)
 800a68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a68e:	f7f5 fdb5 	bl	80001fc <__adddf3>
 800a692:	4622      	mov	r2, r4
 800a694:	4606      	mov	r6, r0
 800a696:	460f      	mov	r7, r1
 800a698:	462b      	mov	r3, r5
 800a69a:	4620      	mov	r0, r4
 800a69c:	4629      	mov	r1, r5
 800a69e:	f7f5 ff63 	bl	8000568 <__aeabi_dmul>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	4639      	mov	r1, r7
 800a6aa:	f7f5 ff5d 	bl	8000568 <__aeabi_dmul>
 800a6ae:	4642      	mov	r2, r8
 800a6b0:	4604      	mov	r4, r0
 800a6b2:	460d      	mov	r5, r1
 800a6b4:	464b      	mov	r3, r9
 800a6b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ba:	f7f5 fd9f 	bl	80001fc <__adddf3>
 800a6be:	ec53 2b18 	vmov	r2, r3, d8
 800a6c2:	f7f5 ff51 	bl	8000568 <__aeabi_dmul>
 800a6c6:	4622      	mov	r2, r4
 800a6c8:	462b      	mov	r3, r5
 800a6ca:	f7f5 fd97 	bl	80001fc <__adddf3>
 800a6ce:	4642      	mov	r2, r8
 800a6d0:	4682      	mov	sl, r0
 800a6d2:	468b      	mov	fp, r1
 800a6d4:	464b      	mov	r3, r9
 800a6d6:	4640      	mov	r0, r8
 800a6d8:	4649      	mov	r1, r9
 800a6da:	f7f5 ff45 	bl	8000568 <__aeabi_dmul>
 800a6de:	4b6c      	ldr	r3, [pc, #432]	; (800a890 <__ieee754_pow+0x758>)
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	4606      	mov	r6, r0
 800a6e4:	460f      	mov	r7, r1
 800a6e6:	f7f5 fd89 	bl	80001fc <__adddf3>
 800a6ea:	4652      	mov	r2, sl
 800a6ec:	465b      	mov	r3, fp
 800a6ee:	f7f5 fd85 	bl	80001fc <__adddf3>
 800a6f2:	9c04      	ldr	r4, [sp, #16]
 800a6f4:	460d      	mov	r5, r1
 800a6f6:	4622      	mov	r2, r4
 800a6f8:	460b      	mov	r3, r1
 800a6fa:	4640      	mov	r0, r8
 800a6fc:	4649      	mov	r1, r9
 800a6fe:	f7f5 ff33 	bl	8000568 <__aeabi_dmul>
 800a702:	4b63      	ldr	r3, [pc, #396]	; (800a890 <__ieee754_pow+0x758>)
 800a704:	4680      	mov	r8, r0
 800a706:	4689      	mov	r9, r1
 800a708:	2200      	movs	r2, #0
 800a70a:	4620      	mov	r0, r4
 800a70c:	4629      	mov	r1, r5
 800a70e:	f7f5 fd73 	bl	80001f8 <__aeabi_dsub>
 800a712:	4632      	mov	r2, r6
 800a714:	463b      	mov	r3, r7
 800a716:	f7f5 fd6f 	bl	80001f8 <__aeabi_dsub>
 800a71a:	4602      	mov	r2, r0
 800a71c:	460b      	mov	r3, r1
 800a71e:	4650      	mov	r0, sl
 800a720:	4659      	mov	r1, fp
 800a722:	f7f5 fd69 	bl	80001f8 <__aeabi_dsub>
 800a726:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a72a:	f7f5 ff1d 	bl	8000568 <__aeabi_dmul>
 800a72e:	4622      	mov	r2, r4
 800a730:	4606      	mov	r6, r0
 800a732:	460f      	mov	r7, r1
 800a734:	462b      	mov	r3, r5
 800a736:	ec51 0b18 	vmov	r0, r1, d8
 800a73a:	f7f5 ff15 	bl	8000568 <__aeabi_dmul>
 800a73e:	4602      	mov	r2, r0
 800a740:	460b      	mov	r3, r1
 800a742:	4630      	mov	r0, r6
 800a744:	4639      	mov	r1, r7
 800a746:	f7f5 fd59 	bl	80001fc <__adddf3>
 800a74a:	4606      	mov	r6, r0
 800a74c:	460f      	mov	r7, r1
 800a74e:	4602      	mov	r2, r0
 800a750:	460b      	mov	r3, r1
 800a752:	4640      	mov	r0, r8
 800a754:	4649      	mov	r1, r9
 800a756:	f7f5 fd51 	bl	80001fc <__adddf3>
 800a75a:	9c04      	ldr	r4, [sp, #16]
 800a75c:	a33e      	add	r3, pc, #248	; (adr r3, 800a858 <__ieee754_pow+0x720>)
 800a75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a762:	4620      	mov	r0, r4
 800a764:	460d      	mov	r5, r1
 800a766:	f7f5 feff 	bl	8000568 <__aeabi_dmul>
 800a76a:	4642      	mov	r2, r8
 800a76c:	ec41 0b18 	vmov	d8, r0, r1
 800a770:	464b      	mov	r3, r9
 800a772:	4620      	mov	r0, r4
 800a774:	4629      	mov	r1, r5
 800a776:	f7f5 fd3f 	bl	80001f8 <__aeabi_dsub>
 800a77a:	4602      	mov	r2, r0
 800a77c:	460b      	mov	r3, r1
 800a77e:	4630      	mov	r0, r6
 800a780:	4639      	mov	r1, r7
 800a782:	f7f5 fd39 	bl	80001f8 <__aeabi_dsub>
 800a786:	a336      	add	r3, pc, #216	; (adr r3, 800a860 <__ieee754_pow+0x728>)
 800a788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78c:	f7f5 feec 	bl	8000568 <__aeabi_dmul>
 800a790:	a335      	add	r3, pc, #212	; (adr r3, 800a868 <__ieee754_pow+0x730>)
 800a792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a796:	4606      	mov	r6, r0
 800a798:	460f      	mov	r7, r1
 800a79a:	4620      	mov	r0, r4
 800a79c:	4629      	mov	r1, r5
 800a79e:	f7f5 fee3 	bl	8000568 <__aeabi_dmul>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	4639      	mov	r1, r7
 800a7aa:	f7f5 fd27 	bl	80001fc <__adddf3>
 800a7ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a7b0:	4b38      	ldr	r3, [pc, #224]	; (800a894 <__ieee754_pow+0x75c>)
 800a7b2:	4413      	add	r3, r2
 800a7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b8:	f7f5 fd20 	bl	80001fc <__adddf3>
 800a7bc:	4682      	mov	sl, r0
 800a7be:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7c0:	468b      	mov	fp, r1
 800a7c2:	f7f5 fe67 	bl	8000494 <__aeabi_i2d>
 800a7c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a7c8:	4b33      	ldr	r3, [pc, #204]	; (800a898 <__ieee754_pow+0x760>)
 800a7ca:	4413      	add	r3, r2
 800a7cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7d0:	4606      	mov	r6, r0
 800a7d2:	460f      	mov	r7, r1
 800a7d4:	4652      	mov	r2, sl
 800a7d6:	465b      	mov	r3, fp
 800a7d8:	ec51 0b18 	vmov	r0, r1, d8
 800a7dc:	f7f5 fd0e 	bl	80001fc <__adddf3>
 800a7e0:	4642      	mov	r2, r8
 800a7e2:	464b      	mov	r3, r9
 800a7e4:	f7f5 fd0a 	bl	80001fc <__adddf3>
 800a7e8:	4632      	mov	r2, r6
 800a7ea:	463b      	mov	r3, r7
 800a7ec:	f7f5 fd06 	bl	80001fc <__adddf3>
 800a7f0:	9c04      	ldr	r4, [sp, #16]
 800a7f2:	4632      	mov	r2, r6
 800a7f4:	463b      	mov	r3, r7
 800a7f6:	4620      	mov	r0, r4
 800a7f8:	460d      	mov	r5, r1
 800a7fa:	f7f5 fcfd 	bl	80001f8 <__aeabi_dsub>
 800a7fe:	4642      	mov	r2, r8
 800a800:	464b      	mov	r3, r9
 800a802:	f7f5 fcf9 	bl	80001f8 <__aeabi_dsub>
 800a806:	ec53 2b18 	vmov	r2, r3, d8
 800a80a:	f7f5 fcf5 	bl	80001f8 <__aeabi_dsub>
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	4650      	mov	r0, sl
 800a814:	4659      	mov	r1, fp
 800a816:	e606      	b.n	800a426 <__ieee754_pow+0x2ee>
 800a818:	2401      	movs	r4, #1
 800a81a:	e6a0      	b.n	800a55e <__ieee754_pow+0x426>
 800a81c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800a870 <__ieee754_pow+0x738>
 800a820:	e60d      	b.n	800a43e <__ieee754_pow+0x306>
 800a822:	bf00      	nop
 800a824:	f3af 8000 	nop.w
 800a828:	4a454eef 	.word	0x4a454eef
 800a82c:	3fca7e28 	.word	0x3fca7e28
 800a830:	93c9db65 	.word	0x93c9db65
 800a834:	3fcd864a 	.word	0x3fcd864a
 800a838:	a91d4101 	.word	0xa91d4101
 800a83c:	3fd17460 	.word	0x3fd17460
 800a840:	518f264d 	.word	0x518f264d
 800a844:	3fd55555 	.word	0x3fd55555
 800a848:	db6fabff 	.word	0xdb6fabff
 800a84c:	3fdb6db6 	.word	0x3fdb6db6
 800a850:	33333303 	.word	0x33333303
 800a854:	3fe33333 	.word	0x3fe33333
 800a858:	e0000000 	.word	0xe0000000
 800a85c:	3feec709 	.word	0x3feec709
 800a860:	dc3a03fd 	.word	0xdc3a03fd
 800a864:	3feec709 	.word	0x3feec709
 800a868:	145b01f5 	.word	0x145b01f5
 800a86c:	be3e2fe0 	.word	0xbe3e2fe0
 800a870:	00000000 	.word	0x00000000
 800a874:	3ff00000 	.word	0x3ff00000
 800a878:	7ff00000 	.word	0x7ff00000
 800a87c:	43400000 	.word	0x43400000
 800a880:	0003988e 	.word	0x0003988e
 800a884:	000bb679 	.word	0x000bb679
 800a888:	0800bec0 	.word	0x0800bec0
 800a88c:	3ff00000 	.word	0x3ff00000
 800a890:	40080000 	.word	0x40080000
 800a894:	0800bee0 	.word	0x0800bee0
 800a898:	0800bed0 	.word	0x0800bed0
 800a89c:	a3b5      	add	r3, pc, #724	; (adr r3, 800ab74 <__ieee754_pow+0xa3c>)
 800a89e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a2:	4640      	mov	r0, r8
 800a8a4:	4649      	mov	r1, r9
 800a8a6:	f7f5 fca9 	bl	80001fc <__adddf3>
 800a8aa:	4622      	mov	r2, r4
 800a8ac:	ec41 0b1a 	vmov	d10, r0, r1
 800a8b0:	462b      	mov	r3, r5
 800a8b2:	4630      	mov	r0, r6
 800a8b4:	4639      	mov	r1, r7
 800a8b6:	f7f5 fc9f 	bl	80001f8 <__aeabi_dsub>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	460b      	mov	r3, r1
 800a8be:	ec51 0b1a 	vmov	r0, r1, d10
 800a8c2:	f7f6 f8e1 	bl	8000a88 <__aeabi_dcmpgt>
 800a8c6:	2800      	cmp	r0, #0
 800a8c8:	f47f adf8 	bne.w	800a4bc <__ieee754_pow+0x384>
 800a8cc:	4aa4      	ldr	r2, [pc, #656]	; (800ab60 <__ieee754_pow+0xa28>)
 800a8ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	f340 810b 	ble.w	800aaee <__ieee754_pow+0x9b6>
 800a8d8:	151b      	asrs	r3, r3, #20
 800a8da:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a8de:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a8e2:	fa4a f303 	asr.w	r3, sl, r3
 800a8e6:	445b      	add	r3, fp
 800a8e8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a8ec:	4e9d      	ldr	r6, [pc, #628]	; (800ab64 <__ieee754_pow+0xa2c>)
 800a8ee:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a8f2:	4116      	asrs	r6, r2
 800a8f4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a8f8:	2000      	movs	r0, #0
 800a8fa:	ea23 0106 	bic.w	r1, r3, r6
 800a8fe:	f1c2 0214 	rsb	r2, r2, #20
 800a902:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a906:	fa4a fa02 	asr.w	sl, sl, r2
 800a90a:	f1bb 0f00 	cmp.w	fp, #0
 800a90e:	4602      	mov	r2, r0
 800a910:	460b      	mov	r3, r1
 800a912:	4620      	mov	r0, r4
 800a914:	4629      	mov	r1, r5
 800a916:	bfb8      	it	lt
 800a918:	f1ca 0a00 	rsblt	sl, sl, #0
 800a91c:	f7f5 fc6c 	bl	80001f8 <__aeabi_dsub>
 800a920:	ec41 0b19 	vmov	d9, r0, r1
 800a924:	4642      	mov	r2, r8
 800a926:	464b      	mov	r3, r9
 800a928:	ec51 0b19 	vmov	r0, r1, d9
 800a92c:	f7f5 fc66 	bl	80001fc <__adddf3>
 800a930:	2400      	movs	r4, #0
 800a932:	a379      	add	r3, pc, #484	; (adr r3, 800ab18 <__ieee754_pow+0x9e0>)
 800a934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a938:	4620      	mov	r0, r4
 800a93a:	460d      	mov	r5, r1
 800a93c:	f7f5 fe14 	bl	8000568 <__aeabi_dmul>
 800a940:	ec53 2b19 	vmov	r2, r3, d9
 800a944:	4606      	mov	r6, r0
 800a946:	460f      	mov	r7, r1
 800a948:	4620      	mov	r0, r4
 800a94a:	4629      	mov	r1, r5
 800a94c:	f7f5 fc54 	bl	80001f8 <__aeabi_dsub>
 800a950:	4602      	mov	r2, r0
 800a952:	460b      	mov	r3, r1
 800a954:	4640      	mov	r0, r8
 800a956:	4649      	mov	r1, r9
 800a958:	f7f5 fc4e 	bl	80001f8 <__aeabi_dsub>
 800a95c:	a370      	add	r3, pc, #448	; (adr r3, 800ab20 <__ieee754_pow+0x9e8>)
 800a95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a962:	f7f5 fe01 	bl	8000568 <__aeabi_dmul>
 800a966:	a370      	add	r3, pc, #448	; (adr r3, 800ab28 <__ieee754_pow+0x9f0>)
 800a968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a96c:	4680      	mov	r8, r0
 800a96e:	4689      	mov	r9, r1
 800a970:	4620      	mov	r0, r4
 800a972:	4629      	mov	r1, r5
 800a974:	f7f5 fdf8 	bl	8000568 <__aeabi_dmul>
 800a978:	4602      	mov	r2, r0
 800a97a:	460b      	mov	r3, r1
 800a97c:	4640      	mov	r0, r8
 800a97e:	4649      	mov	r1, r9
 800a980:	f7f5 fc3c 	bl	80001fc <__adddf3>
 800a984:	4604      	mov	r4, r0
 800a986:	460d      	mov	r5, r1
 800a988:	4602      	mov	r2, r0
 800a98a:	460b      	mov	r3, r1
 800a98c:	4630      	mov	r0, r6
 800a98e:	4639      	mov	r1, r7
 800a990:	f7f5 fc34 	bl	80001fc <__adddf3>
 800a994:	4632      	mov	r2, r6
 800a996:	463b      	mov	r3, r7
 800a998:	4680      	mov	r8, r0
 800a99a:	4689      	mov	r9, r1
 800a99c:	f7f5 fc2c 	bl	80001f8 <__aeabi_dsub>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	f7f5 fc26 	bl	80001f8 <__aeabi_dsub>
 800a9ac:	4642      	mov	r2, r8
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	460f      	mov	r7, r1
 800a9b2:	464b      	mov	r3, r9
 800a9b4:	4640      	mov	r0, r8
 800a9b6:	4649      	mov	r1, r9
 800a9b8:	f7f5 fdd6 	bl	8000568 <__aeabi_dmul>
 800a9bc:	a35c      	add	r3, pc, #368	; (adr r3, 800ab30 <__ieee754_pow+0x9f8>)
 800a9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	460d      	mov	r5, r1
 800a9c6:	f7f5 fdcf 	bl	8000568 <__aeabi_dmul>
 800a9ca:	a35b      	add	r3, pc, #364	; (adr r3, 800ab38 <__ieee754_pow+0xa00>)
 800a9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d0:	f7f5 fc12 	bl	80001f8 <__aeabi_dsub>
 800a9d4:	4622      	mov	r2, r4
 800a9d6:	462b      	mov	r3, r5
 800a9d8:	f7f5 fdc6 	bl	8000568 <__aeabi_dmul>
 800a9dc:	a358      	add	r3, pc, #352	; (adr r3, 800ab40 <__ieee754_pow+0xa08>)
 800a9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e2:	f7f5 fc0b 	bl	80001fc <__adddf3>
 800a9e6:	4622      	mov	r2, r4
 800a9e8:	462b      	mov	r3, r5
 800a9ea:	f7f5 fdbd 	bl	8000568 <__aeabi_dmul>
 800a9ee:	a356      	add	r3, pc, #344	; (adr r3, 800ab48 <__ieee754_pow+0xa10>)
 800a9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f4:	f7f5 fc00 	bl	80001f8 <__aeabi_dsub>
 800a9f8:	4622      	mov	r2, r4
 800a9fa:	462b      	mov	r3, r5
 800a9fc:	f7f5 fdb4 	bl	8000568 <__aeabi_dmul>
 800aa00:	a353      	add	r3, pc, #332	; (adr r3, 800ab50 <__ieee754_pow+0xa18>)
 800aa02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa06:	f7f5 fbf9 	bl	80001fc <__adddf3>
 800aa0a:	4622      	mov	r2, r4
 800aa0c:	462b      	mov	r3, r5
 800aa0e:	f7f5 fdab 	bl	8000568 <__aeabi_dmul>
 800aa12:	4602      	mov	r2, r0
 800aa14:	460b      	mov	r3, r1
 800aa16:	4640      	mov	r0, r8
 800aa18:	4649      	mov	r1, r9
 800aa1a:	f7f5 fbed 	bl	80001f8 <__aeabi_dsub>
 800aa1e:	4604      	mov	r4, r0
 800aa20:	460d      	mov	r5, r1
 800aa22:	4602      	mov	r2, r0
 800aa24:	460b      	mov	r3, r1
 800aa26:	4640      	mov	r0, r8
 800aa28:	4649      	mov	r1, r9
 800aa2a:	f7f5 fd9d 	bl	8000568 <__aeabi_dmul>
 800aa2e:	2200      	movs	r2, #0
 800aa30:	ec41 0b19 	vmov	d9, r0, r1
 800aa34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aa38:	4620      	mov	r0, r4
 800aa3a:	4629      	mov	r1, r5
 800aa3c:	f7f5 fbdc 	bl	80001f8 <__aeabi_dsub>
 800aa40:	4602      	mov	r2, r0
 800aa42:	460b      	mov	r3, r1
 800aa44:	ec51 0b19 	vmov	r0, r1, d9
 800aa48:	f7f5 feb8 	bl	80007bc <__aeabi_ddiv>
 800aa4c:	4632      	mov	r2, r6
 800aa4e:	4604      	mov	r4, r0
 800aa50:	460d      	mov	r5, r1
 800aa52:	463b      	mov	r3, r7
 800aa54:	4640      	mov	r0, r8
 800aa56:	4649      	mov	r1, r9
 800aa58:	f7f5 fd86 	bl	8000568 <__aeabi_dmul>
 800aa5c:	4632      	mov	r2, r6
 800aa5e:	463b      	mov	r3, r7
 800aa60:	f7f5 fbcc 	bl	80001fc <__adddf3>
 800aa64:	4602      	mov	r2, r0
 800aa66:	460b      	mov	r3, r1
 800aa68:	4620      	mov	r0, r4
 800aa6a:	4629      	mov	r1, r5
 800aa6c:	f7f5 fbc4 	bl	80001f8 <__aeabi_dsub>
 800aa70:	4642      	mov	r2, r8
 800aa72:	464b      	mov	r3, r9
 800aa74:	f7f5 fbc0 	bl	80001f8 <__aeabi_dsub>
 800aa78:	460b      	mov	r3, r1
 800aa7a:	4602      	mov	r2, r0
 800aa7c:	493a      	ldr	r1, [pc, #232]	; (800ab68 <__ieee754_pow+0xa30>)
 800aa7e:	2000      	movs	r0, #0
 800aa80:	f7f5 fbba 	bl	80001f8 <__aeabi_dsub>
 800aa84:	e9cd 0100 	strd	r0, r1, [sp]
 800aa88:	9b01      	ldr	r3, [sp, #4]
 800aa8a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800aa8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aa92:	da2f      	bge.n	800aaf4 <__ieee754_pow+0x9bc>
 800aa94:	4650      	mov	r0, sl
 800aa96:	ed9d 0b00 	vldr	d0, [sp]
 800aa9a:	f001 f919 	bl	800bcd0 <scalbn>
 800aa9e:	ec51 0b10 	vmov	r0, r1, d0
 800aaa2:	ec53 2b18 	vmov	r2, r3, d8
 800aaa6:	f7ff bbe0 	b.w	800a26a <__ieee754_pow+0x132>
 800aaaa:	4b30      	ldr	r3, [pc, #192]	; (800ab6c <__ieee754_pow+0xa34>)
 800aaac:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800aab0:	429e      	cmp	r6, r3
 800aab2:	f77f af0b 	ble.w	800a8cc <__ieee754_pow+0x794>
 800aab6:	4b2e      	ldr	r3, [pc, #184]	; (800ab70 <__ieee754_pow+0xa38>)
 800aab8:	440b      	add	r3, r1
 800aaba:	4303      	orrs	r3, r0
 800aabc:	d00b      	beq.n	800aad6 <__ieee754_pow+0x99e>
 800aabe:	a326      	add	r3, pc, #152	; (adr r3, 800ab58 <__ieee754_pow+0xa20>)
 800aac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac4:	ec51 0b18 	vmov	r0, r1, d8
 800aac8:	f7f5 fd4e 	bl	8000568 <__aeabi_dmul>
 800aacc:	a322      	add	r3, pc, #136	; (adr r3, 800ab58 <__ieee754_pow+0xa20>)
 800aace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad2:	f7ff bbca 	b.w	800a26a <__ieee754_pow+0x132>
 800aad6:	4622      	mov	r2, r4
 800aad8:	462b      	mov	r3, r5
 800aada:	f7f5 fb8d 	bl	80001f8 <__aeabi_dsub>
 800aade:	4642      	mov	r2, r8
 800aae0:	464b      	mov	r3, r9
 800aae2:	f7f5 ffc7 	bl	8000a74 <__aeabi_dcmpge>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	f43f aef0 	beq.w	800a8cc <__ieee754_pow+0x794>
 800aaec:	e7e7      	b.n	800aabe <__ieee754_pow+0x986>
 800aaee:	f04f 0a00 	mov.w	sl, #0
 800aaf2:	e717      	b.n	800a924 <__ieee754_pow+0x7ec>
 800aaf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aaf8:	4619      	mov	r1, r3
 800aafa:	e7d2      	b.n	800aaa2 <__ieee754_pow+0x96a>
 800aafc:	491a      	ldr	r1, [pc, #104]	; (800ab68 <__ieee754_pow+0xa30>)
 800aafe:	2000      	movs	r0, #0
 800ab00:	f7ff bb9e 	b.w	800a240 <__ieee754_pow+0x108>
 800ab04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab08:	f7ff bb9a 	b.w	800a240 <__ieee754_pow+0x108>
 800ab0c:	9000      	str	r0, [sp, #0]
 800ab0e:	f7ff bb76 	b.w	800a1fe <__ieee754_pow+0xc6>
 800ab12:	2100      	movs	r1, #0
 800ab14:	f7ff bb60 	b.w	800a1d8 <__ieee754_pow+0xa0>
 800ab18:	00000000 	.word	0x00000000
 800ab1c:	3fe62e43 	.word	0x3fe62e43
 800ab20:	fefa39ef 	.word	0xfefa39ef
 800ab24:	3fe62e42 	.word	0x3fe62e42
 800ab28:	0ca86c39 	.word	0x0ca86c39
 800ab2c:	be205c61 	.word	0xbe205c61
 800ab30:	72bea4d0 	.word	0x72bea4d0
 800ab34:	3e663769 	.word	0x3e663769
 800ab38:	c5d26bf1 	.word	0xc5d26bf1
 800ab3c:	3ebbbd41 	.word	0x3ebbbd41
 800ab40:	af25de2c 	.word	0xaf25de2c
 800ab44:	3f11566a 	.word	0x3f11566a
 800ab48:	16bebd93 	.word	0x16bebd93
 800ab4c:	3f66c16c 	.word	0x3f66c16c
 800ab50:	5555553e 	.word	0x5555553e
 800ab54:	3fc55555 	.word	0x3fc55555
 800ab58:	c2f8f359 	.word	0xc2f8f359
 800ab5c:	01a56e1f 	.word	0x01a56e1f
 800ab60:	3fe00000 	.word	0x3fe00000
 800ab64:	000fffff 	.word	0x000fffff
 800ab68:	3ff00000 	.word	0x3ff00000
 800ab6c:	4090cbff 	.word	0x4090cbff
 800ab70:	3f6f3400 	.word	0x3f6f3400
 800ab74:	652b82fe 	.word	0x652b82fe
 800ab78:	3c971547 	.word	0x3c971547
 800ab7c:	00000000 	.word	0x00000000

0800ab80 <__ieee754_rem_pio2>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	ed2d 8b02 	vpush	{d8}
 800ab88:	ec55 4b10 	vmov	r4, r5, d0
 800ab8c:	4bca      	ldr	r3, [pc, #808]	; (800aeb8 <__ieee754_rem_pio2+0x338>)
 800ab8e:	b08b      	sub	sp, #44	; 0x2c
 800ab90:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ab94:	4598      	cmp	r8, r3
 800ab96:	4682      	mov	sl, r0
 800ab98:	9502      	str	r5, [sp, #8]
 800ab9a:	dc08      	bgt.n	800abae <__ieee754_rem_pio2+0x2e>
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	2300      	movs	r3, #0
 800aba0:	ed80 0b00 	vstr	d0, [r0]
 800aba4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800aba8:	f04f 0b00 	mov.w	fp, #0
 800abac:	e028      	b.n	800ac00 <__ieee754_rem_pio2+0x80>
 800abae:	4bc3      	ldr	r3, [pc, #780]	; (800aebc <__ieee754_rem_pio2+0x33c>)
 800abb0:	4598      	cmp	r8, r3
 800abb2:	dc78      	bgt.n	800aca6 <__ieee754_rem_pio2+0x126>
 800abb4:	9b02      	ldr	r3, [sp, #8]
 800abb6:	4ec2      	ldr	r6, [pc, #776]	; (800aec0 <__ieee754_rem_pio2+0x340>)
 800abb8:	2b00      	cmp	r3, #0
 800abba:	ee10 0a10 	vmov	r0, s0
 800abbe:	a3b0      	add	r3, pc, #704	; (adr r3, 800ae80 <__ieee754_rem_pio2+0x300>)
 800abc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc4:	4629      	mov	r1, r5
 800abc6:	dd39      	ble.n	800ac3c <__ieee754_rem_pio2+0xbc>
 800abc8:	f7f5 fb16 	bl	80001f8 <__aeabi_dsub>
 800abcc:	45b0      	cmp	r8, r6
 800abce:	4604      	mov	r4, r0
 800abd0:	460d      	mov	r5, r1
 800abd2:	d01b      	beq.n	800ac0c <__ieee754_rem_pio2+0x8c>
 800abd4:	a3ac      	add	r3, pc, #688	; (adr r3, 800ae88 <__ieee754_rem_pio2+0x308>)
 800abd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abda:	f7f5 fb0d 	bl	80001f8 <__aeabi_dsub>
 800abde:	4602      	mov	r2, r0
 800abe0:	460b      	mov	r3, r1
 800abe2:	e9ca 2300 	strd	r2, r3, [sl]
 800abe6:	4620      	mov	r0, r4
 800abe8:	4629      	mov	r1, r5
 800abea:	f7f5 fb05 	bl	80001f8 <__aeabi_dsub>
 800abee:	a3a6      	add	r3, pc, #664	; (adr r3, 800ae88 <__ieee754_rem_pio2+0x308>)
 800abf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf4:	f7f5 fb00 	bl	80001f8 <__aeabi_dsub>
 800abf8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800abfc:	f04f 0b01 	mov.w	fp, #1
 800ac00:	4658      	mov	r0, fp
 800ac02:	b00b      	add	sp, #44	; 0x2c
 800ac04:	ecbd 8b02 	vpop	{d8}
 800ac08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac0c:	a3a0      	add	r3, pc, #640	; (adr r3, 800ae90 <__ieee754_rem_pio2+0x310>)
 800ac0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac12:	f7f5 faf1 	bl	80001f8 <__aeabi_dsub>
 800ac16:	a3a0      	add	r3, pc, #640	; (adr r3, 800ae98 <__ieee754_rem_pio2+0x318>)
 800ac18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac1c:	4604      	mov	r4, r0
 800ac1e:	460d      	mov	r5, r1
 800ac20:	f7f5 faea 	bl	80001f8 <__aeabi_dsub>
 800ac24:	4602      	mov	r2, r0
 800ac26:	460b      	mov	r3, r1
 800ac28:	e9ca 2300 	strd	r2, r3, [sl]
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	4629      	mov	r1, r5
 800ac30:	f7f5 fae2 	bl	80001f8 <__aeabi_dsub>
 800ac34:	a398      	add	r3, pc, #608	; (adr r3, 800ae98 <__ieee754_rem_pio2+0x318>)
 800ac36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac3a:	e7db      	b.n	800abf4 <__ieee754_rem_pio2+0x74>
 800ac3c:	f7f5 fade 	bl	80001fc <__adddf3>
 800ac40:	45b0      	cmp	r8, r6
 800ac42:	4604      	mov	r4, r0
 800ac44:	460d      	mov	r5, r1
 800ac46:	d016      	beq.n	800ac76 <__ieee754_rem_pio2+0xf6>
 800ac48:	a38f      	add	r3, pc, #572	; (adr r3, 800ae88 <__ieee754_rem_pio2+0x308>)
 800ac4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4e:	f7f5 fad5 	bl	80001fc <__adddf3>
 800ac52:	4602      	mov	r2, r0
 800ac54:	460b      	mov	r3, r1
 800ac56:	e9ca 2300 	strd	r2, r3, [sl]
 800ac5a:	4620      	mov	r0, r4
 800ac5c:	4629      	mov	r1, r5
 800ac5e:	f7f5 facb 	bl	80001f8 <__aeabi_dsub>
 800ac62:	a389      	add	r3, pc, #548	; (adr r3, 800ae88 <__ieee754_rem_pio2+0x308>)
 800ac64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac68:	f7f5 fac8 	bl	80001fc <__adddf3>
 800ac6c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800ac70:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ac74:	e7c4      	b.n	800ac00 <__ieee754_rem_pio2+0x80>
 800ac76:	a386      	add	r3, pc, #536	; (adr r3, 800ae90 <__ieee754_rem_pio2+0x310>)
 800ac78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7c:	f7f5 fabe 	bl	80001fc <__adddf3>
 800ac80:	a385      	add	r3, pc, #532	; (adr r3, 800ae98 <__ieee754_rem_pio2+0x318>)
 800ac82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac86:	4604      	mov	r4, r0
 800ac88:	460d      	mov	r5, r1
 800ac8a:	f7f5 fab7 	bl	80001fc <__adddf3>
 800ac8e:	4602      	mov	r2, r0
 800ac90:	460b      	mov	r3, r1
 800ac92:	e9ca 2300 	strd	r2, r3, [sl]
 800ac96:	4620      	mov	r0, r4
 800ac98:	4629      	mov	r1, r5
 800ac9a:	f7f5 faad 	bl	80001f8 <__aeabi_dsub>
 800ac9e:	a37e      	add	r3, pc, #504	; (adr r3, 800ae98 <__ieee754_rem_pio2+0x318>)
 800aca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca4:	e7e0      	b.n	800ac68 <__ieee754_rem_pio2+0xe8>
 800aca6:	4b87      	ldr	r3, [pc, #540]	; (800aec4 <__ieee754_rem_pio2+0x344>)
 800aca8:	4598      	cmp	r8, r3
 800acaa:	f300 80d9 	bgt.w	800ae60 <__ieee754_rem_pio2+0x2e0>
 800acae:	f7ff f833 	bl	8009d18 <fabs>
 800acb2:	ec55 4b10 	vmov	r4, r5, d0
 800acb6:	ee10 0a10 	vmov	r0, s0
 800acba:	a379      	add	r3, pc, #484	; (adr r3, 800aea0 <__ieee754_rem_pio2+0x320>)
 800acbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc0:	4629      	mov	r1, r5
 800acc2:	f7f5 fc51 	bl	8000568 <__aeabi_dmul>
 800acc6:	4b80      	ldr	r3, [pc, #512]	; (800aec8 <__ieee754_rem_pio2+0x348>)
 800acc8:	2200      	movs	r2, #0
 800acca:	f7f5 fa97 	bl	80001fc <__adddf3>
 800acce:	f7f5 fefb 	bl	8000ac8 <__aeabi_d2iz>
 800acd2:	4683      	mov	fp, r0
 800acd4:	f7f5 fbde 	bl	8000494 <__aeabi_i2d>
 800acd8:	4602      	mov	r2, r0
 800acda:	460b      	mov	r3, r1
 800acdc:	ec43 2b18 	vmov	d8, r2, r3
 800ace0:	a367      	add	r3, pc, #412	; (adr r3, 800ae80 <__ieee754_rem_pio2+0x300>)
 800ace2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace6:	f7f5 fc3f 	bl	8000568 <__aeabi_dmul>
 800acea:	4602      	mov	r2, r0
 800acec:	460b      	mov	r3, r1
 800acee:	4620      	mov	r0, r4
 800acf0:	4629      	mov	r1, r5
 800acf2:	f7f5 fa81 	bl	80001f8 <__aeabi_dsub>
 800acf6:	a364      	add	r3, pc, #400	; (adr r3, 800ae88 <__ieee754_rem_pio2+0x308>)
 800acf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfc:	4606      	mov	r6, r0
 800acfe:	460f      	mov	r7, r1
 800ad00:	ec51 0b18 	vmov	r0, r1, d8
 800ad04:	f7f5 fc30 	bl	8000568 <__aeabi_dmul>
 800ad08:	f1bb 0f1f 	cmp.w	fp, #31
 800ad0c:	4604      	mov	r4, r0
 800ad0e:	460d      	mov	r5, r1
 800ad10:	dc0d      	bgt.n	800ad2e <__ieee754_rem_pio2+0x1ae>
 800ad12:	4b6e      	ldr	r3, [pc, #440]	; (800aecc <__ieee754_rem_pio2+0x34c>)
 800ad14:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800ad18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad1c:	4543      	cmp	r3, r8
 800ad1e:	d006      	beq.n	800ad2e <__ieee754_rem_pio2+0x1ae>
 800ad20:	4622      	mov	r2, r4
 800ad22:	462b      	mov	r3, r5
 800ad24:	4630      	mov	r0, r6
 800ad26:	4639      	mov	r1, r7
 800ad28:	f7f5 fa66 	bl	80001f8 <__aeabi_dsub>
 800ad2c:	e00f      	b.n	800ad4e <__ieee754_rem_pio2+0x1ce>
 800ad2e:	462b      	mov	r3, r5
 800ad30:	4622      	mov	r2, r4
 800ad32:	4630      	mov	r0, r6
 800ad34:	4639      	mov	r1, r7
 800ad36:	f7f5 fa5f 	bl	80001f8 <__aeabi_dsub>
 800ad3a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ad3e:	9303      	str	r3, [sp, #12]
 800ad40:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ad44:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800ad48:	f1b8 0f10 	cmp.w	r8, #16
 800ad4c:	dc02      	bgt.n	800ad54 <__ieee754_rem_pio2+0x1d4>
 800ad4e:	e9ca 0100 	strd	r0, r1, [sl]
 800ad52:	e039      	b.n	800adc8 <__ieee754_rem_pio2+0x248>
 800ad54:	a34e      	add	r3, pc, #312	; (adr r3, 800ae90 <__ieee754_rem_pio2+0x310>)
 800ad56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad5a:	ec51 0b18 	vmov	r0, r1, d8
 800ad5e:	f7f5 fc03 	bl	8000568 <__aeabi_dmul>
 800ad62:	4604      	mov	r4, r0
 800ad64:	460d      	mov	r5, r1
 800ad66:	4602      	mov	r2, r0
 800ad68:	460b      	mov	r3, r1
 800ad6a:	4630      	mov	r0, r6
 800ad6c:	4639      	mov	r1, r7
 800ad6e:	f7f5 fa43 	bl	80001f8 <__aeabi_dsub>
 800ad72:	4602      	mov	r2, r0
 800ad74:	460b      	mov	r3, r1
 800ad76:	4680      	mov	r8, r0
 800ad78:	4689      	mov	r9, r1
 800ad7a:	4630      	mov	r0, r6
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	f7f5 fa3b 	bl	80001f8 <__aeabi_dsub>
 800ad82:	4622      	mov	r2, r4
 800ad84:	462b      	mov	r3, r5
 800ad86:	f7f5 fa37 	bl	80001f8 <__aeabi_dsub>
 800ad8a:	a343      	add	r3, pc, #268	; (adr r3, 800ae98 <__ieee754_rem_pio2+0x318>)
 800ad8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad90:	4604      	mov	r4, r0
 800ad92:	460d      	mov	r5, r1
 800ad94:	ec51 0b18 	vmov	r0, r1, d8
 800ad98:	f7f5 fbe6 	bl	8000568 <__aeabi_dmul>
 800ad9c:	4622      	mov	r2, r4
 800ad9e:	462b      	mov	r3, r5
 800ada0:	f7f5 fa2a 	bl	80001f8 <__aeabi_dsub>
 800ada4:	4602      	mov	r2, r0
 800ada6:	460b      	mov	r3, r1
 800ada8:	4604      	mov	r4, r0
 800adaa:	460d      	mov	r5, r1
 800adac:	4640      	mov	r0, r8
 800adae:	4649      	mov	r1, r9
 800adb0:	f7f5 fa22 	bl	80001f8 <__aeabi_dsub>
 800adb4:	9a03      	ldr	r2, [sp, #12]
 800adb6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800adba:	1ad3      	subs	r3, r2, r3
 800adbc:	2b31      	cmp	r3, #49	; 0x31
 800adbe:	dc24      	bgt.n	800ae0a <__ieee754_rem_pio2+0x28a>
 800adc0:	e9ca 0100 	strd	r0, r1, [sl]
 800adc4:	4646      	mov	r6, r8
 800adc6:	464f      	mov	r7, r9
 800adc8:	e9da 8900 	ldrd	r8, r9, [sl]
 800adcc:	4630      	mov	r0, r6
 800adce:	4642      	mov	r2, r8
 800add0:	464b      	mov	r3, r9
 800add2:	4639      	mov	r1, r7
 800add4:	f7f5 fa10 	bl	80001f8 <__aeabi_dsub>
 800add8:	462b      	mov	r3, r5
 800adda:	4622      	mov	r2, r4
 800addc:	f7f5 fa0c 	bl	80001f8 <__aeabi_dsub>
 800ade0:	9b02      	ldr	r3, [sp, #8]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ade8:	f6bf af0a 	bge.w	800ac00 <__ieee754_rem_pio2+0x80>
 800adec:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800adf0:	f8ca 3004 	str.w	r3, [sl, #4]
 800adf4:	f8ca 8000 	str.w	r8, [sl]
 800adf8:	f8ca 0008 	str.w	r0, [sl, #8]
 800adfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ae00:	f8ca 300c 	str.w	r3, [sl, #12]
 800ae04:	f1cb 0b00 	rsb	fp, fp, #0
 800ae08:	e6fa      	b.n	800ac00 <__ieee754_rem_pio2+0x80>
 800ae0a:	a327      	add	r3, pc, #156	; (adr r3, 800aea8 <__ieee754_rem_pio2+0x328>)
 800ae0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae10:	ec51 0b18 	vmov	r0, r1, d8
 800ae14:	f7f5 fba8 	bl	8000568 <__aeabi_dmul>
 800ae18:	4604      	mov	r4, r0
 800ae1a:	460d      	mov	r5, r1
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	460b      	mov	r3, r1
 800ae20:	4640      	mov	r0, r8
 800ae22:	4649      	mov	r1, r9
 800ae24:	f7f5 f9e8 	bl	80001f8 <__aeabi_dsub>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	4606      	mov	r6, r0
 800ae2e:	460f      	mov	r7, r1
 800ae30:	4640      	mov	r0, r8
 800ae32:	4649      	mov	r1, r9
 800ae34:	f7f5 f9e0 	bl	80001f8 <__aeabi_dsub>
 800ae38:	4622      	mov	r2, r4
 800ae3a:	462b      	mov	r3, r5
 800ae3c:	f7f5 f9dc 	bl	80001f8 <__aeabi_dsub>
 800ae40:	a31b      	add	r3, pc, #108	; (adr r3, 800aeb0 <__ieee754_rem_pio2+0x330>)
 800ae42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae46:	4604      	mov	r4, r0
 800ae48:	460d      	mov	r5, r1
 800ae4a:	ec51 0b18 	vmov	r0, r1, d8
 800ae4e:	f7f5 fb8b 	bl	8000568 <__aeabi_dmul>
 800ae52:	4622      	mov	r2, r4
 800ae54:	462b      	mov	r3, r5
 800ae56:	f7f5 f9cf 	bl	80001f8 <__aeabi_dsub>
 800ae5a:	4604      	mov	r4, r0
 800ae5c:	460d      	mov	r5, r1
 800ae5e:	e75f      	b.n	800ad20 <__ieee754_rem_pio2+0x1a0>
 800ae60:	4b1b      	ldr	r3, [pc, #108]	; (800aed0 <__ieee754_rem_pio2+0x350>)
 800ae62:	4598      	cmp	r8, r3
 800ae64:	dd36      	ble.n	800aed4 <__ieee754_rem_pio2+0x354>
 800ae66:	ee10 2a10 	vmov	r2, s0
 800ae6a:	462b      	mov	r3, r5
 800ae6c:	4620      	mov	r0, r4
 800ae6e:	4629      	mov	r1, r5
 800ae70:	f7f5 f9c2 	bl	80001f8 <__aeabi_dsub>
 800ae74:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ae78:	e9ca 0100 	strd	r0, r1, [sl]
 800ae7c:	e694      	b.n	800aba8 <__ieee754_rem_pio2+0x28>
 800ae7e:	bf00      	nop
 800ae80:	54400000 	.word	0x54400000
 800ae84:	3ff921fb 	.word	0x3ff921fb
 800ae88:	1a626331 	.word	0x1a626331
 800ae8c:	3dd0b461 	.word	0x3dd0b461
 800ae90:	1a600000 	.word	0x1a600000
 800ae94:	3dd0b461 	.word	0x3dd0b461
 800ae98:	2e037073 	.word	0x2e037073
 800ae9c:	3ba3198a 	.word	0x3ba3198a
 800aea0:	6dc9c883 	.word	0x6dc9c883
 800aea4:	3fe45f30 	.word	0x3fe45f30
 800aea8:	2e000000 	.word	0x2e000000
 800aeac:	3ba3198a 	.word	0x3ba3198a
 800aeb0:	252049c1 	.word	0x252049c1
 800aeb4:	397b839a 	.word	0x397b839a
 800aeb8:	3fe921fb 	.word	0x3fe921fb
 800aebc:	4002d97b 	.word	0x4002d97b
 800aec0:	3ff921fb 	.word	0x3ff921fb
 800aec4:	413921fb 	.word	0x413921fb
 800aec8:	3fe00000 	.word	0x3fe00000
 800aecc:	0800bef0 	.word	0x0800bef0
 800aed0:	7fefffff 	.word	0x7fefffff
 800aed4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800aed8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800aedc:	ee10 0a10 	vmov	r0, s0
 800aee0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800aee4:	ee10 6a10 	vmov	r6, s0
 800aee8:	460f      	mov	r7, r1
 800aeea:	f7f5 fded 	bl	8000ac8 <__aeabi_d2iz>
 800aeee:	f7f5 fad1 	bl	8000494 <__aeabi_i2d>
 800aef2:	4602      	mov	r2, r0
 800aef4:	460b      	mov	r3, r1
 800aef6:	4630      	mov	r0, r6
 800aef8:	4639      	mov	r1, r7
 800aefa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aefe:	f7f5 f97b 	bl	80001f8 <__aeabi_dsub>
 800af02:	4b22      	ldr	r3, [pc, #136]	; (800af8c <__ieee754_rem_pio2+0x40c>)
 800af04:	2200      	movs	r2, #0
 800af06:	f7f5 fb2f 	bl	8000568 <__aeabi_dmul>
 800af0a:	460f      	mov	r7, r1
 800af0c:	4606      	mov	r6, r0
 800af0e:	f7f5 fddb 	bl	8000ac8 <__aeabi_d2iz>
 800af12:	f7f5 fabf 	bl	8000494 <__aeabi_i2d>
 800af16:	4602      	mov	r2, r0
 800af18:	460b      	mov	r3, r1
 800af1a:	4630      	mov	r0, r6
 800af1c:	4639      	mov	r1, r7
 800af1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af22:	f7f5 f969 	bl	80001f8 <__aeabi_dsub>
 800af26:	4b19      	ldr	r3, [pc, #100]	; (800af8c <__ieee754_rem_pio2+0x40c>)
 800af28:	2200      	movs	r2, #0
 800af2a:	f7f5 fb1d 	bl	8000568 <__aeabi_dmul>
 800af2e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800af32:	ad04      	add	r5, sp, #16
 800af34:	f04f 0803 	mov.w	r8, #3
 800af38:	46a9      	mov	r9, r5
 800af3a:	2600      	movs	r6, #0
 800af3c:	2700      	movs	r7, #0
 800af3e:	4632      	mov	r2, r6
 800af40:	463b      	mov	r3, r7
 800af42:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800af46:	46c3      	mov	fp, r8
 800af48:	3d08      	subs	r5, #8
 800af4a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800af4e:	f7f5 fd73 	bl	8000a38 <__aeabi_dcmpeq>
 800af52:	2800      	cmp	r0, #0
 800af54:	d1f3      	bne.n	800af3e <__ieee754_rem_pio2+0x3be>
 800af56:	4b0e      	ldr	r3, [pc, #56]	; (800af90 <__ieee754_rem_pio2+0x410>)
 800af58:	9301      	str	r3, [sp, #4]
 800af5a:	2302      	movs	r3, #2
 800af5c:	9300      	str	r3, [sp, #0]
 800af5e:	4622      	mov	r2, r4
 800af60:	465b      	mov	r3, fp
 800af62:	4651      	mov	r1, sl
 800af64:	4648      	mov	r0, r9
 800af66:	f000 f993 	bl	800b290 <__kernel_rem_pio2>
 800af6a:	9b02      	ldr	r3, [sp, #8]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	4683      	mov	fp, r0
 800af70:	f6bf ae46 	bge.w	800ac00 <__ieee754_rem_pio2+0x80>
 800af74:	f8da 3004 	ldr.w	r3, [sl, #4]
 800af78:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800af7c:	f8ca 3004 	str.w	r3, [sl, #4]
 800af80:	f8da 300c 	ldr.w	r3, [sl, #12]
 800af84:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800af88:	e73a      	b.n	800ae00 <__ieee754_rem_pio2+0x280>
 800af8a:	bf00      	nop
 800af8c:	41700000 	.word	0x41700000
 800af90:	0800bf70 	.word	0x0800bf70

0800af94 <__ieee754_sqrt>:
 800af94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af98:	ec55 4b10 	vmov	r4, r5, d0
 800af9c:	4e56      	ldr	r6, [pc, #344]	; (800b0f8 <__ieee754_sqrt+0x164>)
 800af9e:	43ae      	bics	r6, r5
 800afa0:	ee10 0a10 	vmov	r0, s0
 800afa4:	ee10 3a10 	vmov	r3, s0
 800afa8:	4629      	mov	r1, r5
 800afaa:	462a      	mov	r2, r5
 800afac:	d110      	bne.n	800afd0 <__ieee754_sqrt+0x3c>
 800afae:	ee10 2a10 	vmov	r2, s0
 800afb2:	462b      	mov	r3, r5
 800afb4:	f7f5 fad8 	bl	8000568 <__aeabi_dmul>
 800afb8:	4602      	mov	r2, r0
 800afba:	460b      	mov	r3, r1
 800afbc:	4620      	mov	r0, r4
 800afbe:	4629      	mov	r1, r5
 800afc0:	f7f5 f91c 	bl	80001fc <__adddf3>
 800afc4:	4604      	mov	r4, r0
 800afc6:	460d      	mov	r5, r1
 800afc8:	ec45 4b10 	vmov	d0, r4, r5
 800afcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afd0:	2d00      	cmp	r5, #0
 800afd2:	dc10      	bgt.n	800aff6 <__ieee754_sqrt+0x62>
 800afd4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800afd8:	4330      	orrs	r0, r6
 800afda:	d0f5      	beq.n	800afc8 <__ieee754_sqrt+0x34>
 800afdc:	b15d      	cbz	r5, 800aff6 <__ieee754_sqrt+0x62>
 800afde:	ee10 2a10 	vmov	r2, s0
 800afe2:	462b      	mov	r3, r5
 800afe4:	ee10 0a10 	vmov	r0, s0
 800afe8:	f7f5 f906 	bl	80001f8 <__aeabi_dsub>
 800afec:	4602      	mov	r2, r0
 800afee:	460b      	mov	r3, r1
 800aff0:	f7f5 fbe4 	bl	80007bc <__aeabi_ddiv>
 800aff4:	e7e6      	b.n	800afc4 <__ieee754_sqrt+0x30>
 800aff6:	1509      	asrs	r1, r1, #20
 800aff8:	d076      	beq.n	800b0e8 <__ieee754_sqrt+0x154>
 800affa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800affe:	07ce      	lsls	r6, r1, #31
 800b000:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800b004:	bf5e      	ittt	pl
 800b006:	0fda      	lsrpl	r2, r3, #31
 800b008:	005b      	lslpl	r3, r3, #1
 800b00a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800b00e:	0fda      	lsrs	r2, r3, #31
 800b010:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800b014:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800b018:	2000      	movs	r0, #0
 800b01a:	106d      	asrs	r5, r5, #1
 800b01c:	005b      	lsls	r3, r3, #1
 800b01e:	f04f 0e16 	mov.w	lr, #22
 800b022:	4684      	mov	ip, r0
 800b024:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b028:	eb0c 0401 	add.w	r4, ip, r1
 800b02c:	4294      	cmp	r4, r2
 800b02e:	bfde      	ittt	le
 800b030:	1b12      	suble	r2, r2, r4
 800b032:	eb04 0c01 	addle.w	ip, r4, r1
 800b036:	1840      	addle	r0, r0, r1
 800b038:	0052      	lsls	r2, r2, #1
 800b03a:	f1be 0e01 	subs.w	lr, lr, #1
 800b03e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b042:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b046:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b04a:	d1ed      	bne.n	800b028 <__ieee754_sqrt+0x94>
 800b04c:	4671      	mov	r1, lr
 800b04e:	2720      	movs	r7, #32
 800b050:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b054:	4562      	cmp	r2, ip
 800b056:	eb04 060e 	add.w	r6, r4, lr
 800b05a:	dc02      	bgt.n	800b062 <__ieee754_sqrt+0xce>
 800b05c:	d113      	bne.n	800b086 <__ieee754_sqrt+0xf2>
 800b05e:	429e      	cmp	r6, r3
 800b060:	d811      	bhi.n	800b086 <__ieee754_sqrt+0xf2>
 800b062:	2e00      	cmp	r6, #0
 800b064:	eb06 0e04 	add.w	lr, r6, r4
 800b068:	da43      	bge.n	800b0f2 <__ieee754_sqrt+0x15e>
 800b06a:	f1be 0f00 	cmp.w	lr, #0
 800b06e:	db40      	blt.n	800b0f2 <__ieee754_sqrt+0x15e>
 800b070:	f10c 0801 	add.w	r8, ip, #1
 800b074:	eba2 020c 	sub.w	r2, r2, ip
 800b078:	429e      	cmp	r6, r3
 800b07a:	bf88      	it	hi
 800b07c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800b080:	1b9b      	subs	r3, r3, r6
 800b082:	4421      	add	r1, r4
 800b084:	46c4      	mov	ip, r8
 800b086:	0052      	lsls	r2, r2, #1
 800b088:	3f01      	subs	r7, #1
 800b08a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b08e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b092:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b096:	d1dd      	bne.n	800b054 <__ieee754_sqrt+0xc0>
 800b098:	4313      	orrs	r3, r2
 800b09a:	d006      	beq.n	800b0aa <__ieee754_sqrt+0x116>
 800b09c:	1c4c      	adds	r4, r1, #1
 800b09e:	bf13      	iteet	ne
 800b0a0:	3101      	addne	r1, #1
 800b0a2:	3001      	addeq	r0, #1
 800b0a4:	4639      	moveq	r1, r7
 800b0a6:	f021 0101 	bicne.w	r1, r1, #1
 800b0aa:	1043      	asrs	r3, r0, #1
 800b0ac:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b0b0:	0849      	lsrs	r1, r1, #1
 800b0b2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b0b6:	07c2      	lsls	r2, r0, #31
 800b0b8:	bf48      	it	mi
 800b0ba:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800b0be:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800b0c2:	460c      	mov	r4, r1
 800b0c4:	463d      	mov	r5, r7
 800b0c6:	e77f      	b.n	800afc8 <__ieee754_sqrt+0x34>
 800b0c8:	0ada      	lsrs	r2, r3, #11
 800b0ca:	3815      	subs	r0, #21
 800b0cc:	055b      	lsls	r3, r3, #21
 800b0ce:	2a00      	cmp	r2, #0
 800b0d0:	d0fa      	beq.n	800b0c8 <__ieee754_sqrt+0x134>
 800b0d2:	02d7      	lsls	r7, r2, #11
 800b0d4:	d50a      	bpl.n	800b0ec <__ieee754_sqrt+0x158>
 800b0d6:	f1c1 0420 	rsb	r4, r1, #32
 800b0da:	fa23 f404 	lsr.w	r4, r3, r4
 800b0de:	1e4d      	subs	r5, r1, #1
 800b0e0:	408b      	lsls	r3, r1
 800b0e2:	4322      	orrs	r2, r4
 800b0e4:	1b41      	subs	r1, r0, r5
 800b0e6:	e788      	b.n	800affa <__ieee754_sqrt+0x66>
 800b0e8:	4608      	mov	r0, r1
 800b0ea:	e7f0      	b.n	800b0ce <__ieee754_sqrt+0x13a>
 800b0ec:	0052      	lsls	r2, r2, #1
 800b0ee:	3101      	adds	r1, #1
 800b0f0:	e7ef      	b.n	800b0d2 <__ieee754_sqrt+0x13e>
 800b0f2:	46e0      	mov	r8, ip
 800b0f4:	e7be      	b.n	800b074 <__ieee754_sqrt+0xe0>
 800b0f6:	bf00      	nop
 800b0f8:	7ff00000 	.word	0x7ff00000
 800b0fc:	00000000 	.word	0x00000000

0800b100 <__kernel_cos>:
 800b100:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b104:	ec57 6b10 	vmov	r6, r7, d0
 800b108:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b10c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b110:	ed8d 1b00 	vstr	d1, [sp]
 800b114:	da07      	bge.n	800b126 <__kernel_cos+0x26>
 800b116:	ee10 0a10 	vmov	r0, s0
 800b11a:	4639      	mov	r1, r7
 800b11c:	f7f5 fcd4 	bl	8000ac8 <__aeabi_d2iz>
 800b120:	2800      	cmp	r0, #0
 800b122:	f000 8088 	beq.w	800b236 <__kernel_cos+0x136>
 800b126:	4632      	mov	r2, r6
 800b128:	463b      	mov	r3, r7
 800b12a:	4630      	mov	r0, r6
 800b12c:	4639      	mov	r1, r7
 800b12e:	f7f5 fa1b 	bl	8000568 <__aeabi_dmul>
 800b132:	4b51      	ldr	r3, [pc, #324]	; (800b278 <__kernel_cos+0x178>)
 800b134:	2200      	movs	r2, #0
 800b136:	4604      	mov	r4, r0
 800b138:	460d      	mov	r5, r1
 800b13a:	f7f5 fa15 	bl	8000568 <__aeabi_dmul>
 800b13e:	a340      	add	r3, pc, #256	; (adr r3, 800b240 <__kernel_cos+0x140>)
 800b140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b144:	4682      	mov	sl, r0
 800b146:	468b      	mov	fp, r1
 800b148:	4620      	mov	r0, r4
 800b14a:	4629      	mov	r1, r5
 800b14c:	f7f5 fa0c 	bl	8000568 <__aeabi_dmul>
 800b150:	a33d      	add	r3, pc, #244	; (adr r3, 800b248 <__kernel_cos+0x148>)
 800b152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b156:	f7f5 f851 	bl	80001fc <__adddf3>
 800b15a:	4622      	mov	r2, r4
 800b15c:	462b      	mov	r3, r5
 800b15e:	f7f5 fa03 	bl	8000568 <__aeabi_dmul>
 800b162:	a33b      	add	r3, pc, #236	; (adr r3, 800b250 <__kernel_cos+0x150>)
 800b164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b168:	f7f5 f846 	bl	80001f8 <__aeabi_dsub>
 800b16c:	4622      	mov	r2, r4
 800b16e:	462b      	mov	r3, r5
 800b170:	f7f5 f9fa 	bl	8000568 <__aeabi_dmul>
 800b174:	a338      	add	r3, pc, #224	; (adr r3, 800b258 <__kernel_cos+0x158>)
 800b176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17a:	f7f5 f83f 	bl	80001fc <__adddf3>
 800b17e:	4622      	mov	r2, r4
 800b180:	462b      	mov	r3, r5
 800b182:	f7f5 f9f1 	bl	8000568 <__aeabi_dmul>
 800b186:	a336      	add	r3, pc, #216	; (adr r3, 800b260 <__kernel_cos+0x160>)
 800b188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18c:	f7f5 f834 	bl	80001f8 <__aeabi_dsub>
 800b190:	4622      	mov	r2, r4
 800b192:	462b      	mov	r3, r5
 800b194:	f7f5 f9e8 	bl	8000568 <__aeabi_dmul>
 800b198:	a333      	add	r3, pc, #204	; (adr r3, 800b268 <__kernel_cos+0x168>)
 800b19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19e:	f7f5 f82d 	bl	80001fc <__adddf3>
 800b1a2:	4622      	mov	r2, r4
 800b1a4:	462b      	mov	r3, r5
 800b1a6:	f7f5 f9df 	bl	8000568 <__aeabi_dmul>
 800b1aa:	4622      	mov	r2, r4
 800b1ac:	462b      	mov	r3, r5
 800b1ae:	f7f5 f9db 	bl	8000568 <__aeabi_dmul>
 800b1b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	4630      	mov	r0, r6
 800b1bc:	4639      	mov	r1, r7
 800b1be:	f7f5 f9d3 	bl	8000568 <__aeabi_dmul>
 800b1c2:	460b      	mov	r3, r1
 800b1c4:	4602      	mov	r2, r0
 800b1c6:	4629      	mov	r1, r5
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f7f5 f815 	bl	80001f8 <__aeabi_dsub>
 800b1ce:	4b2b      	ldr	r3, [pc, #172]	; (800b27c <__kernel_cos+0x17c>)
 800b1d0:	4598      	cmp	r8, r3
 800b1d2:	4606      	mov	r6, r0
 800b1d4:	460f      	mov	r7, r1
 800b1d6:	dc10      	bgt.n	800b1fa <__kernel_cos+0xfa>
 800b1d8:	4602      	mov	r2, r0
 800b1da:	460b      	mov	r3, r1
 800b1dc:	4650      	mov	r0, sl
 800b1de:	4659      	mov	r1, fp
 800b1e0:	f7f5 f80a 	bl	80001f8 <__aeabi_dsub>
 800b1e4:	460b      	mov	r3, r1
 800b1e6:	4926      	ldr	r1, [pc, #152]	; (800b280 <__kernel_cos+0x180>)
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	2000      	movs	r0, #0
 800b1ec:	f7f5 f804 	bl	80001f8 <__aeabi_dsub>
 800b1f0:	ec41 0b10 	vmov	d0, r0, r1
 800b1f4:	b003      	add	sp, #12
 800b1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1fa:	4b22      	ldr	r3, [pc, #136]	; (800b284 <__kernel_cos+0x184>)
 800b1fc:	4920      	ldr	r1, [pc, #128]	; (800b280 <__kernel_cos+0x180>)
 800b1fe:	4598      	cmp	r8, r3
 800b200:	bfcc      	ite	gt
 800b202:	4d21      	ldrgt	r5, [pc, #132]	; (800b288 <__kernel_cos+0x188>)
 800b204:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800b208:	2400      	movs	r4, #0
 800b20a:	4622      	mov	r2, r4
 800b20c:	462b      	mov	r3, r5
 800b20e:	2000      	movs	r0, #0
 800b210:	f7f4 fff2 	bl	80001f8 <__aeabi_dsub>
 800b214:	4622      	mov	r2, r4
 800b216:	4680      	mov	r8, r0
 800b218:	4689      	mov	r9, r1
 800b21a:	462b      	mov	r3, r5
 800b21c:	4650      	mov	r0, sl
 800b21e:	4659      	mov	r1, fp
 800b220:	f7f4 ffea 	bl	80001f8 <__aeabi_dsub>
 800b224:	4632      	mov	r2, r6
 800b226:	463b      	mov	r3, r7
 800b228:	f7f4 ffe6 	bl	80001f8 <__aeabi_dsub>
 800b22c:	4602      	mov	r2, r0
 800b22e:	460b      	mov	r3, r1
 800b230:	4640      	mov	r0, r8
 800b232:	4649      	mov	r1, r9
 800b234:	e7da      	b.n	800b1ec <__kernel_cos+0xec>
 800b236:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800b270 <__kernel_cos+0x170>
 800b23a:	e7db      	b.n	800b1f4 <__kernel_cos+0xf4>
 800b23c:	f3af 8000 	nop.w
 800b240:	be8838d4 	.word	0xbe8838d4
 800b244:	bda8fae9 	.word	0xbda8fae9
 800b248:	bdb4b1c4 	.word	0xbdb4b1c4
 800b24c:	3e21ee9e 	.word	0x3e21ee9e
 800b250:	809c52ad 	.word	0x809c52ad
 800b254:	3e927e4f 	.word	0x3e927e4f
 800b258:	19cb1590 	.word	0x19cb1590
 800b25c:	3efa01a0 	.word	0x3efa01a0
 800b260:	16c15177 	.word	0x16c15177
 800b264:	3f56c16c 	.word	0x3f56c16c
 800b268:	5555554c 	.word	0x5555554c
 800b26c:	3fa55555 	.word	0x3fa55555
 800b270:	00000000 	.word	0x00000000
 800b274:	3ff00000 	.word	0x3ff00000
 800b278:	3fe00000 	.word	0x3fe00000
 800b27c:	3fd33332 	.word	0x3fd33332
 800b280:	3ff00000 	.word	0x3ff00000
 800b284:	3fe90000 	.word	0x3fe90000
 800b288:	3fd20000 	.word	0x3fd20000
 800b28c:	00000000 	.word	0x00000000

0800b290 <__kernel_rem_pio2>:
 800b290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b294:	ed2d 8b02 	vpush	{d8}
 800b298:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800b29c:	f112 0f14 	cmn.w	r2, #20
 800b2a0:	9308      	str	r3, [sp, #32]
 800b2a2:	9101      	str	r1, [sp, #4]
 800b2a4:	4bc6      	ldr	r3, [pc, #792]	; (800b5c0 <__kernel_rem_pio2+0x330>)
 800b2a6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800b2a8:	9009      	str	r0, [sp, #36]	; 0x24
 800b2aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b2ae:	9304      	str	r3, [sp, #16]
 800b2b0:	9b08      	ldr	r3, [sp, #32]
 800b2b2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800b2b6:	bfa8      	it	ge
 800b2b8:	1ed4      	subge	r4, r2, #3
 800b2ba:	9306      	str	r3, [sp, #24]
 800b2bc:	bfb2      	itee	lt
 800b2be:	2400      	movlt	r4, #0
 800b2c0:	2318      	movge	r3, #24
 800b2c2:	fb94 f4f3 	sdivge	r4, r4, r3
 800b2c6:	f06f 0317 	mvn.w	r3, #23
 800b2ca:	fb04 3303 	mla	r3, r4, r3, r3
 800b2ce:	eb03 0a02 	add.w	sl, r3, r2
 800b2d2:	9b04      	ldr	r3, [sp, #16]
 800b2d4:	9a06      	ldr	r2, [sp, #24]
 800b2d6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800b5b0 <__kernel_rem_pio2+0x320>
 800b2da:	eb03 0802 	add.w	r8, r3, r2
 800b2de:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b2e0:	1aa7      	subs	r7, r4, r2
 800b2e2:	ae20      	add	r6, sp, #128	; 0x80
 800b2e4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b2e8:	2500      	movs	r5, #0
 800b2ea:	4545      	cmp	r5, r8
 800b2ec:	dd18      	ble.n	800b320 <__kernel_rem_pio2+0x90>
 800b2ee:	9b08      	ldr	r3, [sp, #32]
 800b2f0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800b2f4:	aa20      	add	r2, sp, #128	; 0x80
 800b2f6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800b5b0 <__kernel_rem_pio2+0x320>
 800b2fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800b2fe:	f1c3 0301 	rsb	r3, r3, #1
 800b302:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800b306:	9307      	str	r3, [sp, #28]
 800b308:	9b07      	ldr	r3, [sp, #28]
 800b30a:	9a04      	ldr	r2, [sp, #16]
 800b30c:	4443      	add	r3, r8
 800b30e:	429a      	cmp	r2, r3
 800b310:	db2f      	blt.n	800b372 <__kernel_rem_pio2+0xe2>
 800b312:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b316:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b31a:	462f      	mov	r7, r5
 800b31c:	2600      	movs	r6, #0
 800b31e:	e01b      	b.n	800b358 <__kernel_rem_pio2+0xc8>
 800b320:	42ef      	cmn	r7, r5
 800b322:	d407      	bmi.n	800b334 <__kernel_rem_pio2+0xa4>
 800b324:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b328:	f7f5 f8b4 	bl	8000494 <__aeabi_i2d>
 800b32c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b330:	3501      	adds	r5, #1
 800b332:	e7da      	b.n	800b2ea <__kernel_rem_pio2+0x5a>
 800b334:	ec51 0b18 	vmov	r0, r1, d8
 800b338:	e7f8      	b.n	800b32c <__kernel_rem_pio2+0x9c>
 800b33a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b33e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b342:	f7f5 f911 	bl	8000568 <__aeabi_dmul>
 800b346:	4602      	mov	r2, r0
 800b348:	460b      	mov	r3, r1
 800b34a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b34e:	f7f4 ff55 	bl	80001fc <__adddf3>
 800b352:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b356:	3601      	adds	r6, #1
 800b358:	9b06      	ldr	r3, [sp, #24]
 800b35a:	429e      	cmp	r6, r3
 800b35c:	f1a7 0708 	sub.w	r7, r7, #8
 800b360:	ddeb      	ble.n	800b33a <__kernel_rem_pio2+0xaa>
 800b362:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b366:	3508      	adds	r5, #8
 800b368:	ecab 7b02 	vstmia	fp!, {d7}
 800b36c:	f108 0801 	add.w	r8, r8, #1
 800b370:	e7ca      	b.n	800b308 <__kernel_rem_pio2+0x78>
 800b372:	9b04      	ldr	r3, [sp, #16]
 800b374:	aa0c      	add	r2, sp, #48	; 0x30
 800b376:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b37a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b37c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b37e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b382:	9c04      	ldr	r4, [sp, #16]
 800b384:	930a      	str	r3, [sp, #40]	; 0x28
 800b386:	ab98      	add	r3, sp, #608	; 0x260
 800b388:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b38c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800b390:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800b394:	f8cd b008 	str.w	fp, [sp, #8]
 800b398:	4625      	mov	r5, r4
 800b39a:	2d00      	cmp	r5, #0
 800b39c:	dc78      	bgt.n	800b490 <__kernel_rem_pio2+0x200>
 800b39e:	ec47 6b10 	vmov	d0, r6, r7
 800b3a2:	4650      	mov	r0, sl
 800b3a4:	f000 fc94 	bl	800bcd0 <scalbn>
 800b3a8:	ec57 6b10 	vmov	r6, r7, d0
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b3b2:	ee10 0a10 	vmov	r0, s0
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	f7f5 f8d6 	bl	8000568 <__aeabi_dmul>
 800b3bc:	ec41 0b10 	vmov	d0, r0, r1
 800b3c0:	f000 fb72 	bl	800baa8 <floor>
 800b3c4:	4b7f      	ldr	r3, [pc, #508]	; (800b5c4 <__kernel_rem_pio2+0x334>)
 800b3c6:	ec51 0b10 	vmov	r0, r1, d0
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	f7f5 f8cc 	bl	8000568 <__aeabi_dmul>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	460b      	mov	r3, r1
 800b3d4:	4630      	mov	r0, r6
 800b3d6:	4639      	mov	r1, r7
 800b3d8:	f7f4 ff0e 	bl	80001f8 <__aeabi_dsub>
 800b3dc:	460f      	mov	r7, r1
 800b3de:	4606      	mov	r6, r0
 800b3e0:	f7f5 fb72 	bl	8000ac8 <__aeabi_d2iz>
 800b3e4:	9007      	str	r0, [sp, #28]
 800b3e6:	f7f5 f855 	bl	8000494 <__aeabi_i2d>
 800b3ea:	4602      	mov	r2, r0
 800b3ec:	460b      	mov	r3, r1
 800b3ee:	4630      	mov	r0, r6
 800b3f0:	4639      	mov	r1, r7
 800b3f2:	f7f4 ff01 	bl	80001f8 <__aeabi_dsub>
 800b3f6:	f1ba 0f00 	cmp.w	sl, #0
 800b3fa:	4606      	mov	r6, r0
 800b3fc:	460f      	mov	r7, r1
 800b3fe:	dd70      	ble.n	800b4e2 <__kernel_rem_pio2+0x252>
 800b400:	1e62      	subs	r2, r4, #1
 800b402:	ab0c      	add	r3, sp, #48	; 0x30
 800b404:	9d07      	ldr	r5, [sp, #28]
 800b406:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b40a:	f1ca 0118 	rsb	r1, sl, #24
 800b40e:	fa40 f301 	asr.w	r3, r0, r1
 800b412:	441d      	add	r5, r3
 800b414:	408b      	lsls	r3, r1
 800b416:	1ac0      	subs	r0, r0, r3
 800b418:	ab0c      	add	r3, sp, #48	; 0x30
 800b41a:	9507      	str	r5, [sp, #28]
 800b41c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b420:	f1ca 0317 	rsb	r3, sl, #23
 800b424:	fa40 f303 	asr.w	r3, r0, r3
 800b428:	9302      	str	r3, [sp, #8]
 800b42a:	9b02      	ldr	r3, [sp, #8]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	dd66      	ble.n	800b4fe <__kernel_rem_pio2+0x26e>
 800b430:	9b07      	ldr	r3, [sp, #28]
 800b432:	2200      	movs	r2, #0
 800b434:	3301      	adds	r3, #1
 800b436:	9307      	str	r3, [sp, #28]
 800b438:	4615      	mov	r5, r2
 800b43a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b43e:	4294      	cmp	r4, r2
 800b440:	f300 8099 	bgt.w	800b576 <__kernel_rem_pio2+0x2e6>
 800b444:	f1ba 0f00 	cmp.w	sl, #0
 800b448:	dd07      	ble.n	800b45a <__kernel_rem_pio2+0x1ca>
 800b44a:	f1ba 0f01 	cmp.w	sl, #1
 800b44e:	f000 80a5 	beq.w	800b59c <__kernel_rem_pio2+0x30c>
 800b452:	f1ba 0f02 	cmp.w	sl, #2
 800b456:	f000 80c1 	beq.w	800b5dc <__kernel_rem_pio2+0x34c>
 800b45a:	9b02      	ldr	r3, [sp, #8]
 800b45c:	2b02      	cmp	r3, #2
 800b45e:	d14e      	bne.n	800b4fe <__kernel_rem_pio2+0x26e>
 800b460:	4632      	mov	r2, r6
 800b462:	463b      	mov	r3, r7
 800b464:	4958      	ldr	r1, [pc, #352]	; (800b5c8 <__kernel_rem_pio2+0x338>)
 800b466:	2000      	movs	r0, #0
 800b468:	f7f4 fec6 	bl	80001f8 <__aeabi_dsub>
 800b46c:	4606      	mov	r6, r0
 800b46e:	460f      	mov	r7, r1
 800b470:	2d00      	cmp	r5, #0
 800b472:	d044      	beq.n	800b4fe <__kernel_rem_pio2+0x26e>
 800b474:	4650      	mov	r0, sl
 800b476:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800b5b8 <__kernel_rem_pio2+0x328>
 800b47a:	f000 fc29 	bl	800bcd0 <scalbn>
 800b47e:	4630      	mov	r0, r6
 800b480:	4639      	mov	r1, r7
 800b482:	ec53 2b10 	vmov	r2, r3, d0
 800b486:	f7f4 feb7 	bl	80001f8 <__aeabi_dsub>
 800b48a:	4606      	mov	r6, r0
 800b48c:	460f      	mov	r7, r1
 800b48e:	e036      	b.n	800b4fe <__kernel_rem_pio2+0x26e>
 800b490:	4b4e      	ldr	r3, [pc, #312]	; (800b5cc <__kernel_rem_pio2+0x33c>)
 800b492:	2200      	movs	r2, #0
 800b494:	4630      	mov	r0, r6
 800b496:	4639      	mov	r1, r7
 800b498:	f7f5 f866 	bl	8000568 <__aeabi_dmul>
 800b49c:	f7f5 fb14 	bl	8000ac8 <__aeabi_d2iz>
 800b4a0:	f7f4 fff8 	bl	8000494 <__aeabi_i2d>
 800b4a4:	4b4a      	ldr	r3, [pc, #296]	; (800b5d0 <__kernel_rem_pio2+0x340>)
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	4680      	mov	r8, r0
 800b4aa:	4689      	mov	r9, r1
 800b4ac:	f7f5 f85c 	bl	8000568 <__aeabi_dmul>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	4630      	mov	r0, r6
 800b4b6:	4639      	mov	r1, r7
 800b4b8:	f7f4 fe9e 	bl	80001f8 <__aeabi_dsub>
 800b4bc:	f7f5 fb04 	bl	8000ac8 <__aeabi_d2iz>
 800b4c0:	9b02      	ldr	r3, [sp, #8]
 800b4c2:	f843 0b04 	str.w	r0, [r3], #4
 800b4c6:	3d01      	subs	r5, #1
 800b4c8:	9302      	str	r3, [sp, #8]
 800b4ca:	ab70      	add	r3, sp, #448	; 0x1c0
 800b4cc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4d4:	4640      	mov	r0, r8
 800b4d6:	4649      	mov	r1, r9
 800b4d8:	f7f4 fe90 	bl	80001fc <__adddf3>
 800b4dc:	4606      	mov	r6, r0
 800b4de:	460f      	mov	r7, r1
 800b4e0:	e75b      	b.n	800b39a <__kernel_rem_pio2+0x10a>
 800b4e2:	d105      	bne.n	800b4f0 <__kernel_rem_pio2+0x260>
 800b4e4:	1e63      	subs	r3, r4, #1
 800b4e6:	aa0c      	add	r2, sp, #48	; 0x30
 800b4e8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b4ec:	15c3      	asrs	r3, r0, #23
 800b4ee:	e79b      	b.n	800b428 <__kernel_rem_pio2+0x198>
 800b4f0:	4b38      	ldr	r3, [pc, #224]	; (800b5d4 <__kernel_rem_pio2+0x344>)
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	f7f5 fabe 	bl	8000a74 <__aeabi_dcmpge>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	d139      	bne.n	800b570 <__kernel_rem_pio2+0x2e0>
 800b4fc:	9002      	str	r0, [sp, #8]
 800b4fe:	2200      	movs	r2, #0
 800b500:	2300      	movs	r3, #0
 800b502:	4630      	mov	r0, r6
 800b504:	4639      	mov	r1, r7
 800b506:	f7f5 fa97 	bl	8000a38 <__aeabi_dcmpeq>
 800b50a:	2800      	cmp	r0, #0
 800b50c:	f000 80b4 	beq.w	800b678 <__kernel_rem_pio2+0x3e8>
 800b510:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800b514:	465b      	mov	r3, fp
 800b516:	2200      	movs	r2, #0
 800b518:	9904      	ldr	r1, [sp, #16]
 800b51a:	428b      	cmp	r3, r1
 800b51c:	da65      	bge.n	800b5ea <__kernel_rem_pio2+0x35a>
 800b51e:	2a00      	cmp	r2, #0
 800b520:	d07b      	beq.n	800b61a <__kernel_rem_pio2+0x38a>
 800b522:	ab0c      	add	r3, sp, #48	; 0x30
 800b524:	f1aa 0a18 	sub.w	sl, sl, #24
 800b528:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f000 80a0 	beq.w	800b672 <__kernel_rem_pio2+0x3e2>
 800b532:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800b5b8 <__kernel_rem_pio2+0x328>
 800b536:	4650      	mov	r0, sl
 800b538:	f000 fbca 	bl	800bcd0 <scalbn>
 800b53c:	4f23      	ldr	r7, [pc, #140]	; (800b5cc <__kernel_rem_pio2+0x33c>)
 800b53e:	ec55 4b10 	vmov	r4, r5, d0
 800b542:	46d8      	mov	r8, fp
 800b544:	2600      	movs	r6, #0
 800b546:	f1b8 0f00 	cmp.w	r8, #0
 800b54a:	f280 80cf 	bge.w	800b6ec <__kernel_rem_pio2+0x45c>
 800b54e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800b5b0 <__kernel_rem_pio2+0x320>
 800b552:	465f      	mov	r7, fp
 800b554:	f04f 0800 	mov.w	r8, #0
 800b558:	2f00      	cmp	r7, #0
 800b55a:	f2c0 80fd 	blt.w	800b758 <__kernel_rem_pio2+0x4c8>
 800b55e:	ab70      	add	r3, sp, #448	; 0x1c0
 800b560:	f8df a074 	ldr.w	sl, [pc, #116]	; 800b5d8 <__kernel_rem_pio2+0x348>
 800b564:	ec55 4b18 	vmov	r4, r5, d8
 800b568:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800b56c:	2600      	movs	r6, #0
 800b56e:	e0e5      	b.n	800b73c <__kernel_rem_pio2+0x4ac>
 800b570:	2302      	movs	r3, #2
 800b572:	9302      	str	r3, [sp, #8]
 800b574:	e75c      	b.n	800b430 <__kernel_rem_pio2+0x1a0>
 800b576:	f8db 3000 	ldr.w	r3, [fp]
 800b57a:	b955      	cbnz	r5, 800b592 <__kernel_rem_pio2+0x302>
 800b57c:	b123      	cbz	r3, 800b588 <__kernel_rem_pio2+0x2f8>
 800b57e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b582:	f8cb 3000 	str.w	r3, [fp]
 800b586:	2301      	movs	r3, #1
 800b588:	3201      	adds	r2, #1
 800b58a:	f10b 0b04 	add.w	fp, fp, #4
 800b58e:	461d      	mov	r5, r3
 800b590:	e755      	b.n	800b43e <__kernel_rem_pio2+0x1ae>
 800b592:	1acb      	subs	r3, r1, r3
 800b594:	f8cb 3000 	str.w	r3, [fp]
 800b598:	462b      	mov	r3, r5
 800b59a:	e7f5      	b.n	800b588 <__kernel_rem_pio2+0x2f8>
 800b59c:	1e62      	subs	r2, r4, #1
 800b59e:	ab0c      	add	r3, sp, #48	; 0x30
 800b5a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5a4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b5a8:	a90c      	add	r1, sp, #48	; 0x30
 800b5aa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b5ae:	e754      	b.n	800b45a <__kernel_rem_pio2+0x1ca>
	...
 800b5bc:	3ff00000 	.word	0x3ff00000
 800b5c0:	0800c0b8 	.word	0x0800c0b8
 800b5c4:	40200000 	.word	0x40200000
 800b5c8:	3ff00000 	.word	0x3ff00000
 800b5cc:	3e700000 	.word	0x3e700000
 800b5d0:	41700000 	.word	0x41700000
 800b5d4:	3fe00000 	.word	0x3fe00000
 800b5d8:	0800c078 	.word	0x0800c078
 800b5dc:	1e62      	subs	r2, r4, #1
 800b5de:	ab0c      	add	r3, sp, #48	; 0x30
 800b5e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5e4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b5e8:	e7de      	b.n	800b5a8 <__kernel_rem_pio2+0x318>
 800b5ea:	a90c      	add	r1, sp, #48	; 0x30
 800b5ec:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b5f0:	3b01      	subs	r3, #1
 800b5f2:	430a      	orrs	r2, r1
 800b5f4:	e790      	b.n	800b518 <__kernel_rem_pio2+0x288>
 800b5f6:	3301      	adds	r3, #1
 800b5f8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b5fc:	2900      	cmp	r1, #0
 800b5fe:	d0fa      	beq.n	800b5f6 <__kernel_rem_pio2+0x366>
 800b600:	9a08      	ldr	r2, [sp, #32]
 800b602:	18e3      	adds	r3, r4, r3
 800b604:	18a6      	adds	r6, r4, r2
 800b606:	aa20      	add	r2, sp, #128	; 0x80
 800b608:	1c65      	adds	r5, r4, #1
 800b60a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800b60e:	9302      	str	r3, [sp, #8]
 800b610:	9b02      	ldr	r3, [sp, #8]
 800b612:	42ab      	cmp	r3, r5
 800b614:	da04      	bge.n	800b620 <__kernel_rem_pio2+0x390>
 800b616:	461c      	mov	r4, r3
 800b618:	e6b5      	b.n	800b386 <__kernel_rem_pio2+0xf6>
 800b61a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b61c:	2301      	movs	r3, #1
 800b61e:	e7eb      	b.n	800b5f8 <__kernel_rem_pio2+0x368>
 800b620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b622:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b626:	f7f4 ff35 	bl	8000494 <__aeabi_i2d>
 800b62a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b62e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b630:	46b3      	mov	fp, r6
 800b632:	461c      	mov	r4, r3
 800b634:	2700      	movs	r7, #0
 800b636:	f04f 0800 	mov.w	r8, #0
 800b63a:	f04f 0900 	mov.w	r9, #0
 800b63e:	9b06      	ldr	r3, [sp, #24]
 800b640:	429f      	cmp	r7, r3
 800b642:	dd06      	ble.n	800b652 <__kernel_rem_pio2+0x3c2>
 800b644:	ab70      	add	r3, sp, #448	; 0x1c0
 800b646:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b64a:	e9c3 8900 	strd	r8, r9, [r3]
 800b64e:	3501      	adds	r5, #1
 800b650:	e7de      	b.n	800b610 <__kernel_rem_pio2+0x380>
 800b652:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b656:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b65a:	f7f4 ff85 	bl	8000568 <__aeabi_dmul>
 800b65e:	4602      	mov	r2, r0
 800b660:	460b      	mov	r3, r1
 800b662:	4640      	mov	r0, r8
 800b664:	4649      	mov	r1, r9
 800b666:	f7f4 fdc9 	bl	80001fc <__adddf3>
 800b66a:	3701      	adds	r7, #1
 800b66c:	4680      	mov	r8, r0
 800b66e:	4689      	mov	r9, r1
 800b670:	e7e5      	b.n	800b63e <__kernel_rem_pio2+0x3ae>
 800b672:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b676:	e754      	b.n	800b522 <__kernel_rem_pio2+0x292>
 800b678:	ec47 6b10 	vmov	d0, r6, r7
 800b67c:	f1ca 0000 	rsb	r0, sl, #0
 800b680:	f000 fb26 	bl	800bcd0 <scalbn>
 800b684:	ec57 6b10 	vmov	r6, r7, d0
 800b688:	4b9f      	ldr	r3, [pc, #636]	; (800b908 <__kernel_rem_pio2+0x678>)
 800b68a:	ee10 0a10 	vmov	r0, s0
 800b68e:	2200      	movs	r2, #0
 800b690:	4639      	mov	r1, r7
 800b692:	f7f5 f9ef 	bl	8000a74 <__aeabi_dcmpge>
 800b696:	b300      	cbz	r0, 800b6da <__kernel_rem_pio2+0x44a>
 800b698:	4b9c      	ldr	r3, [pc, #624]	; (800b90c <__kernel_rem_pio2+0x67c>)
 800b69a:	2200      	movs	r2, #0
 800b69c:	4630      	mov	r0, r6
 800b69e:	4639      	mov	r1, r7
 800b6a0:	f7f4 ff62 	bl	8000568 <__aeabi_dmul>
 800b6a4:	f7f5 fa10 	bl	8000ac8 <__aeabi_d2iz>
 800b6a8:	4605      	mov	r5, r0
 800b6aa:	f7f4 fef3 	bl	8000494 <__aeabi_i2d>
 800b6ae:	4b96      	ldr	r3, [pc, #600]	; (800b908 <__kernel_rem_pio2+0x678>)
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f7f4 ff59 	bl	8000568 <__aeabi_dmul>
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	4639      	mov	r1, r7
 800b6bc:	4630      	mov	r0, r6
 800b6be:	f7f4 fd9b 	bl	80001f8 <__aeabi_dsub>
 800b6c2:	f7f5 fa01 	bl	8000ac8 <__aeabi_d2iz>
 800b6c6:	f104 0b01 	add.w	fp, r4, #1
 800b6ca:	ab0c      	add	r3, sp, #48	; 0x30
 800b6cc:	f10a 0a18 	add.w	sl, sl, #24
 800b6d0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b6d4:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800b6d8:	e72b      	b.n	800b532 <__kernel_rem_pio2+0x2a2>
 800b6da:	4630      	mov	r0, r6
 800b6dc:	4639      	mov	r1, r7
 800b6de:	f7f5 f9f3 	bl	8000ac8 <__aeabi_d2iz>
 800b6e2:	ab0c      	add	r3, sp, #48	; 0x30
 800b6e4:	46a3      	mov	fp, r4
 800b6e6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b6ea:	e722      	b.n	800b532 <__kernel_rem_pio2+0x2a2>
 800b6ec:	ab70      	add	r3, sp, #448	; 0x1c0
 800b6ee:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800b6f2:	ab0c      	add	r3, sp, #48	; 0x30
 800b6f4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b6f8:	f7f4 fecc 	bl	8000494 <__aeabi_i2d>
 800b6fc:	4622      	mov	r2, r4
 800b6fe:	462b      	mov	r3, r5
 800b700:	f7f4 ff32 	bl	8000568 <__aeabi_dmul>
 800b704:	4632      	mov	r2, r6
 800b706:	e9c9 0100 	strd	r0, r1, [r9]
 800b70a:	463b      	mov	r3, r7
 800b70c:	4620      	mov	r0, r4
 800b70e:	4629      	mov	r1, r5
 800b710:	f7f4 ff2a 	bl	8000568 <__aeabi_dmul>
 800b714:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800b718:	4604      	mov	r4, r0
 800b71a:	460d      	mov	r5, r1
 800b71c:	e713      	b.n	800b546 <__kernel_rem_pio2+0x2b6>
 800b71e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800b722:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800b726:	f7f4 ff1f 	bl	8000568 <__aeabi_dmul>
 800b72a:	4602      	mov	r2, r0
 800b72c:	460b      	mov	r3, r1
 800b72e:	4620      	mov	r0, r4
 800b730:	4629      	mov	r1, r5
 800b732:	f7f4 fd63 	bl	80001fc <__adddf3>
 800b736:	3601      	adds	r6, #1
 800b738:	4604      	mov	r4, r0
 800b73a:	460d      	mov	r5, r1
 800b73c:	9b04      	ldr	r3, [sp, #16]
 800b73e:	429e      	cmp	r6, r3
 800b740:	dc01      	bgt.n	800b746 <__kernel_rem_pio2+0x4b6>
 800b742:	45b0      	cmp	r8, r6
 800b744:	daeb      	bge.n	800b71e <__kernel_rem_pio2+0x48e>
 800b746:	ab48      	add	r3, sp, #288	; 0x120
 800b748:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b74c:	e9c3 4500 	strd	r4, r5, [r3]
 800b750:	3f01      	subs	r7, #1
 800b752:	f108 0801 	add.w	r8, r8, #1
 800b756:	e6ff      	b.n	800b558 <__kernel_rem_pio2+0x2c8>
 800b758:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b75a:	2b02      	cmp	r3, #2
 800b75c:	dc0b      	bgt.n	800b776 <__kernel_rem_pio2+0x4e6>
 800b75e:	2b00      	cmp	r3, #0
 800b760:	dc6e      	bgt.n	800b840 <__kernel_rem_pio2+0x5b0>
 800b762:	d045      	beq.n	800b7f0 <__kernel_rem_pio2+0x560>
 800b764:	9b07      	ldr	r3, [sp, #28]
 800b766:	f003 0007 	and.w	r0, r3, #7
 800b76a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800b76e:	ecbd 8b02 	vpop	{d8}
 800b772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b776:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b778:	2b03      	cmp	r3, #3
 800b77a:	d1f3      	bne.n	800b764 <__kernel_rem_pio2+0x4d4>
 800b77c:	ab48      	add	r3, sp, #288	; 0x120
 800b77e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800b782:	46d0      	mov	r8, sl
 800b784:	46d9      	mov	r9, fp
 800b786:	f1b9 0f00 	cmp.w	r9, #0
 800b78a:	f1a8 0808 	sub.w	r8, r8, #8
 800b78e:	dc64      	bgt.n	800b85a <__kernel_rem_pio2+0x5ca>
 800b790:	465c      	mov	r4, fp
 800b792:	2c01      	cmp	r4, #1
 800b794:	f1aa 0a08 	sub.w	sl, sl, #8
 800b798:	dc7e      	bgt.n	800b898 <__kernel_rem_pio2+0x608>
 800b79a:	2000      	movs	r0, #0
 800b79c:	2100      	movs	r1, #0
 800b79e:	f1bb 0f01 	cmp.w	fp, #1
 800b7a2:	f300 8097 	bgt.w	800b8d4 <__kernel_rem_pio2+0x644>
 800b7a6:	9b02      	ldr	r3, [sp, #8]
 800b7a8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800b7ac:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f040 8099 	bne.w	800b8e8 <__kernel_rem_pio2+0x658>
 800b7b6:	9b01      	ldr	r3, [sp, #4]
 800b7b8:	e9c3 5600 	strd	r5, r6, [r3]
 800b7bc:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800b7c0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b7c4:	e7ce      	b.n	800b764 <__kernel_rem_pio2+0x4d4>
 800b7c6:	ab48      	add	r3, sp, #288	; 0x120
 800b7c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d0:	f7f4 fd14 	bl	80001fc <__adddf3>
 800b7d4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b7d8:	f1bb 0f00 	cmp.w	fp, #0
 800b7dc:	daf3      	bge.n	800b7c6 <__kernel_rem_pio2+0x536>
 800b7de:	9b02      	ldr	r3, [sp, #8]
 800b7e0:	b113      	cbz	r3, 800b7e8 <__kernel_rem_pio2+0x558>
 800b7e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	9b01      	ldr	r3, [sp, #4]
 800b7ea:	e9c3 0100 	strd	r0, r1, [r3]
 800b7ee:	e7b9      	b.n	800b764 <__kernel_rem_pio2+0x4d4>
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	2100      	movs	r1, #0
 800b7f4:	e7f0      	b.n	800b7d8 <__kernel_rem_pio2+0x548>
 800b7f6:	ab48      	add	r3, sp, #288	; 0x120
 800b7f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b800:	f7f4 fcfc 	bl	80001fc <__adddf3>
 800b804:	3c01      	subs	r4, #1
 800b806:	2c00      	cmp	r4, #0
 800b808:	daf5      	bge.n	800b7f6 <__kernel_rem_pio2+0x566>
 800b80a:	9b02      	ldr	r3, [sp, #8]
 800b80c:	b1e3      	cbz	r3, 800b848 <__kernel_rem_pio2+0x5b8>
 800b80e:	4602      	mov	r2, r0
 800b810:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b814:	9c01      	ldr	r4, [sp, #4]
 800b816:	e9c4 2300 	strd	r2, r3, [r4]
 800b81a:	4602      	mov	r2, r0
 800b81c:	460b      	mov	r3, r1
 800b81e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800b822:	f7f4 fce9 	bl	80001f8 <__aeabi_dsub>
 800b826:	ad4a      	add	r5, sp, #296	; 0x128
 800b828:	2401      	movs	r4, #1
 800b82a:	45a3      	cmp	fp, r4
 800b82c:	da0f      	bge.n	800b84e <__kernel_rem_pio2+0x5be>
 800b82e:	9b02      	ldr	r3, [sp, #8]
 800b830:	b113      	cbz	r3, 800b838 <__kernel_rem_pio2+0x5a8>
 800b832:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b836:	4619      	mov	r1, r3
 800b838:	9b01      	ldr	r3, [sp, #4]
 800b83a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b83e:	e791      	b.n	800b764 <__kernel_rem_pio2+0x4d4>
 800b840:	465c      	mov	r4, fp
 800b842:	2000      	movs	r0, #0
 800b844:	2100      	movs	r1, #0
 800b846:	e7de      	b.n	800b806 <__kernel_rem_pio2+0x576>
 800b848:	4602      	mov	r2, r0
 800b84a:	460b      	mov	r3, r1
 800b84c:	e7e2      	b.n	800b814 <__kernel_rem_pio2+0x584>
 800b84e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800b852:	f7f4 fcd3 	bl	80001fc <__adddf3>
 800b856:	3401      	adds	r4, #1
 800b858:	e7e7      	b.n	800b82a <__kernel_rem_pio2+0x59a>
 800b85a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800b85e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800b862:	4620      	mov	r0, r4
 800b864:	4632      	mov	r2, r6
 800b866:	463b      	mov	r3, r7
 800b868:	4629      	mov	r1, r5
 800b86a:	f7f4 fcc7 	bl	80001fc <__adddf3>
 800b86e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b872:	4602      	mov	r2, r0
 800b874:	460b      	mov	r3, r1
 800b876:	4620      	mov	r0, r4
 800b878:	4629      	mov	r1, r5
 800b87a:	f7f4 fcbd 	bl	80001f8 <__aeabi_dsub>
 800b87e:	4632      	mov	r2, r6
 800b880:	463b      	mov	r3, r7
 800b882:	f7f4 fcbb 	bl	80001fc <__adddf3>
 800b886:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b88a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800b88e:	ed88 7b00 	vstr	d7, [r8]
 800b892:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800b896:	e776      	b.n	800b786 <__kernel_rem_pio2+0x4f6>
 800b898:	e9da 8900 	ldrd	r8, r9, [sl]
 800b89c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800b8a0:	4640      	mov	r0, r8
 800b8a2:	4632      	mov	r2, r6
 800b8a4:	463b      	mov	r3, r7
 800b8a6:	4649      	mov	r1, r9
 800b8a8:	f7f4 fca8 	bl	80001fc <__adddf3>
 800b8ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8b0:	4602      	mov	r2, r0
 800b8b2:	460b      	mov	r3, r1
 800b8b4:	4640      	mov	r0, r8
 800b8b6:	4649      	mov	r1, r9
 800b8b8:	f7f4 fc9e 	bl	80001f8 <__aeabi_dsub>
 800b8bc:	4632      	mov	r2, r6
 800b8be:	463b      	mov	r3, r7
 800b8c0:	f7f4 fc9c 	bl	80001fc <__adddf3>
 800b8c4:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b8c8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b8cc:	ed8a 7b00 	vstr	d7, [sl]
 800b8d0:	3c01      	subs	r4, #1
 800b8d2:	e75e      	b.n	800b792 <__kernel_rem_pio2+0x502>
 800b8d4:	ab48      	add	r3, sp, #288	; 0x120
 800b8d6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8de:	f7f4 fc8d 	bl	80001fc <__adddf3>
 800b8e2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b8e6:	e75a      	b.n	800b79e <__kernel_rem_pio2+0x50e>
 800b8e8:	9b01      	ldr	r3, [sp, #4]
 800b8ea:	9a01      	ldr	r2, [sp, #4]
 800b8ec:	601d      	str	r5, [r3, #0]
 800b8ee:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800b8f2:	605c      	str	r4, [r3, #4]
 800b8f4:	609f      	str	r7, [r3, #8]
 800b8f6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800b8fa:	60d3      	str	r3, [r2, #12]
 800b8fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b900:	6110      	str	r0, [r2, #16]
 800b902:	6153      	str	r3, [r2, #20]
 800b904:	e72e      	b.n	800b764 <__kernel_rem_pio2+0x4d4>
 800b906:	bf00      	nop
 800b908:	41700000 	.word	0x41700000
 800b90c:	3e700000 	.word	0x3e700000

0800b910 <__kernel_sin>:
 800b910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b914:	ed2d 8b04 	vpush	{d8-d9}
 800b918:	eeb0 8a41 	vmov.f32	s16, s2
 800b91c:	eef0 8a61 	vmov.f32	s17, s3
 800b920:	ec55 4b10 	vmov	r4, r5, d0
 800b924:	b083      	sub	sp, #12
 800b926:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b92a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b92e:	9001      	str	r0, [sp, #4]
 800b930:	da06      	bge.n	800b940 <__kernel_sin+0x30>
 800b932:	ee10 0a10 	vmov	r0, s0
 800b936:	4629      	mov	r1, r5
 800b938:	f7f5 f8c6 	bl	8000ac8 <__aeabi_d2iz>
 800b93c:	2800      	cmp	r0, #0
 800b93e:	d051      	beq.n	800b9e4 <__kernel_sin+0xd4>
 800b940:	4622      	mov	r2, r4
 800b942:	462b      	mov	r3, r5
 800b944:	4620      	mov	r0, r4
 800b946:	4629      	mov	r1, r5
 800b948:	f7f4 fe0e 	bl	8000568 <__aeabi_dmul>
 800b94c:	4682      	mov	sl, r0
 800b94e:	468b      	mov	fp, r1
 800b950:	4602      	mov	r2, r0
 800b952:	460b      	mov	r3, r1
 800b954:	4620      	mov	r0, r4
 800b956:	4629      	mov	r1, r5
 800b958:	f7f4 fe06 	bl	8000568 <__aeabi_dmul>
 800b95c:	a341      	add	r3, pc, #260	; (adr r3, 800ba64 <__kernel_sin+0x154>)
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	4680      	mov	r8, r0
 800b964:	4689      	mov	r9, r1
 800b966:	4650      	mov	r0, sl
 800b968:	4659      	mov	r1, fp
 800b96a:	f7f4 fdfd 	bl	8000568 <__aeabi_dmul>
 800b96e:	a33f      	add	r3, pc, #252	; (adr r3, 800ba6c <__kernel_sin+0x15c>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f4 fc40 	bl	80001f8 <__aeabi_dsub>
 800b978:	4652      	mov	r2, sl
 800b97a:	465b      	mov	r3, fp
 800b97c:	f7f4 fdf4 	bl	8000568 <__aeabi_dmul>
 800b980:	a33c      	add	r3, pc, #240	; (adr r3, 800ba74 <__kernel_sin+0x164>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	f7f4 fc39 	bl	80001fc <__adddf3>
 800b98a:	4652      	mov	r2, sl
 800b98c:	465b      	mov	r3, fp
 800b98e:	f7f4 fdeb 	bl	8000568 <__aeabi_dmul>
 800b992:	a33a      	add	r3, pc, #232	; (adr r3, 800ba7c <__kernel_sin+0x16c>)
 800b994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b998:	f7f4 fc2e 	bl	80001f8 <__aeabi_dsub>
 800b99c:	4652      	mov	r2, sl
 800b99e:	465b      	mov	r3, fp
 800b9a0:	f7f4 fde2 	bl	8000568 <__aeabi_dmul>
 800b9a4:	a337      	add	r3, pc, #220	; (adr r3, 800ba84 <__kernel_sin+0x174>)
 800b9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9aa:	f7f4 fc27 	bl	80001fc <__adddf3>
 800b9ae:	9b01      	ldr	r3, [sp, #4]
 800b9b0:	4606      	mov	r6, r0
 800b9b2:	460f      	mov	r7, r1
 800b9b4:	b9eb      	cbnz	r3, 800b9f2 <__kernel_sin+0xe2>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	4650      	mov	r0, sl
 800b9bc:	4659      	mov	r1, fp
 800b9be:	f7f4 fdd3 	bl	8000568 <__aeabi_dmul>
 800b9c2:	a325      	add	r3, pc, #148	; (adr r3, 800ba58 <__kernel_sin+0x148>)
 800b9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c8:	f7f4 fc16 	bl	80001f8 <__aeabi_dsub>
 800b9cc:	4642      	mov	r2, r8
 800b9ce:	464b      	mov	r3, r9
 800b9d0:	f7f4 fdca 	bl	8000568 <__aeabi_dmul>
 800b9d4:	4602      	mov	r2, r0
 800b9d6:	460b      	mov	r3, r1
 800b9d8:	4620      	mov	r0, r4
 800b9da:	4629      	mov	r1, r5
 800b9dc:	f7f4 fc0e 	bl	80001fc <__adddf3>
 800b9e0:	4604      	mov	r4, r0
 800b9e2:	460d      	mov	r5, r1
 800b9e4:	ec45 4b10 	vmov	d0, r4, r5
 800b9e8:	b003      	add	sp, #12
 800b9ea:	ecbd 8b04 	vpop	{d8-d9}
 800b9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9f2:	4b1b      	ldr	r3, [pc, #108]	; (800ba60 <__kernel_sin+0x150>)
 800b9f4:	ec51 0b18 	vmov	r0, r1, d8
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f7f4 fdb5 	bl	8000568 <__aeabi_dmul>
 800b9fe:	4632      	mov	r2, r6
 800ba00:	ec41 0b19 	vmov	d9, r0, r1
 800ba04:	463b      	mov	r3, r7
 800ba06:	4640      	mov	r0, r8
 800ba08:	4649      	mov	r1, r9
 800ba0a:	f7f4 fdad 	bl	8000568 <__aeabi_dmul>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	460b      	mov	r3, r1
 800ba12:	ec51 0b19 	vmov	r0, r1, d9
 800ba16:	f7f4 fbef 	bl	80001f8 <__aeabi_dsub>
 800ba1a:	4652      	mov	r2, sl
 800ba1c:	465b      	mov	r3, fp
 800ba1e:	f7f4 fda3 	bl	8000568 <__aeabi_dmul>
 800ba22:	ec53 2b18 	vmov	r2, r3, d8
 800ba26:	f7f4 fbe7 	bl	80001f8 <__aeabi_dsub>
 800ba2a:	a30b      	add	r3, pc, #44	; (adr r3, 800ba58 <__kernel_sin+0x148>)
 800ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba30:	4606      	mov	r6, r0
 800ba32:	460f      	mov	r7, r1
 800ba34:	4640      	mov	r0, r8
 800ba36:	4649      	mov	r1, r9
 800ba38:	f7f4 fd96 	bl	8000568 <__aeabi_dmul>
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	460b      	mov	r3, r1
 800ba40:	4630      	mov	r0, r6
 800ba42:	4639      	mov	r1, r7
 800ba44:	f7f4 fbda 	bl	80001fc <__adddf3>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	460b      	mov	r3, r1
 800ba4c:	4620      	mov	r0, r4
 800ba4e:	4629      	mov	r1, r5
 800ba50:	f7f4 fbd2 	bl	80001f8 <__aeabi_dsub>
 800ba54:	e7c4      	b.n	800b9e0 <__kernel_sin+0xd0>
 800ba56:	bf00      	nop
 800ba58:	55555549 	.word	0x55555549
 800ba5c:	3fc55555 	.word	0x3fc55555
 800ba60:	3fe00000 	.word	0x3fe00000
 800ba64:	5acfd57c 	.word	0x5acfd57c
 800ba68:	3de5d93a 	.word	0x3de5d93a
 800ba6c:	8a2b9ceb 	.word	0x8a2b9ceb
 800ba70:	3e5ae5e6 	.word	0x3e5ae5e6
 800ba74:	57b1fe7d 	.word	0x57b1fe7d
 800ba78:	3ec71de3 	.word	0x3ec71de3
 800ba7c:	19c161d5 	.word	0x19c161d5
 800ba80:	3f2a01a0 	.word	0x3f2a01a0
 800ba84:	1110f8a6 	.word	0x1110f8a6
 800ba88:	3f811111 	.word	0x3f811111

0800ba8c <finite>:
 800ba8c:	b082      	sub	sp, #8
 800ba8e:	ed8d 0b00 	vstr	d0, [sp]
 800ba92:	9801      	ldr	r0, [sp, #4]
 800ba94:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ba98:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ba9c:	0fc0      	lsrs	r0, r0, #31
 800ba9e:	b002      	add	sp, #8
 800baa0:	4770      	bx	lr
 800baa2:	0000      	movs	r0, r0
 800baa4:	0000      	movs	r0, r0
	...

0800baa8 <floor>:
 800baa8:	ec51 0b10 	vmov	r0, r1, d0
 800baac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bab0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800bab4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800bab8:	2e13      	cmp	r6, #19
 800baba:	ee10 5a10 	vmov	r5, s0
 800babe:	ee10 8a10 	vmov	r8, s0
 800bac2:	460c      	mov	r4, r1
 800bac4:	dc32      	bgt.n	800bb2c <floor+0x84>
 800bac6:	2e00      	cmp	r6, #0
 800bac8:	da14      	bge.n	800baf4 <floor+0x4c>
 800baca:	a333      	add	r3, pc, #204	; (adr r3, 800bb98 <floor+0xf0>)
 800bacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad0:	f7f4 fb94 	bl	80001fc <__adddf3>
 800bad4:	2200      	movs	r2, #0
 800bad6:	2300      	movs	r3, #0
 800bad8:	f7f4 ffd6 	bl	8000a88 <__aeabi_dcmpgt>
 800badc:	b138      	cbz	r0, 800baee <floor+0x46>
 800bade:	2c00      	cmp	r4, #0
 800bae0:	da57      	bge.n	800bb92 <floor+0xea>
 800bae2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800bae6:	431d      	orrs	r5, r3
 800bae8:	d001      	beq.n	800baee <floor+0x46>
 800baea:	4c2d      	ldr	r4, [pc, #180]	; (800bba0 <floor+0xf8>)
 800baec:	2500      	movs	r5, #0
 800baee:	4621      	mov	r1, r4
 800baf0:	4628      	mov	r0, r5
 800baf2:	e025      	b.n	800bb40 <floor+0x98>
 800baf4:	4f2b      	ldr	r7, [pc, #172]	; (800bba4 <floor+0xfc>)
 800baf6:	4137      	asrs	r7, r6
 800baf8:	ea01 0307 	and.w	r3, r1, r7
 800bafc:	4303      	orrs	r3, r0
 800bafe:	d01f      	beq.n	800bb40 <floor+0x98>
 800bb00:	a325      	add	r3, pc, #148	; (adr r3, 800bb98 <floor+0xf0>)
 800bb02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb06:	f7f4 fb79 	bl	80001fc <__adddf3>
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	f7f4 ffbb 	bl	8000a88 <__aeabi_dcmpgt>
 800bb12:	2800      	cmp	r0, #0
 800bb14:	d0eb      	beq.n	800baee <floor+0x46>
 800bb16:	2c00      	cmp	r4, #0
 800bb18:	bfbe      	ittt	lt
 800bb1a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bb1e:	fa43 f606 	asrlt.w	r6, r3, r6
 800bb22:	19a4      	addlt	r4, r4, r6
 800bb24:	ea24 0407 	bic.w	r4, r4, r7
 800bb28:	2500      	movs	r5, #0
 800bb2a:	e7e0      	b.n	800baee <floor+0x46>
 800bb2c:	2e33      	cmp	r6, #51	; 0x33
 800bb2e:	dd0b      	ble.n	800bb48 <floor+0xa0>
 800bb30:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bb34:	d104      	bne.n	800bb40 <floor+0x98>
 800bb36:	ee10 2a10 	vmov	r2, s0
 800bb3a:	460b      	mov	r3, r1
 800bb3c:	f7f4 fb5e 	bl	80001fc <__adddf3>
 800bb40:	ec41 0b10 	vmov	d0, r0, r1
 800bb44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb48:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800bb4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bb50:	fa23 f707 	lsr.w	r7, r3, r7
 800bb54:	4207      	tst	r7, r0
 800bb56:	d0f3      	beq.n	800bb40 <floor+0x98>
 800bb58:	a30f      	add	r3, pc, #60	; (adr r3, 800bb98 <floor+0xf0>)
 800bb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5e:	f7f4 fb4d 	bl	80001fc <__adddf3>
 800bb62:	2200      	movs	r2, #0
 800bb64:	2300      	movs	r3, #0
 800bb66:	f7f4 ff8f 	bl	8000a88 <__aeabi_dcmpgt>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	d0bf      	beq.n	800baee <floor+0x46>
 800bb6e:	2c00      	cmp	r4, #0
 800bb70:	da02      	bge.n	800bb78 <floor+0xd0>
 800bb72:	2e14      	cmp	r6, #20
 800bb74:	d103      	bne.n	800bb7e <floor+0xd6>
 800bb76:	3401      	adds	r4, #1
 800bb78:	ea25 0507 	bic.w	r5, r5, r7
 800bb7c:	e7b7      	b.n	800baee <floor+0x46>
 800bb7e:	2301      	movs	r3, #1
 800bb80:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bb84:	fa03 f606 	lsl.w	r6, r3, r6
 800bb88:	4435      	add	r5, r6
 800bb8a:	4545      	cmp	r5, r8
 800bb8c:	bf38      	it	cc
 800bb8e:	18e4      	addcc	r4, r4, r3
 800bb90:	e7f2      	b.n	800bb78 <floor+0xd0>
 800bb92:	2500      	movs	r5, #0
 800bb94:	462c      	mov	r4, r5
 800bb96:	e7aa      	b.n	800baee <floor+0x46>
 800bb98:	8800759c 	.word	0x8800759c
 800bb9c:	7e37e43c 	.word	0x7e37e43c
 800bba0:	bff00000 	.word	0xbff00000
 800bba4:	000fffff 	.word	0x000fffff

0800bba8 <nan>:
 800bba8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bbb0 <nan+0x8>
 800bbac:	4770      	bx	lr
 800bbae:	bf00      	nop
 800bbb0:	00000000 	.word	0x00000000
 800bbb4:	7ff80000 	.word	0x7ff80000

0800bbb8 <rint>:
 800bbb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbba:	ec51 0b10 	vmov	r0, r1, d0
 800bbbe:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bbc2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800bbc6:	2e13      	cmp	r6, #19
 800bbc8:	ee10 4a10 	vmov	r4, s0
 800bbcc:	460b      	mov	r3, r1
 800bbce:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800bbd2:	dc58      	bgt.n	800bc86 <rint+0xce>
 800bbd4:	2e00      	cmp	r6, #0
 800bbd6:	da2b      	bge.n	800bc30 <rint+0x78>
 800bbd8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800bbdc:	4302      	orrs	r2, r0
 800bbde:	d023      	beq.n	800bc28 <rint+0x70>
 800bbe0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800bbe4:	4302      	orrs	r2, r0
 800bbe6:	4254      	negs	r4, r2
 800bbe8:	4314      	orrs	r4, r2
 800bbea:	0c4b      	lsrs	r3, r1, #17
 800bbec:	0b24      	lsrs	r4, r4, #12
 800bbee:	045b      	lsls	r3, r3, #17
 800bbf0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800bbf4:	ea44 0103 	orr.w	r1, r4, r3
 800bbf8:	4b32      	ldr	r3, [pc, #200]	; (800bcc4 <rint+0x10c>)
 800bbfa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bbfe:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bc02:	4602      	mov	r2, r0
 800bc04:	460b      	mov	r3, r1
 800bc06:	4630      	mov	r0, r6
 800bc08:	4639      	mov	r1, r7
 800bc0a:	f7f4 faf7 	bl	80001fc <__adddf3>
 800bc0e:	e9cd 0100 	strd	r0, r1, [sp]
 800bc12:	463b      	mov	r3, r7
 800bc14:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc18:	4632      	mov	r2, r6
 800bc1a:	f7f4 faed 	bl	80001f8 <__aeabi_dsub>
 800bc1e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bc22:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800bc26:	4639      	mov	r1, r7
 800bc28:	ec41 0b10 	vmov	d0, r0, r1
 800bc2c:	b003      	add	sp, #12
 800bc2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc30:	4a25      	ldr	r2, [pc, #148]	; (800bcc8 <rint+0x110>)
 800bc32:	4132      	asrs	r2, r6
 800bc34:	ea01 0702 	and.w	r7, r1, r2
 800bc38:	4307      	orrs	r7, r0
 800bc3a:	d0f5      	beq.n	800bc28 <rint+0x70>
 800bc3c:	0851      	lsrs	r1, r2, #1
 800bc3e:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800bc42:	4314      	orrs	r4, r2
 800bc44:	d00c      	beq.n	800bc60 <rint+0xa8>
 800bc46:	ea23 0201 	bic.w	r2, r3, r1
 800bc4a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bc4e:	2e13      	cmp	r6, #19
 800bc50:	fa43 f606 	asr.w	r6, r3, r6
 800bc54:	bf0c      	ite	eq
 800bc56:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800bc5a:	2400      	movne	r4, #0
 800bc5c:	ea42 0306 	orr.w	r3, r2, r6
 800bc60:	4918      	ldr	r1, [pc, #96]	; (800bcc4 <rint+0x10c>)
 800bc62:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800bc66:	4622      	mov	r2, r4
 800bc68:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bc6c:	4620      	mov	r0, r4
 800bc6e:	4629      	mov	r1, r5
 800bc70:	f7f4 fac4 	bl	80001fc <__adddf3>
 800bc74:	e9cd 0100 	strd	r0, r1, [sp]
 800bc78:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc7c:	4622      	mov	r2, r4
 800bc7e:	462b      	mov	r3, r5
 800bc80:	f7f4 faba 	bl	80001f8 <__aeabi_dsub>
 800bc84:	e7d0      	b.n	800bc28 <rint+0x70>
 800bc86:	2e33      	cmp	r6, #51	; 0x33
 800bc88:	dd07      	ble.n	800bc9a <rint+0xe2>
 800bc8a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bc8e:	d1cb      	bne.n	800bc28 <rint+0x70>
 800bc90:	ee10 2a10 	vmov	r2, s0
 800bc94:	f7f4 fab2 	bl	80001fc <__adddf3>
 800bc98:	e7c6      	b.n	800bc28 <rint+0x70>
 800bc9a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800bc9e:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800bca2:	40d6      	lsrs	r6, r2
 800bca4:	4230      	tst	r0, r6
 800bca6:	d0bf      	beq.n	800bc28 <rint+0x70>
 800bca8:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800bcac:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800bcb0:	bf1f      	itttt	ne
 800bcb2:	ea24 0101 	bicne.w	r1, r4, r1
 800bcb6:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800bcba:	fa44 f202 	asrne.w	r2, r4, r2
 800bcbe:	ea41 0402 	orrne.w	r4, r1, r2
 800bcc2:	e7cd      	b.n	800bc60 <rint+0xa8>
 800bcc4:	0800c0c8 	.word	0x0800c0c8
 800bcc8:	000fffff 	.word	0x000fffff
 800bccc:	00000000 	.word	0x00000000

0800bcd0 <scalbn>:
 800bcd0:	b570      	push	{r4, r5, r6, lr}
 800bcd2:	ec55 4b10 	vmov	r4, r5, d0
 800bcd6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800bcda:	4606      	mov	r6, r0
 800bcdc:	462b      	mov	r3, r5
 800bcde:	b99a      	cbnz	r2, 800bd08 <scalbn+0x38>
 800bce0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bce4:	4323      	orrs	r3, r4
 800bce6:	d036      	beq.n	800bd56 <scalbn+0x86>
 800bce8:	4b39      	ldr	r3, [pc, #228]	; (800bdd0 <scalbn+0x100>)
 800bcea:	4629      	mov	r1, r5
 800bcec:	ee10 0a10 	vmov	r0, s0
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	f7f4 fc39 	bl	8000568 <__aeabi_dmul>
 800bcf6:	4b37      	ldr	r3, [pc, #220]	; (800bdd4 <scalbn+0x104>)
 800bcf8:	429e      	cmp	r6, r3
 800bcfa:	4604      	mov	r4, r0
 800bcfc:	460d      	mov	r5, r1
 800bcfe:	da10      	bge.n	800bd22 <scalbn+0x52>
 800bd00:	a32b      	add	r3, pc, #172	; (adr r3, 800bdb0 <scalbn+0xe0>)
 800bd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd06:	e03a      	b.n	800bd7e <scalbn+0xae>
 800bd08:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800bd0c:	428a      	cmp	r2, r1
 800bd0e:	d10c      	bne.n	800bd2a <scalbn+0x5a>
 800bd10:	ee10 2a10 	vmov	r2, s0
 800bd14:	4620      	mov	r0, r4
 800bd16:	4629      	mov	r1, r5
 800bd18:	f7f4 fa70 	bl	80001fc <__adddf3>
 800bd1c:	4604      	mov	r4, r0
 800bd1e:	460d      	mov	r5, r1
 800bd20:	e019      	b.n	800bd56 <scalbn+0x86>
 800bd22:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bd26:	460b      	mov	r3, r1
 800bd28:	3a36      	subs	r2, #54	; 0x36
 800bd2a:	4432      	add	r2, r6
 800bd2c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800bd30:	428a      	cmp	r2, r1
 800bd32:	dd08      	ble.n	800bd46 <scalbn+0x76>
 800bd34:	2d00      	cmp	r5, #0
 800bd36:	a120      	add	r1, pc, #128	; (adr r1, 800bdb8 <scalbn+0xe8>)
 800bd38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd3c:	da1c      	bge.n	800bd78 <scalbn+0xa8>
 800bd3e:	a120      	add	r1, pc, #128	; (adr r1, 800bdc0 <scalbn+0xf0>)
 800bd40:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd44:	e018      	b.n	800bd78 <scalbn+0xa8>
 800bd46:	2a00      	cmp	r2, #0
 800bd48:	dd08      	ble.n	800bd5c <scalbn+0x8c>
 800bd4a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bd4e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bd52:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bd56:	ec45 4b10 	vmov	d0, r4, r5
 800bd5a:	bd70      	pop	{r4, r5, r6, pc}
 800bd5c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800bd60:	da19      	bge.n	800bd96 <scalbn+0xc6>
 800bd62:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bd66:	429e      	cmp	r6, r3
 800bd68:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800bd6c:	dd0a      	ble.n	800bd84 <scalbn+0xb4>
 800bd6e:	a112      	add	r1, pc, #72	; (adr r1, 800bdb8 <scalbn+0xe8>)
 800bd70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d1e2      	bne.n	800bd3e <scalbn+0x6e>
 800bd78:	a30f      	add	r3, pc, #60	; (adr r3, 800bdb8 <scalbn+0xe8>)
 800bd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7e:	f7f4 fbf3 	bl	8000568 <__aeabi_dmul>
 800bd82:	e7cb      	b.n	800bd1c <scalbn+0x4c>
 800bd84:	a10a      	add	r1, pc, #40	; (adr r1, 800bdb0 <scalbn+0xe0>)
 800bd86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d0b8      	beq.n	800bd00 <scalbn+0x30>
 800bd8e:	a10e      	add	r1, pc, #56	; (adr r1, 800bdc8 <scalbn+0xf8>)
 800bd90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd94:	e7b4      	b.n	800bd00 <scalbn+0x30>
 800bd96:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bd9a:	3236      	adds	r2, #54	; 0x36
 800bd9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bda0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800bda4:	4620      	mov	r0, r4
 800bda6:	4b0c      	ldr	r3, [pc, #48]	; (800bdd8 <scalbn+0x108>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	e7e8      	b.n	800bd7e <scalbn+0xae>
 800bdac:	f3af 8000 	nop.w
 800bdb0:	c2f8f359 	.word	0xc2f8f359
 800bdb4:	01a56e1f 	.word	0x01a56e1f
 800bdb8:	8800759c 	.word	0x8800759c
 800bdbc:	7e37e43c 	.word	0x7e37e43c
 800bdc0:	8800759c 	.word	0x8800759c
 800bdc4:	fe37e43c 	.word	0xfe37e43c
 800bdc8:	c2f8f359 	.word	0xc2f8f359
 800bdcc:	81a56e1f 	.word	0x81a56e1f
 800bdd0:	43500000 	.word	0x43500000
 800bdd4:	ffff3cb0 	.word	0xffff3cb0
 800bdd8:	3c900000 	.word	0x3c900000

0800bddc <_init>:
 800bddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdde:	bf00      	nop
 800bde0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bde2:	bc08      	pop	{r3}
 800bde4:	469e      	mov	lr, r3
 800bde6:	4770      	bx	lr

0800bde8 <_fini>:
 800bde8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdea:	bf00      	nop
 800bdec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdee:	bc08      	pop	{r3}
 800bdf0:	469e      	mov	lr, r3
 800bdf2:	4770      	bx	lr
