Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 358293c6c07c4586bc1f5eec214713d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.mem_prog
Compiling module xil_defaultlib.mem_model
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
