
projet_e3a_s6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b378  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001654  0800b488  0800b488  0001b488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cadc  0800cadc  0001cadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800cae4  0800cae4  0001cae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800caec  0800caec  0001caec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800caf0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005c8  200009d8  0800d4c8  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000fa0  0800d4c8  00020fa0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000dd60  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002e7b  00000000  00000000  0002e761  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000ef0  00000000  00000000  000315e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000d98  00000000  00000000  000324d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001922f  00000000  00000000  00033268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00011a63  00000000  00000000  0004c497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00081398  00000000  00000000  0005defa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  000df292  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005270  00000000  00000000  000df2e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b470 	.word	0x0800b470

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800b470 	.word	0x0800b470

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b976 	b.w	8000d8c <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9e08      	ldr	r6, [sp, #32]
 8000abe:	460d      	mov	r5, r1
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	4688      	mov	r8, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d14d      	bne.n	8000b64 <__udivmoddi4+0xac>
 8000ac8:	428a      	cmp	r2, r1
 8000aca:	4694      	mov	ip, r2
 8000acc:	d968      	bls.n	8000ba0 <__udivmoddi4+0xe8>
 8000ace:	fab2 f282 	clz	r2, r2
 8000ad2:	b152      	cbz	r2, 8000aea <__udivmoddi4+0x32>
 8000ad4:	fa01 f302 	lsl.w	r3, r1, r2
 8000ad8:	f1c2 0120 	rsb	r1, r2, #32
 8000adc:	fa20 f101 	lsr.w	r1, r0, r1
 8000ae0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ae4:	ea41 0803 	orr.w	r8, r1, r3
 8000ae8:	4094      	lsls	r4, r2
 8000aea:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000aee:	fbb8 f7f1 	udiv	r7, r8, r1
 8000af2:	fa1f fe8c 	uxth.w	lr, ip
 8000af6:	fb01 8817 	mls	r8, r1, r7, r8
 8000afa:	fb07 f00e 	mul.w	r0, r7, lr
 8000afe:	0c23      	lsrs	r3, r4, #16
 8000b00:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b04:	4298      	cmp	r0, r3
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x66>
 8000b08:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0c:	f107 35ff 	add.w	r5, r7, #4294967295
 8000b10:	f080 811e 	bcs.w	8000d50 <__udivmoddi4+0x298>
 8000b14:	4298      	cmp	r0, r3
 8000b16:	f240 811b 	bls.w	8000d50 <__udivmoddi4+0x298>
 8000b1a:	3f02      	subs	r7, #2
 8000b1c:	4463      	add	r3, ip
 8000b1e:	1a1b      	subs	r3, r3, r0
 8000b20:	fbb3 f0f1 	udiv	r0, r3, r1
 8000b24:	fb01 3310 	mls	r3, r1, r0, r3
 8000b28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b2c:	b2a4      	uxth	r4, r4
 8000b2e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b32:	45a6      	cmp	lr, r4
 8000b34:	d90a      	bls.n	8000b4c <__udivmoddi4+0x94>
 8000b36:	eb1c 0404 	adds.w	r4, ip, r4
 8000b3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b3e:	f080 8109 	bcs.w	8000d54 <__udivmoddi4+0x29c>
 8000b42:	45a6      	cmp	lr, r4
 8000b44:	f240 8106 	bls.w	8000d54 <__udivmoddi4+0x29c>
 8000b48:	4464      	add	r4, ip
 8000b4a:	3802      	subs	r0, #2
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	eba4 040e 	sub.w	r4, r4, lr
 8000b52:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b56:	b11e      	cbz	r6, 8000b60 <__udivmoddi4+0xa8>
 8000b58:	2300      	movs	r3, #0
 8000b5a:	40d4      	lsrs	r4, r2
 8000b5c:	e9c6 4300 	strd	r4, r3, [r6]
 8000b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b64:	428b      	cmp	r3, r1
 8000b66:	d908      	bls.n	8000b7a <__udivmoddi4+0xc2>
 8000b68:	2e00      	cmp	r6, #0
 8000b6a:	f000 80ee 	beq.w	8000d4a <__udivmoddi4+0x292>
 8000b6e:	2100      	movs	r1, #0
 8000b70:	e9c6 0500 	strd	r0, r5, [r6]
 8000b74:	4608      	mov	r0, r1
 8000b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b7a:	fab3 f183 	clz	r1, r3
 8000b7e:	2900      	cmp	r1, #0
 8000b80:	d14a      	bne.n	8000c18 <__udivmoddi4+0x160>
 8000b82:	42ab      	cmp	r3, r5
 8000b84:	d302      	bcc.n	8000b8c <__udivmoddi4+0xd4>
 8000b86:	4282      	cmp	r2, r0
 8000b88:	f200 80fc 	bhi.w	8000d84 <__udivmoddi4+0x2cc>
 8000b8c:	1a84      	subs	r4, r0, r2
 8000b8e:	eb65 0303 	sbc.w	r3, r5, r3
 8000b92:	2001      	movs	r0, #1
 8000b94:	4698      	mov	r8, r3
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	d0e2      	beq.n	8000b60 <__udivmoddi4+0xa8>
 8000b9a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b9e:	e7df      	b.n	8000b60 <__udivmoddi4+0xa8>
 8000ba0:	b902      	cbnz	r2, 8000ba4 <__udivmoddi4+0xec>
 8000ba2:	deff      	udf	#255	; 0xff
 8000ba4:	fab2 f282 	clz	r2, r2
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	f040 8091 	bne.w	8000cd0 <__udivmoddi4+0x218>
 8000bae:	eba1 000c 	sub.w	r0, r1, ip
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bb8:	fa1f fe8c 	uxth.w	lr, ip
 8000bbc:	fbb0 f3f7 	udiv	r3, r0, r7
 8000bc0:	fb07 0013 	mls	r0, r7, r3, r0
 8000bc4:	0c25      	lsrs	r5, r4, #16
 8000bc6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000bca:	fb0e f003 	mul.w	r0, lr, r3
 8000bce:	42a8      	cmp	r0, r5
 8000bd0:	d908      	bls.n	8000be4 <__udivmoddi4+0x12c>
 8000bd2:	eb1c 0505 	adds.w	r5, ip, r5
 8000bd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x12a>
 8000bdc:	42a8      	cmp	r0, r5
 8000bde:	f200 80ce 	bhi.w	8000d7e <__udivmoddi4+0x2c6>
 8000be2:	4643      	mov	r3, r8
 8000be4:	1a2d      	subs	r5, r5, r0
 8000be6:	fbb5 f0f7 	udiv	r0, r5, r7
 8000bea:	fb07 5510 	mls	r5, r7, r0, r5
 8000bee:	fb0e fe00 	mul.w	lr, lr, r0
 8000bf2:	b2a4      	uxth	r4, r4
 8000bf4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x156>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f100 35ff 	add.w	r5, r0, #4294967295
 8000c04:	d202      	bcs.n	8000c0c <__udivmoddi4+0x154>
 8000c06:	45a6      	cmp	lr, r4
 8000c08:	f200 80b6 	bhi.w	8000d78 <__udivmoddi4+0x2c0>
 8000c0c:	4628      	mov	r0, r5
 8000c0e:	eba4 040e 	sub.w	r4, r4, lr
 8000c12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c16:	e79e      	b.n	8000b56 <__udivmoddi4+0x9e>
 8000c18:	f1c1 0720 	rsb	r7, r1, #32
 8000c1c:	408b      	lsls	r3, r1
 8000c1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c26:	fa25 fa07 	lsr.w	sl, r5, r7
 8000c2a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2e:	fbba f8f9 	udiv	r8, sl, r9
 8000c32:	fa20 f307 	lsr.w	r3, r0, r7
 8000c36:	fb09 aa18 	mls	sl, r9, r8, sl
 8000c3a:	408d      	lsls	r5, r1
 8000c3c:	fa1f fe8c 	uxth.w	lr, ip
 8000c40:	431d      	orrs	r5, r3
 8000c42:	fa00 f301 	lsl.w	r3, r0, r1
 8000c46:	fb08 f00e 	mul.w	r0, r8, lr
 8000c4a:	0c2c      	lsrs	r4, r5, #16
 8000c4c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000c50:	42a0      	cmp	r0, r4
 8000c52:	fa02 f201 	lsl.w	r2, r2, r1
 8000c56:	d90b      	bls.n	8000c70 <__udivmoddi4+0x1b8>
 8000c58:	eb1c 0404 	adds.w	r4, ip, r4
 8000c5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c60:	f080 8088 	bcs.w	8000d74 <__udivmoddi4+0x2bc>
 8000c64:	42a0      	cmp	r0, r4
 8000c66:	f240 8085 	bls.w	8000d74 <__udivmoddi4+0x2bc>
 8000c6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c6e:	4464      	add	r4, ip
 8000c70:	1a24      	subs	r4, r4, r0
 8000c72:	fbb4 f0f9 	udiv	r0, r4, r9
 8000c76:	fb09 4410 	mls	r4, r9, r0, r4
 8000c7a:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c7e:	b2ad      	uxth	r5, r5
 8000c80:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c84:	45a6      	cmp	lr, r4
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x1e2>
 8000c88:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000c90:	d26c      	bcs.n	8000d6c <__udivmoddi4+0x2b4>
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	d96a      	bls.n	8000d6c <__udivmoddi4+0x2b4>
 8000c96:	3802      	subs	r0, #2
 8000c98:	4464      	add	r4, ip
 8000c9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c9e:	fba0 9502 	umull	r9, r5, r0, r2
 8000ca2:	eba4 040e 	sub.w	r4, r4, lr
 8000ca6:	42ac      	cmp	r4, r5
 8000ca8:	46c8      	mov	r8, r9
 8000caa:	46ae      	mov	lr, r5
 8000cac:	d356      	bcc.n	8000d5c <__udivmoddi4+0x2a4>
 8000cae:	d053      	beq.n	8000d58 <__udivmoddi4+0x2a0>
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d069      	beq.n	8000d88 <__udivmoddi4+0x2d0>
 8000cb4:	ebb3 0208 	subs.w	r2, r3, r8
 8000cb8:	eb64 040e 	sbc.w	r4, r4, lr
 8000cbc:	fa22 f301 	lsr.w	r3, r2, r1
 8000cc0:	fa04 f707 	lsl.w	r7, r4, r7
 8000cc4:	431f      	orrs	r7, r3
 8000cc6:	40cc      	lsrs	r4, r1
 8000cc8:	e9c6 7400 	strd	r7, r4, [r6]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	e747      	b.n	8000b60 <__udivmoddi4+0xa8>
 8000cd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd4:	f1c2 0120 	rsb	r1, r2, #32
 8000cd8:	fa25 f301 	lsr.w	r3, r5, r1
 8000cdc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce0:	fa20 f101 	lsr.w	r1, r0, r1
 8000ce4:	4095      	lsls	r5, r2
 8000ce6:	430d      	orrs	r5, r1
 8000ce8:	fbb3 f1f7 	udiv	r1, r3, r7
 8000cec:	fb07 3311 	mls	r3, r7, r1, r3
 8000cf0:	fa1f fe8c 	uxth.w	lr, ip
 8000cf4:	0c28      	lsrs	r0, r5, #16
 8000cf6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cfa:	fb01 f30e 	mul.w	r3, r1, lr
 8000cfe:	4283      	cmp	r3, r0
 8000d00:	fa04 f402 	lsl.w	r4, r4, r2
 8000d04:	d908      	bls.n	8000d18 <__udivmoddi4+0x260>
 8000d06:	eb1c 0000 	adds.w	r0, ip, r0
 8000d0a:	f101 38ff 	add.w	r8, r1, #4294967295
 8000d0e:	d22f      	bcs.n	8000d70 <__udivmoddi4+0x2b8>
 8000d10:	4283      	cmp	r3, r0
 8000d12:	d92d      	bls.n	8000d70 <__udivmoddi4+0x2b8>
 8000d14:	3902      	subs	r1, #2
 8000d16:	4460      	add	r0, ip
 8000d18:	1ac0      	subs	r0, r0, r3
 8000d1a:	fbb0 f3f7 	udiv	r3, r0, r7
 8000d1e:	fb07 0013 	mls	r0, r7, r3, r0
 8000d22:	b2ad      	uxth	r5, r5
 8000d24:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d28:	fb03 f00e 	mul.w	r0, r3, lr
 8000d2c:	42a8      	cmp	r0, r5
 8000d2e:	d908      	bls.n	8000d42 <__udivmoddi4+0x28a>
 8000d30:	eb1c 0505 	adds.w	r5, ip, r5
 8000d34:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d38:	d216      	bcs.n	8000d68 <__udivmoddi4+0x2b0>
 8000d3a:	42a8      	cmp	r0, r5
 8000d3c:	d914      	bls.n	8000d68 <__udivmoddi4+0x2b0>
 8000d3e:	3b02      	subs	r3, #2
 8000d40:	4465      	add	r5, ip
 8000d42:	1a28      	subs	r0, r5, r0
 8000d44:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d48:	e738      	b.n	8000bbc <__udivmoddi4+0x104>
 8000d4a:	4631      	mov	r1, r6
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	e707      	b.n	8000b60 <__udivmoddi4+0xa8>
 8000d50:	462f      	mov	r7, r5
 8000d52:	e6e4      	b.n	8000b1e <__udivmoddi4+0x66>
 8000d54:	4618      	mov	r0, r3
 8000d56:	e6f9      	b.n	8000b4c <__udivmoddi4+0x94>
 8000d58:	454b      	cmp	r3, r9
 8000d5a:	d2a9      	bcs.n	8000cb0 <__udivmoddi4+0x1f8>
 8000d5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000d60:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d64:	3801      	subs	r0, #1
 8000d66:	e7a3      	b.n	8000cb0 <__udivmoddi4+0x1f8>
 8000d68:	4643      	mov	r3, r8
 8000d6a:	e7ea      	b.n	8000d42 <__udivmoddi4+0x28a>
 8000d6c:	4628      	mov	r0, r5
 8000d6e:	e794      	b.n	8000c9a <__udivmoddi4+0x1e2>
 8000d70:	4641      	mov	r1, r8
 8000d72:	e7d1      	b.n	8000d18 <__udivmoddi4+0x260>
 8000d74:	46d0      	mov	r8, sl
 8000d76:	e77b      	b.n	8000c70 <__udivmoddi4+0x1b8>
 8000d78:	4464      	add	r4, ip
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	e747      	b.n	8000c0e <__udivmoddi4+0x156>
 8000d7e:	3b02      	subs	r3, #2
 8000d80:	4465      	add	r5, ip
 8000d82:	e72f      	b.n	8000be4 <__udivmoddi4+0x12c>
 8000d84:	4608      	mov	r0, r1
 8000d86:	e706      	b.n	8000b96 <__udivmoddi4+0xde>
 8000d88:	4631      	mov	r1, r6
 8000d8a:	e6e9      	b.n	8000b60 <__udivmoddi4+0xa8>

08000d8c <__aeabi_idiv0>:
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <Init_Jauge>:

#include "tft_ili9341/stm32f1_ili9341.h"
#include "stm32f1_gpio.h"


void Init_Jauge(){
 8000d90:	b590      	push	{r4, r7, lr}
 8000d92:	b08b      	sub	sp, #44	; 0x2c
 8000d94:	af02      	add	r7, sp, #8
	uint16_t jauge_x0 = 281;
 8000d96:	f240 1319 	movw	r3, #281	; 0x119
 8000d9a:	83fb      	strh	r3, [r7, #30]
	uint16_t jauge_x1 = 301;
 8000d9c:	f240 132d 	movw	r3, #301	; 0x12d
 8000da0:	83bb      	strh	r3, [r7, #28]
	uint16_t jauge_y0 = 31;
 8000da2:	231f      	movs	r3, #31
 8000da4:	837b      	strh	r3, [r7, #26]
	uint16_t jauge_y1 = 211;
 8000da6:	23d3      	movs	r3, #211	; 0xd3
 8000da8:	833b      	strh	r3, [r7, #24]
	uint16_t rapport = (jauge_y1 - jauge_y0) / 4;
 8000daa:	8b3a      	ldrh	r2, [r7, #24]
 8000dac:	8b7b      	ldrh	r3, [r7, #26]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	da00      	bge.n	8000db6 <Init_Jauge+0x26>
 8000db4:	3303      	adds	r3, #3
 8000db6:	109b      	asrs	r3, r3, #2
 8000db8:	82fb      	strh	r3, [r7, #22]

	uint32_t c0 = ILI9341_COLOR_GREEN;
 8000dba:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000dbe:	613b      	str	r3, [r7, #16]
	uint32_t c1 = ILI9341_COLOR_YELLOW;
 8000dc0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000dc4:	60fb      	str	r3, [r7, #12]
	uint32_t c2 = ILI9341_COLOR_ORANGE;
 8000dc6:	f64f 33e4 	movw	r3, #64484	; 0xfbe4
 8000dca:	60bb      	str	r3, [r7, #8]
	uint32_t c3 = ILI9341_COLOR_RED;
 8000dcc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000dd0:	607b      	str	r3, [r7, #4]

	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 0* rapport, jauge_x1, jauge_y0 + 1* rapport, c3 );
 8000dd2:	8b7a      	ldrh	r2, [r7, #26]
 8000dd4:	8afb      	ldrh	r3, [r7, #22]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	b29c      	uxth	r4, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	8bba      	ldrh	r2, [r7, #28]
 8000de0:	8b79      	ldrh	r1, [r7, #26]
 8000de2:	8bf8      	ldrh	r0, [r7, #30]
 8000de4:	9300      	str	r3, [sp, #0]
 8000de6:	4623      	mov	r3, r4
 8000de8:	f002 fa9e 	bl	8003328 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 1* rapport, jauge_x1, jauge_y0 + 2* rapport, c2 );
 8000dec:	8b7a      	ldrh	r2, [r7, #26]
 8000dee:	8afb      	ldrh	r3, [r7, #22]
 8000df0:	4413      	add	r3, r2
 8000df2:	b299      	uxth	r1, r3
 8000df4:	8afb      	ldrh	r3, [r7, #22]
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	8b7b      	ldrh	r3, [r7, #26]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	b29c      	uxth	r4, r3
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	8bba      	ldrh	r2, [r7, #28]
 8000e06:	8bf8      	ldrh	r0, [r7, #30]
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	4623      	mov	r3, r4
 8000e0c:	f002 fa8c 	bl	8003328 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 2* rapport, jauge_x1, jauge_y0 + 3* rapport, c1 );
 8000e10:	8afb      	ldrh	r3, [r7, #22]
 8000e12:	005b      	lsls	r3, r3, #1
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	8b7b      	ldrh	r3, [r7, #26]
 8000e18:	4413      	add	r3, r2
 8000e1a:	b299      	uxth	r1, r3
 8000e1c:	8afb      	ldrh	r3, [r7, #22]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	0052      	lsls	r2, r2, #1
 8000e22:	4413      	add	r3, r2
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	8b7b      	ldrh	r3, [r7, #26]
 8000e28:	4413      	add	r3, r2
 8000e2a:	b29c      	uxth	r4, r3
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	8bba      	ldrh	r2, [r7, #28]
 8000e32:	8bf8      	ldrh	r0, [r7, #30]
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	4623      	mov	r3, r4
 8000e38:	f002 fa76 	bl	8003328 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 3* rapport, jauge_x1, jauge_y0 + 4* rapport, c0 );
 8000e3c:	8afb      	ldrh	r3, [r7, #22]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	0052      	lsls	r2, r2, #1
 8000e42:	4413      	add	r3, r2
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	8b7b      	ldrh	r3, [r7, #26]
 8000e48:	4413      	add	r3, r2
 8000e4a:	b299      	uxth	r1, r3
 8000e4c:	8afb      	ldrh	r3, [r7, #22]
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	8b7b      	ldrh	r3, [r7, #26]
 8000e54:	4413      	add	r3, r2
 8000e56:	b29c      	uxth	r4, r3
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	8bba      	ldrh	r2, [r7, #28]
 8000e5e:	8bf8      	ldrh	r0, [r7, #30]
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	4623      	mov	r3, r4
 8000e64:	f002 fa60 	bl	8003328 <ILI9341_DrawFilledRectangle>
	ILI9341_Puts(200,190, "vitesse", &Font_11x18, ILI9341_COLOR_BROWN,ILI9341_COLOR_WHITE);
 8000e68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e6c:	9301      	str	r3, [sp, #4]
 8000e6e:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <Init_Jauge+0xf8>)
 8000e76:	4a05      	ldr	r2, [pc, #20]	; (8000e8c <Init_Jauge+0xfc>)
 8000e78:	21be      	movs	r1, #190	; 0xbe
 8000e7a:	20c8      	movs	r0, #200	; 0xc8
 8000e7c:	f002 f818 	bl	8002eb0 <ILI9341_Puts>

}
 8000e80:	bf00      	nop
 8000e82:	3724      	adds	r7, #36	; 0x24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd90      	pop	{r4, r7, pc}
 8000e88:	20000014 	.word	0x20000014
 8000e8c:	0800b488 	.word	0x0800b488

08000e90 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
	if(t)
 8000e94:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <process_ms+0x20>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d004      	beq.n	8000ea6 <process_ms+0x16>
		t--;
 8000e9c:	4b04      	ldr	r3, [pc, #16]	; (8000eb0 <process_ms+0x20>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	4a03      	ldr	r2, [pc, #12]	; (8000eb0 <process_ms+0x20>)
 8000ea4:	6013      	str	r3, [r2, #0]
}
 8000ea6:	bf00      	nop
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bc80      	pop	{r7}
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	200009f4 	.word	0x200009f4

08000eb4 <main>:


int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b088      	sub	sp, #32
 8000eb8:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000eba:	f002 fb41 	bl	8003540 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8000ebe:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f000 ff32 	bl	8001d2c <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2101      	movs	r1, #1
 8000ecc:	2001      	movs	r0, #1
 8000ece:	f000 fc99 	bl	8001804 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2120      	movs	r1, #32
 8000edc:	4839      	ldr	r0, [pc, #228]	; (8000fc4 <main+0x110>)
 8000ede:	f000 f95b 	bl	8001198 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eee:	4836      	ldr	r0, [pc, #216]	; (8000fc8 <main+0x114>)
 8000ef0:	f000 f952 	bl	8001198 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000ef4:	4835      	ldr	r0, [pc, #212]	; (8000fcc <main+0x118>)
 8000ef6:	f001 fccb 	bl	8002890 <Systick_add_callback_function>

#define utilisation_LCD
#ifdef utilisation_LCD
	ILI9341_Init();
 8000efa:	f001 fcf3 	bl	80028e4 <ILI9341_Init>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8000efe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000f02:	f001 ff1d 	bl	8002d40 <ILI9341_Fill>
	ILI9341_DrawCircle(20,20,5,ILI9341_COLOR_BLUE);
 8000f06:	231f      	movs	r3, #31
 8000f08:	2205      	movs	r2, #5
 8000f0a:	2114      	movs	r1, #20
 8000f0c:	2014      	movs	r0, #20
 8000f0e:	f002 fa43 	bl	8003398 <ILI9341_DrawCircle>
	//ILI9341_DrawLine(20,20,100,20,ILI9341_COLOR_RED);
	//ILI9341_DrawLine(20,20,20,100,ILI9341_COLOR_RED);
	ILI9341_Putc(110,11,'x',&Font_11x18,ILI9341_COLOR_BLUE,ILI9341_COLOR_WHITE);
 8000f12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f16:	9301      	str	r3, [sp, #4]
 8000f18:	231f      	movs	r3, #31
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	4b2c      	ldr	r3, [pc, #176]	; (8000fd0 <main+0x11c>)
 8000f1e:	2278      	movs	r2, #120	; 0x78
 8000f20:	210b      	movs	r1, #11
 8000f22:	206e      	movs	r0, #110	; 0x6e
 8000f24:	f002 f838 	bl	8002f98 <ILI9341_Putc>
	ILI9341_Putc(15,110,'y',&Font_11x18,ILI9341_COLOR_BLUE,ILI9341_COLOR_WHITE);
 8000f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f2c:	9301      	str	r3, [sp, #4]
 8000f2e:	231f      	movs	r3, #31
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	4b27      	ldr	r3, [pc, #156]	; (8000fd0 <main+0x11c>)
 8000f34:	2279      	movs	r2, #121	; 0x79
 8000f36:	216e      	movs	r1, #110	; 0x6e
 8000f38:	200f      	movs	r0, #15
 8000f3a:	f002 f82d 	bl	8002f98 <ILI9341_Putc>
	//ILI9341_Puts(200,200, "chaine", &Font_11x18, ILI9341_COLOR_BROWN,ILI9341_COLOR_WHITE);

	ILI9341_DrawRectangle(281,31,301,211,ILI9341_COLOR_RED);
 8000f3e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	23d3      	movs	r3, #211	; 0xd3
 8000f46:	f240 122d 	movw	r2, #301	; 0x12d
 8000f4a:	211f      	movs	r1, #31
 8000f4c:	f240 1019 	movw	r0, #281	; 0x119
 8000f50:	f002 f9b2 	bl	80032b8 <ILI9341_DrawRectangle>
//pour que l'ecran affiche l'angle du servo
#endif

#endif

	Init_Jauge();
 8000f54:	f7ff ff1c 	bl	8000d90 <Init_Jauge>
	//uint16_t infrar;
	uint32_t i = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
	uint8_t cnt = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	74fb      	strb	r3, [r7, #19]
	uint32_t vitesse = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60fb      	str	r3, [r7, #12]

	uint8_t button = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	72fb      	strb	r3, [r7, #11]
	uint8_t button1 = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	72bb      	strb	r3, [r7, #10]
	uint8_t button2 = 0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	727b      	strb	r3, [r7, #9]
	uint8_t button3 = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	723b      	strb	r3, [r7, #8]

	uint8_t button1_p = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	71fb      	strb	r3, [r7, #7]
	uint8_t button2_p = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	71bb      	strb	r3, [r7, #6]
	uint8_t button3_p = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	717b      	strb	r3, [r7, #5]

	while(1)	//boucle de tche de fond
	{
		//button_p = 1;
		//button = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
		if (i== 10000){
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d109      	bne.n	8000f9e <main+0xea>
			//Remplir_Jauge(cnt*50);
			cnt++;
 8000f8a:	7cfb      	ldrb	r3, [r7, #19]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	74fb      	strb	r3, [r7, #19]
			if (cnt>19)
 8000f90:	7cfb      	ldrb	r3, [r7, #19]
 8000f92:	2b13      	cmp	r3, #19
 8000f94:	d901      	bls.n	8000f9a <main+0xe6>
				cnt = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	74fb      	strb	r3, [r7, #19]
			i=0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
		}
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8000f9e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa2:	4808      	ldr	r0, [pc, #32]	; (8000fc4 <main+0x110>)
 8000fa4:	f002 fe66 	bl	8003c74 <HAL_GPIO_ReadPin>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	72bb      	strb	r3, [r7, #10]
		//if (button1!=button1_p)
			debug_printf("button = %d \n",button1);
 8000fac:	7abb      	ldrb	r3, [r7, #10]
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4808      	ldr	r0, [pc, #32]	; (8000fd4 <main+0x120>)
 8000fb2:	f004 fbd7 	bl	8005764 <printf>

		button1_p = button1;
 8000fb6:	7abb      	ldrb	r3, [r7, #10]
 8000fb8:	71fb      	strb	r3, [r7, #7]
		i++;
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	617b      	str	r3, [r7, #20]
		if (i== 10000){
 8000fc0:	e7de      	b.n	8000f80 <main+0xcc>
 8000fc2:	bf00      	nop
 8000fc4:	40010800 	.word	0x40010800
 8000fc8:	40011000 	.word	0x40011000
 8000fcc:	08000e91 	.word	0x08000e91
 8000fd0:	20000014 	.word	0x20000014
 8000fd4:	0800b4bc 	.word	0x0800b4bc

08000fd8 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8000fec:	4b10      	ldr	r3, [pc, #64]	; (8001030 <EXTI_call+0x58>)
 8000fee:	695a      	ldr	r2, [r3, #20]
 8000ff0:	89fb      	ldrh	r3, [r7, #14]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d016      	beq.n	8001026 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	; (8001030 <EXTI_call+0x58>)
 8000ffa:	89fb      	ldrh	r3, [r7, #14]
 8000ffc:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8000ffe:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <EXTI_call+0x5c>)
 8001000:	881a      	ldrh	r2, [r3, #0]
 8001002:	89fb      	ldrh	r3, [r7, #14]
 8001004:	4013      	ands	r3, r2
 8001006:	b29b      	uxth	r3, r3
 8001008:	2b00      	cmp	r3, #0
 800100a:	d00c      	beq.n	8001026 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <EXTI_call+0x60>)
 8001010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d006      	beq.n	8001026 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	4a07      	ldr	r2, [pc, #28]	; (8001038 <EXTI_call+0x60>)
 800101c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001020:	89fa      	ldrh	r2, [r7, #14]
 8001022:	4610      	mov	r0, r2
 8001024:	4798      	blx	r3
		}
	}
}
 8001026:	bf00      	nop
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40010400 	.word	0x40010400
 8001034:	20000a38 	.word	0x20000a38
 8001038:	200009f8 	.word	0x200009f8

0800103c <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001040:	2000      	movs	r0, #0
 8001042:	f7ff ffc9 	bl	8000fd8 <EXTI_call>
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}

0800104a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	af00      	add	r7, sp, #0
	EXTI_call(1);
 800104e:	2001      	movs	r0, #1
 8001050:	f7ff ffc2 	bl	8000fd8 <EXTI_call>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}

08001058 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	EXTI_call(2);
 800105c:	2002      	movs	r0, #2
 800105e:	f7ff ffbb 	bl	8000fd8 <EXTI_call>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}

08001066 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800106a:	2003      	movs	r0, #3
 800106c:	f7ff ffb4 	bl	8000fd8 <EXTI_call>
}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}

08001074 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001078:	2004      	movs	r0, #4
 800107a:	f7ff ffad 	bl	8000fd8 <EXTI_call>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}

08001082 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001086:	2005      	movs	r0, #5
 8001088:	f7ff ffa6 	bl	8000fd8 <EXTI_call>
	EXTI_call(6);
 800108c:	2006      	movs	r0, #6
 800108e:	f7ff ffa3 	bl	8000fd8 <EXTI_call>
	EXTI_call(7);
 8001092:	2007      	movs	r0, #7
 8001094:	f7ff ffa0 	bl	8000fd8 <EXTI_call>
	EXTI_call(8);
 8001098:	2008      	movs	r0, #8
 800109a:	f7ff ff9d 	bl	8000fd8 <EXTI_call>
	EXTI_call(9);
 800109e:	2009      	movs	r0, #9
 80010a0:	f7ff ff9a 	bl	8000fd8 <EXTI_call>
}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80010ac:	200a      	movs	r0, #10
 80010ae:	f7ff ff93 	bl	8000fd8 <EXTI_call>
	EXTI_call(11);
 80010b2:	200b      	movs	r0, #11
 80010b4:	f7ff ff90 	bl	8000fd8 <EXTI_call>
	EXTI_call(12);
 80010b8:	200c      	movs	r0, #12
 80010ba:	f7ff ff8d 	bl	8000fd8 <EXTI_call>
	EXTI_call(13);
 80010be:	200d      	movs	r0, #13
 80010c0:	f7ff ff8a 	bl	8000fd8 <EXTI_call>
	EXTI_call(14);
 80010c4:	200e      	movs	r0, #14
 80010c6:	f7ff ff87 	bl	8000fd8 <EXTI_call>
	EXTI_call(15);
 80010ca:	200f      	movs	r0, #15
 80010cc:	f7ff ff84 	bl	8000fd8 <EXTI_call>
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b089      	sub	sp, #36	; 0x24
 80010d8:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 80010da:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 80010dc:	699b      	ldr	r3, [r3, #24]
 80010de:	4a2c      	ldr	r2, [pc, #176]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 80010e0:	f043 0304 	orr.w	r3, r3, #4
 80010e4:	6193      	str	r3, [r2, #24]
 80010e6:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	f003 0304 	and.w	r3, r3, #4
 80010ee:	61bb      	str	r3, [r7, #24]
 80010f0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80010f2:	4b27      	ldr	r3, [pc, #156]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	4a26      	ldr	r2, [pc, #152]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 80010f8:	f043 0308 	orr.w	r3, r3, #8
 80010fc:	6193      	str	r3, [r2, #24]
 80010fe:	4b24      	ldr	r3, [pc, #144]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	617b      	str	r3, [r7, #20]
 8001108:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	4b21      	ldr	r3, [pc, #132]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	4a20      	ldr	r2, [pc, #128]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001110:	f043 0310 	orr.w	r3, r3, #16
 8001114:	6193      	str	r3, [r2, #24]
 8001116:	4b1e      	ldr	r3, [pc, #120]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	f003 0310 	and.w	r3, r3, #16
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001122:	4b1b      	ldr	r3, [pc, #108]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001124:	699b      	ldr	r3, [r3, #24]
 8001126:	4a1a      	ldr	r2, [pc, #104]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001128:	f043 0320 	orr.w	r3, r3, #32
 800112c:	6193      	str	r3, [r2, #24]
 800112e:	4b18      	ldr	r3, [pc, #96]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	f003 0320 	and.w	r3, r3, #32
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800113a:	4b15      	ldr	r3, [pc, #84]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	4a14      	ldr	r2, [pc, #80]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001144:	6193      	str	r3, [r2, #24]
 8001146:	4b12      	ldr	r3, [pc, #72]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800114e:	60bb      	str	r3, [r7, #8]
 8001150:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001152:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	4a0e      	ldr	r2, [pc, #56]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	6193      	str	r3, [r2, #24]
 800115e:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <BSP_GPIO_Enable+0xbc>)
 8001160:	699b      	ldr	r3, [r3, #24]
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 800116a:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <BSP_GPIO_Enable+0xc0>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	61fb      	str	r3, [r7, #28]
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001176:	61fb      	str	r3, [r7, #28]
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800117e:	61fb      	str	r3, [r7, #28]
 8001180:	4a04      	ldr	r2, [pc, #16]	; (8001194 <BSP_GPIO_Enable+0xc0>)
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	6053      	str	r3, [r2, #4]
#endif
}
 8001186:	bf00      	nop
 8001188:	3724      	adds	r7, #36	; 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr
 8001190:	40021000 	.word	0x40021000
 8001194:	40010000 	.word	0x40010000

08001198 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
 80011a4:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80011b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	4619      	mov	r1, r3
 80011bc:	68f8      	ldr	r0, [r7, #12]
 80011be:	f002 fbd5 	bl	800396c <HAL_GPIO_Init>
}
 80011c2:	bf00      	nop
 80011c4:	3720      	adds	r7, #32
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
	...

080011cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011d0:	f3bf 8f4f 	dsb	sy
}
 80011d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <__NVIC_SystemReset+0x24>)
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80011de:	4904      	ldr	r1, [pc, #16]	; (80011f0 <__NVIC_SystemReset+0x24>)
 80011e0:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <__NVIC_SystemReset+0x28>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80011e6:	f3bf 8f4f 	dsb	sy
}
 80011ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <__NVIC_SystemReset+0x20>
 80011f0:	e000ed00 	.word	0xe000ed00
 80011f4:	05fa0004 	.word	0x05fa0004

080011f8 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08a      	sub	sp, #40	; 0x28
 80011fc:	af02      	add	r7, sp, #8
 80011fe:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a80      	ldr	r2, [pc, #512]	; (8001404 <SPI_Init+0x20c>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d00a      	beq.n	800121e <SPI_Init+0x26>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4a7f      	ldr	r2, [pc, #508]	; (8001408 <SPI_Init+0x210>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d006      	beq.n	800121e <SPI_Init+0x26>
 8001210:	4a7e      	ldr	r2, [pc, #504]	; (800140c <SPI_Init+0x214>)
 8001212:	211e      	movs	r1, #30
 8001214:	487e      	ldr	r0, [pc, #504]	; (8001410 <SPI_Init+0x218>)
 8001216:	f004 faa5 	bl	8005764 <printf>
 800121a:	f7ff ffd7 	bl	80011cc <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a79      	ldr	r2, [pc, #484]	; (8001408 <SPI_Init+0x210>)
 8001222:	4293      	cmp	r3, r2
 8001224:	bf0c      	ite	eq
 8001226:	2301      	moveq	r3, #1
 8001228:	2300      	movne	r3, #0
 800122a:	b2db      	uxtb	r3, r3
 800122c:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d130      	bne.n	8001296 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001234:	4b77      	ldr	r3, [pc, #476]	; (8001414 <SPI_Init+0x21c>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	4a76      	ldr	r2, [pc, #472]	; (8001414 <SPI_Init+0x21c>)
 800123a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b74      	ldr	r3, [pc, #464]	; (8001414 <SPI_Init+0x21c>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001248:	61bb      	str	r3, [r7, #24]
 800124a:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800124c:	4b71      	ldr	r3, [pc, #452]	; (8001414 <SPI_Init+0x21c>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	4a70      	ldr	r2, [pc, #448]	; (8001414 <SPI_Init+0x21c>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	6193      	str	r3, [r2, #24]
 8001258:	4b6e      	ldr	r3, [pc, #440]	; (8001414 <SPI_Init+0x21c>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	f003 0304 	and.w	r3, r3, #4
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001264:	2303      	movs	r3, #3
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2301      	movs	r3, #1
 800126a:	2202      	movs	r2, #2
 800126c:	2120      	movs	r1, #32
 800126e:	486a      	ldr	r0, [pc, #424]	; (8001418 <SPI_Init+0x220>)
 8001270:	f7ff ff92 	bl	8001198 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001274:	2303      	movs	r3, #3
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	2301      	movs	r3, #1
 800127a:	2200      	movs	r2, #0
 800127c:	2140      	movs	r1, #64	; 0x40
 800127e:	4866      	ldr	r0, [pc, #408]	; (8001418 <SPI_Init+0x220>)
 8001280:	f7ff ff8a 	bl	8001198 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001284:	2303      	movs	r3, #3
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	2301      	movs	r3, #1
 800128a:	2202      	movs	r2, #2
 800128c:	2180      	movs	r1, #128	; 0x80
 800128e:	4862      	ldr	r0, [pc, #392]	; (8001418 <SPI_Init+0x220>)
 8001290:	f7ff ff82 	bl	8001198 <BSP_GPIO_PinCfg>
 8001294:	e032      	b.n	80012fc <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001296:	4b5f      	ldr	r3, [pc, #380]	; (8001414 <SPI_Init+0x21c>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a5e      	ldr	r2, [pc, #376]	; (8001414 <SPI_Init+0x21c>)
 800129c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012a0:	61d3      	str	r3, [r2, #28]
 80012a2:	4b5c      	ldr	r3, [pc, #368]	; (8001414 <SPI_Init+0x21c>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80012ae:	4b59      	ldr	r3, [pc, #356]	; (8001414 <SPI_Init+0x21c>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	4a58      	ldr	r2, [pc, #352]	; (8001414 <SPI_Init+0x21c>)
 80012b4:	f043 0308 	orr.w	r3, r3, #8
 80012b8:	6193      	str	r3, [r2, #24]
 80012ba:	4b56      	ldr	r3, [pc, #344]	; (8001414 <SPI_Init+0x21c>)
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	f003 0308 	and.w	r3, r3, #8
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80012c6:	2303      	movs	r3, #3
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2301      	movs	r3, #1
 80012cc:	2202      	movs	r2, #2
 80012ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d2:	4852      	ldr	r0, [pc, #328]	; (800141c <SPI_Init+0x224>)
 80012d4:	f7ff ff60 	bl	8001198 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80012d8:	2303      	movs	r3, #3
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2301      	movs	r3, #1
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012e4:	484d      	ldr	r0, [pc, #308]	; (800141c <SPI_Init+0x224>)
 80012e6:	f7ff ff57 	bl	8001198 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80012ea:	2303      	movs	r3, #3
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2301      	movs	r3, #1
 80012f0:	2202      	movs	r2, #2
 80012f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012f6:	4849      	ldr	r0, [pc, #292]	; (800141c <SPI_Init+0x224>)
 80012f8:	f7ff ff4e 	bl	8001198 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 80012fc:	7ffb      	ldrb	r3, [r7, #31]
 80012fe:	4a48      	ldr	r2, [pc, #288]	; (8001420 <SPI_Init+0x228>)
 8001300:	2158      	movs	r1, #88	; 0x58
 8001302:	fb01 f303 	mul.w	r3, r1, r3
 8001306:	4413      	add	r3, r2
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800130c:	7ffb      	ldrb	r3, [r7, #31]
 800130e:	4a44      	ldr	r2, [pc, #272]	; (8001420 <SPI_Init+0x228>)
 8001310:	2158      	movs	r1, #88	; 0x58
 8001312:	fb01 f303 	mul.w	r3, r1, r3
 8001316:	4413      	add	r3, r2
 8001318:	331c      	adds	r3, #28
 800131a:	2210      	movs	r2, #16
 800131c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 800131e:	7ffb      	ldrb	r3, [r7, #31]
 8001320:	4a3f      	ldr	r2, [pc, #252]	; (8001420 <SPI_Init+0x228>)
 8001322:	2158      	movs	r1, #88	; 0x58
 8001324:	fb01 f303 	mul.w	r3, r1, r3
 8001328:	4413      	add	r3, r2
 800132a:	3314      	adds	r3, #20
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001330:	7ffb      	ldrb	r3, [r7, #31]
 8001332:	4a3b      	ldr	r2, [pc, #236]	; (8001420 <SPI_Init+0x228>)
 8001334:	2158      	movs	r1, #88	; 0x58
 8001336:	fb01 f303 	mul.w	r3, r1, r3
 800133a:	4413      	add	r3, r2
 800133c:	3310      	adds	r3, #16
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001342:	7ffb      	ldrb	r3, [r7, #31]
 8001344:	4a36      	ldr	r2, [pc, #216]	; (8001420 <SPI_Init+0x228>)
 8001346:	2158      	movs	r1, #88	; 0x58
 8001348:	fb01 f303 	mul.w	r3, r1, r3
 800134c:	4413      	add	r3, r2
 800134e:	3328      	adds	r3, #40	; 0x28
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001354:	7ffb      	ldrb	r3, [r7, #31]
 8001356:	4a32      	ldr	r2, [pc, #200]	; (8001420 <SPI_Init+0x228>)
 8001358:	2158      	movs	r1, #88	; 0x58
 800135a:	fb01 f303 	mul.w	r3, r1, r3
 800135e:	4413      	add	r3, r2
 8001360:	332c      	adds	r3, #44	; 0x2c
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001366:	7ffb      	ldrb	r3, [r7, #31]
 8001368:	4a2d      	ldr	r2, [pc, #180]	; (8001420 <SPI_Init+0x228>)
 800136a:	2158      	movs	r1, #88	; 0x58
 800136c:	fb01 f303 	mul.w	r3, r1, r3
 8001370:	4413      	add	r3, r2
 8001372:	330c      	adds	r3, #12
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001378:	7ffb      	ldrb	r3, [r7, #31]
 800137a:	4a29      	ldr	r2, [pc, #164]	; (8001420 <SPI_Init+0x228>)
 800137c:	2158      	movs	r1, #88	; 0x58
 800137e:	fb01 f303 	mul.w	r3, r1, r3
 8001382:	4413      	add	r3, r2
 8001384:	3308      	adds	r3, #8
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 800138a:	7ffb      	ldrb	r3, [r7, #31]
 800138c:	4a24      	ldr	r2, [pc, #144]	; (8001420 <SPI_Init+0x228>)
 800138e:	2158      	movs	r1, #88	; 0x58
 8001390:	fb01 f303 	mul.w	r3, r1, r3
 8001394:	4413      	add	r3, r2
 8001396:	3320      	adds	r3, #32
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 800139c:	7ffb      	ldrb	r3, [r7, #31]
 800139e:	4a20      	ldr	r2, [pc, #128]	; (8001420 <SPI_Init+0x228>)
 80013a0:	2158      	movs	r1, #88	; 0x58
 80013a2:	fb01 f303 	mul.w	r3, r1, r3
 80013a6:	4413      	add	r3, r2
 80013a8:	3304      	adds	r3, #4
 80013aa:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013ae:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 80013b0:	7ffb      	ldrb	r3, [r7, #31]
 80013b2:	4a1b      	ldr	r2, [pc, #108]	; (8001420 <SPI_Init+0x228>)
 80013b4:	2158      	movs	r1, #88	; 0x58
 80013b6:	fb01 f303 	mul.w	r3, r1, r3
 80013ba:	4413      	add	r3, r2
 80013bc:	3318      	adds	r3, #24
 80013be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013c2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 80013c4:	7ffb      	ldrb	r3, [r7, #31]
 80013c6:	4a16      	ldr	r2, [pc, #88]	; (8001420 <SPI_Init+0x228>)
 80013c8:	2158      	movs	r1, #88	; 0x58
 80013ca:	fb01 f303 	mul.w	r3, r1, r3
 80013ce:	4413      	add	r3, r2
 80013d0:	3324      	adds	r3, #36	; 0x24
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 80013d6:	7ffb      	ldrb	r3, [r7, #31]
 80013d8:	4a11      	ldr	r2, [pc, #68]	; (8001420 <SPI_Init+0x228>)
 80013da:	2158      	movs	r1, #88	; 0x58
 80013dc:	fb01 f303 	mul.w	r3, r1, r3
 80013e0:	4413      	add	r3, r2
 80013e2:	3351      	adds	r3, #81	; 0x51
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80013e8:	7ffb      	ldrb	r3, [r7, #31]
 80013ea:	2258      	movs	r2, #88	; 0x58
 80013ec:	fb02 f303 	mul.w	r3, r2, r3
 80013f0:	4a0b      	ldr	r2, [pc, #44]	; (8001420 <SPI_Init+0x228>)
 80013f2:	4413      	add	r3, r2
 80013f4:	4618      	mov	r0, r3
 80013f6:	f003 fa77 	bl	80048e8 <HAL_SPI_Init>
}
 80013fa:	bf00      	nop
 80013fc:	3720      	adds	r7, #32
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40013000 	.word	0x40013000
 8001408:	40003800 	.word	0x40003800
 800140c:	0800b4cc 	.word	0x0800b4cc
 8001410:	0800b4ec 	.word	0x0800b4ec
 8001414:	40021000 	.word	0x40021000
 8001418:	40010800 	.word	0x40010800
 800141c:	40010c00 	.word	0x40010c00
 8001420:	20000a3c 	.word	0x20000a3c

08001424 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a12      	ldr	r2, [pc, #72]	; (800147c <SPI_WriteNoRegister+0x58>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d00a      	beq.n	800144e <SPI_WriteNoRegister+0x2a>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4a11      	ldr	r2, [pc, #68]	; (8001480 <SPI_WriteNoRegister+0x5c>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d006      	beq.n	800144e <SPI_WriteNoRegister+0x2a>
 8001440:	4a10      	ldr	r2, [pc, #64]	; (8001484 <SPI_WriteNoRegister+0x60>)
 8001442:	217f      	movs	r1, #127	; 0x7f
 8001444:	4810      	ldr	r0, [pc, #64]	; (8001488 <SPI_WriteNoRegister+0x64>)
 8001446:	f004 f98d 	bl	8005764 <printf>
 800144a:	f7ff febf 	bl	80011cc <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a0b      	ldr	r2, [pc, #44]	; (8001480 <SPI_WriteNoRegister+0x5c>)
 8001452:	4293      	cmp	r3, r2
 8001454:	bf0c      	ite	eq
 8001456:	2301      	moveq	r3, #1
 8001458:	2300      	movne	r3, #0
 800145a:	b2db      	uxtb	r3, r3
 800145c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	2258      	movs	r2, #88	; 0x58
 8001462:	fb02 f303 	mul.w	r3, r2, r3
 8001466:	4a09      	ldr	r2, [pc, #36]	; (800148c <SPI_WriteNoRegister+0x68>)
 8001468:	1898      	adds	r0, r3, r2
 800146a:	1cf9      	adds	r1, r7, #3
 800146c:	2364      	movs	r3, #100	; 0x64
 800146e:	2201      	movs	r2, #1
 8001470:	f003 f853 	bl	800451a <HAL_SPI_Transmit>
}
 8001474:	bf00      	nop
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40013000 	.word	0x40013000
 8001480:	40003800 	.word	0x40003800
 8001484:	0800b4cc 	.word	0x0800b4cc
 8001488:	0800b4ec 	.word	0x0800b4ec
 800148c:	20000a3c 	.word	0x20000a3c

08001490 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	4613      	mov	r3, r2
 800149c:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	4a12      	ldr	r2, [pc, #72]	; (80014ec <SPI_WriteMultiNoRegister+0x5c>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d00a      	beq.n	80014bc <SPI_WriteMultiNoRegister+0x2c>
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	4a11      	ldr	r2, [pc, #68]	; (80014f0 <SPI_WriteMultiNoRegister+0x60>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d006      	beq.n	80014bc <SPI_WriteMultiNoRegister+0x2c>
 80014ae:	4a11      	ldr	r2, [pc, #68]	; (80014f4 <SPI_WriteMultiNoRegister+0x64>)
 80014b0:	218c      	movs	r1, #140	; 0x8c
 80014b2:	4811      	ldr	r0, [pc, #68]	; (80014f8 <SPI_WriteMultiNoRegister+0x68>)
 80014b4:	f004 f956 	bl	8005764 <printf>
 80014b8:	f7ff fe88 	bl	80011cc <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4a0c      	ldr	r2, [pc, #48]	; (80014f0 <SPI_WriteMultiNoRegister+0x60>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	bf0c      	ite	eq
 80014c4:	2301      	moveq	r3, #1
 80014c6:	2300      	movne	r3, #0
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80014cc:	7dfb      	ldrb	r3, [r7, #23]
 80014ce:	2258      	movs	r2, #88	; 0x58
 80014d0:	fb02 f303 	mul.w	r3, r2, r3
 80014d4:	4a09      	ldr	r2, [pc, #36]	; (80014fc <SPI_WriteMultiNoRegister+0x6c>)
 80014d6:	1898      	adds	r0, r3, r2
 80014d8:	88fa      	ldrh	r2, [r7, #6]
 80014da:	2364      	movs	r3, #100	; 0x64
 80014dc:	68b9      	ldr	r1, [r7, #8]
 80014de:	f003 f81c 	bl	800451a <HAL_SPI_Transmit>
}
 80014e2:	bf00      	nop
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40013000 	.word	0x40013000
 80014f0:	40003800 	.word	0x40003800
 80014f4:	0800b4cc 	.word	0x0800b4cc
 80014f8:	0800b4ec 	.word	0x0800b4ec
 80014fc:	20000a3c 	.word	0x20000a3c

08001500 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001514:	2b00      	cmp	r3, #0
 8001516:	bf14      	ite	ne
 8001518:	2301      	movne	r3, #1
 800151a:	2300      	moveq	r3, #0
 800151c:	b2db      	uxtb	r3, r3
 800151e:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4a1e      	ldr	r2, [pc, #120]	; (800159c <TM_SPI_SetDataSize+0x9c>)
 8001524:	4293      	cmp	r3, r2
 8001526:	bf0c      	ite	eq
 8001528:	2301      	moveq	r3, #1
 800152a:	2300      	movne	r3, #0
 800152c:	b2db      	uxtb	r3, r3
 800152e:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d110      	bne.n	8001564 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8001542:	7bbb      	ldrb	r3, [r7, #14]
 8001544:	4a16      	ldr	r2, [pc, #88]	; (80015a0 <TM_SPI_SetDataSize+0xa0>)
 8001546:	2158      	movs	r1, #88	; 0x58
 8001548:	fb01 f303 	mul.w	r3, r1, r3
 800154c:	4413      	add	r3, r2
 800154e:	330c      	adds	r3, #12
 8001550:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001554:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	e00e      	b.n	8001582 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001564:	7bbb      	ldrb	r3, [r7, #14]
 8001566:	4a0e      	ldr	r2, [pc, #56]	; (80015a0 <TM_SPI_SetDataSize+0xa0>)
 8001568:	2158      	movs	r1, #88	; 0x58
 800156a:	fb01 f303 	mul.w	r3, r1, r3
 800156e:	4413      	add	r3, r2
 8001570:	330c      	adds	r3, #12
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40003800 	.word	0x40003800
 80015a0:	20000a3c 	.word	0x20000a3c

080015a4 <__NVIC_SystemReset>:
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80015a8:	f3bf 8f4f 	dsb	sy
}
 80015ac:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80015ae:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <__NVIC_SystemReset+0x24>)
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80015b6:	4904      	ldr	r1, [pc, #16]	; (80015c8 <__NVIC_SystemReset+0x24>)
 80015b8:	4b04      	ldr	r3, [pc, #16]	; (80015cc <__NVIC_SystemReset+0x28>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80015be:	f3bf 8f4f 	dsb	sy
}
 80015c2:	bf00      	nop
    __NOP();
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <__NVIC_SystemReset+0x20>
 80015c8:	e000ed00 	.word	0xe000ed00
 80015cc:	05fa0004 	.word	0x05fa0004

080015d0 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80015d4:	f7ff fd7e 	bl	80010d4 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 80015d8:	4b25      	ldr	r3, [pc, #148]	; (8001670 <HAL_MspInit+0xa0>)
 80015da:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80015de:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 80015e0:	4b23      	ldr	r3, [pc, #140]	; (8001670 <HAL_MspInit+0xa0>)
 80015e2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80015e6:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 80015e8:	4b21      	ldr	r3, [pc, #132]	; (8001670 <HAL_MspInit+0xa0>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 80015ee:	4b20      	ldr	r3, [pc, #128]	; (8001670 <HAL_MspInit+0xa0>)
 80015f0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80015f4:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80015f6:	4b1f      	ldr	r3, [pc, #124]	; (8001674 <HAL_MspInit+0xa4>)
 80015f8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80015fc:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80015fe:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <HAL_MspInit+0xa4>)
 8001600:	2200      	movs	r2, #0
 8001602:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001604:	4b1b      	ldr	r3, [pc, #108]	; (8001674 <HAL_MspInit+0xa4>)
 8001606:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800160a:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 800160c:	4b19      	ldr	r3, [pc, #100]	; (8001674 <HAL_MspInit+0xa4>)
 800160e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001612:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <HAL_MspInit+0xa8>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 800161a:	4b17      	ldr	r3, [pc, #92]	; (8001678 <HAL_MspInit+0xa8>)
 800161c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001620:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001622:	4b15      	ldr	r3, [pc, #84]	; (8001678 <HAL_MspInit+0xa8>)
 8001624:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001628:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 800162a:	4b13      	ldr	r3, [pc, #76]	; (8001678 <HAL_MspInit+0xa8>)
 800162c:	2200      	movs	r2, #0
 800162e:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001630:	4b12      	ldr	r3, [pc, #72]	; (800167c <HAL_MspInit+0xac>)
 8001632:	2200      	movs	r2, #0
 8001634:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001636:	4b11      	ldr	r3, [pc, #68]	; (800167c <HAL_MspInit+0xac>)
 8001638:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800163c:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 800163e:	4b0f      	ldr	r3, [pc, #60]	; (800167c <HAL_MspInit+0xac>)
 8001640:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001644:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001646:	4b0d      	ldr	r3, [pc, #52]	; (800167c <HAL_MspInit+0xac>)
 8001648:	2200      	movs	r2, #0
 800164a:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <HAL_MspInit+0xb0>)
 800164e:	2200      	movs	r2, #0
 8001650:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <HAL_MspInit+0xb0>)
 8001654:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001658:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 800165a:	4b09      	ldr	r3, [pc, #36]	; (8001680 <HAL_MspInit+0xb0>)
 800165c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001660:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001662:	4b07      	ldr	r3, [pc, #28]	; (8001680 <HAL_MspInit+0xb0>)
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001668:	f000 f813 	bl	8001692 <SYS_ClockConfig>
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40010800 	.word	0x40010800
 8001674:	40010c00 	.word	0x40010c00
 8001678:	40011000 	.word	0x40011000
 800167c:	40011400 	.word	0x40011400
 8001680:	40011800 	.word	0x40011800

08001684 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001688:	2003      	movs	r0, #3
 800168a:	f002 f8ab 	bl	80037e4 <HAL_NVIC_SetPriorityGrouping>
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}

08001692 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b090      	sub	sp, #64	; 0x40
 8001696:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001698:	f107 0318 	add.w	r3, r7, #24
 800169c:	2228      	movs	r2, #40	; 0x28
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f004 f84b 	bl	800573c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80016a6:	2302      	movs	r3, #2
 80016a8:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80016aa:	2300      	movs	r3, #0
 80016ac:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80016ae:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80016b2:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016b4:	2302      	movs	r3, #2
 80016b6:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016b8:	2310      	movs	r3, #16
 80016ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80016bc:	2301      	movs	r3, #1
 80016be:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80016c0:	2300      	movs	r3, #0
 80016c2:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80016c4:	2300      	movs	r3, #0
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80016c8:	f107 0318 	add.w	r3, r7, #24
 80016cc:	4618      	mov	r0, r3
 80016ce:	f002 fb01 	bl	8003cd4 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80016d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016da:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e0:	2302      	movs	r3, #2
 80016e2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80016e4:	230f      	movs	r3, #15
 80016e6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2102      	movs	r1, #2
 80016ec:	4618      	mov	r0, r3
 80016ee:	f002 fd73 	bl	80041d8 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80016f2:	f001 f80f 	bl	8002714 <SystemCoreClockUpdate>
}
 80016f6:	bf00      	nop
 80016f8:	3740      	adds	r7, #64	; 0x40
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001708:	2204      	movs	r2, #4
 800170a:	4902      	ldr	r1, [pc, #8]	; (8001714 <_exit+0x14>)
 800170c:	2001      	movs	r0, #1
 800170e:	f000 f8db 	bl	80018c8 <_write>
	while (1) {
 8001712:	e7fe      	b.n	8001712 <_exit+0x12>
 8001714:	0800b528 	.word	0x0800b528

08001718 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001728:	605a      	str	r2, [r3, #4]
	return 0;
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr

08001736 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0
	return 1;
 800173a:	2301      	movs	r3, #1
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800174e:	f003 fd87 	bl	8005260 <__errno>
 8001752:	4603      	mov	r3, r0
 8001754:	2216      	movs	r2, #22
 8001756:	601a      	str	r2, [r3, #0]
	return (-1);
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <_sbrk+0x50>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d102      	bne.n	800177a <_sbrk+0x16>
		heap_end = &end;
 8001774:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <_sbrk+0x50>)
 8001776:	4a10      	ldr	r2, [pc, #64]	; (80017b8 <_sbrk+0x54>)
 8001778:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800177a:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <_sbrk+0x50>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <_sbrk+0x50>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4413      	add	r3, r2
 8001788:	466a      	mov	r2, sp
 800178a:	4293      	cmp	r3, r2
 800178c:	d907      	bls.n	800179e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800178e:	f003 fd67 	bl	8005260 <__errno>
 8001792:	4603      	mov	r3, r0
 8001794:	220c      	movs	r2, #12
 8001796:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
 800179c:	e006      	b.n	80017ac <_sbrk+0x48>
	}

	heap_end += incr;
 800179e:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <_sbrk+0x50>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	4a03      	ldr	r2, [pc, #12]	; (80017b4 <_sbrk+0x50>)
 80017a8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80017aa:	68fb      	ldr	r3, [r7, #12]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000af4 	.word	0x20000af4
 80017b8:	20000fa0 	.word	0x20000fa0

080017bc <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80017c6:	f003 fd4b 	bl	8005260 <__errno>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80017d0:	6838      	ldr	r0, [r7, #0]
 80017d2:	f7ff ffc7 	bl	8001764 <_sbrk>
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017de:	d10b      	bne.n	80017f8 <_sbrk_r+0x3c>
 80017e0:	f003 fd3e 	bl	8005260 <__errno>
 80017e4:	4603      	mov	r3, r0
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80017ec:	f003 fd38 	bl	8005260 <__errno>
 80017f0:	4603      	mov	r3, r0
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	601a      	str	r2, [r3, #0]
  return ret;
 80017f8:	68fb      	ldr	r3, [r7, #12]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
 800180e:	460b      	mov	r3, r1
 8001810:	71bb      	strb	r3, [r7, #6]
 8001812:	4613      	mov	r3, r2
 8001814:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001816:	4b08      	ldr	r3, [pc, #32]	; (8001838 <SYS_set_std_usart+0x34>)
 8001818:	4a08      	ldr	r2, [pc, #32]	; (800183c <SYS_set_std_usart+0x38>)
 800181a:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 800181c:	4a08      	ldr	r2, [pc, #32]	; (8001840 <SYS_set_std_usart+0x3c>)
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001822:	4a08      	ldr	r2, [pc, #32]	; (8001844 <SYS_set_std_usart+0x40>)
 8001824:	79bb      	ldrb	r3, [r7, #6]
 8001826:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001828:	4a07      	ldr	r2, [pc, #28]	; (8001848 <SYS_set_std_usart+0x44>)
 800182a:	797b      	ldrb	r3, [r7, #5]
 800182c:	7013      	strb	r3, [r2, #0]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr
 8001838:	20000af0 	.word	0x20000af0
 800183c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001840:	20000aee 	.word	0x20000aee
 8001844:	20000aec 	.word	0x20000aec
 8001848:	20000aed 	.word	0x20000aed

0800184c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b088      	sub	sp, #32
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d122      	bne.n	80018a8 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	e01a      	b.n	800189e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001868:	bf00      	nop
 800186a:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <_read+0x78>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f000 fb2c 	bl	8001ecc <UART_data_ready>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f7      	beq.n	800186a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800187a:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <_read+0x78>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f000 fb42 	bl	8001f08 <UART_get_next_byte>
 8001884:	4603      	mov	r3, r0
 8001886:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	1c5a      	adds	r2, r3, #1
 800188c:	60ba      	str	r2, [r7, #8]
 800188e:	7dfa      	ldrb	r2, [r7, #23]
 8001890:	701a      	strb	r2, [r3, #0]
				num++;
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	3301      	adds	r3, #1
 8001896:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	3301      	adds	r3, #1
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	69fa      	ldr	r2, [r7, #28]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	dbe0      	blt.n	8001868 <_read+0x1c>
			}
			break;
 80018a6:	e007      	b.n	80018b8 <_read+0x6c>
		default:
			errno = EBADF;
 80018a8:	f003 fcda 	bl	8005260 <__errno>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2209      	movs	r2, #9
 80018b0:	601a      	str	r2, [r3, #0]
			return -1;
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295
 80018b6:	e000      	b.n	80018ba <_read+0x6e>
	}
	return num;
 80018b8:	69bb      	ldr	r3, [r7, #24]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3720      	adds	r7, #32
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000aee 	.word	0x20000aee

080018c8 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d003      	beq.n	80018e2 <_write+0x1a>
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d014      	beq.n	800190a <_write+0x42>
 80018e0:	e027      	b.n	8001932 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80018e2:	2300      	movs	r3, #0
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	e00b      	b.n	8001900 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80018e8:	4b18      	ldr	r3, [pc, #96]	; (800194c <_write+0x84>)
 80018ea:	7818      	ldrb	r0, [r3, #0]
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	1c5a      	adds	r2, r3, #1
 80018f0:	60ba      	str	r2, [r7, #8]
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	4619      	mov	r1, r3
 80018f6:	f000 fb63 	bl	8001fc0 <UART_putc>
			for (n = 0; n < len; n++)
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	3301      	adds	r3, #1
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	697a      	ldr	r2, [r7, #20]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	429a      	cmp	r2, r3
 8001906:	dbef      	blt.n	80018e8 <_write+0x20>
#endif
			}
			break;
 8001908:	e01b      	b.n	8001942 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	e00b      	b.n	8001928 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001910:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <_write+0x88>)
 8001912:	7818      	ldrb	r0, [r3, #0]
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	1c5a      	adds	r2, r3, #1
 8001918:	60ba      	str	r2, [r7, #8]
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	4619      	mov	r1, r3
 800191e:	f000 fb4f 	bl	8001fc0 <UART_putc>
			for (n = 0; n < len; n++)
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	3301      	adds	r3, #1
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	429a      	cmp	r2, r3
 800192e:	dbef      	blt.n	8001910 <_write+0x48>
#endif
			}
			break;
 8001930:	e007      	b.n	8001942 <_write+0x7a>
		default:
			errno = EBADF;
 8001932:	f003 fc95 	bl	8005260 <__errno>
 8001936:	4603      	mov	r3, r0
 8001938:	2209      	movs	r2, #9
 800193a:	601a      	str	r2, [r3, #0]
			return -1;
 800193c:	f04f 33ff 	mov.w	r3, #4294967295
 8001940:	e000      	b.n	8001944 <_write+0x7c>
	}
	return len;
 8001942:	687b      	ldr	r3, [r7, #4]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000aec 	.word	0x20000aec
 8001950:	20000aed 	.word	0x20000aed

08001954 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001954:	b40f      	push	{r0, r1, r2, r3}
 8001956:	b580      	push	{r7, lr}
 8001958:	b0c2      	sub	sp, #264	; 0x108
 800195a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 800195c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001960:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001964:	4638      	mov	r0, r7
 8001966:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800196a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800196e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001972:	f006 fc2d 	bl	80081d0 <vsnprintf>
 8001976:	4603      	mov	r3, r0
 8001978:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 800197c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001980:	2bff      	cmp	r3, #255	; 0xff
 8001982:	d902      	bls.n	800198a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001984:	23ff      	movs	r3, #255	; 0xff
 8001986:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800198a:	463b      	mov	r3, r7
 800198c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001990:	4619      	mov	r1, r3
 8001992:	2001      	movs	r0, #1
 8001994:	f000 fb56 	bl	8002044 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001998:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 800199c:	4618      	mov	r0, r3
 800199e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80019a2:	46bd      	mov	sp, r7
 80019a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019a8:	b004      	add	sp, #16
 80019aa:	4770      	bx	lr

080019ac <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80019b6:	4b51      	ldr	r3, [pc, #324]	; (8001afc <dump_trap_info+0x150>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a51      	ldr	r2, [pc, #324]	; (8001b00 <dump_trap_info+0x154>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d001      	beq.n	80019c4 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80019c0:	f7ff fdf0 	bl	80015a4 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019c4:	f3ef 8305 	mrs	r3, IPSR
 80019c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80019ca:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	4619      	mov	r1, r3
 80019d0:	484c      	ldr	r0, [pc, #304]	; (8001b04 <dump_trap_info+0x158>)
 80019d2:	f7ff ffbf 	bl	8001954 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80019e0:	4849      	ldr	r0, [pc, #292]	; (8001b08 <dump_trap_info+0x15c>)
 80019e2:	f7ff ffb7 	bl	8001954 <dump_printf>
 80019e6:	e002      	b.n	80019ee <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80019e8:	4848      	ldr	r0, [pc, #288]	; (8001b0c <dump_trap_info+0x160>)
 80019ea:	f7ff ffb3 	bl	8001954 <dump_printf>

	int offset, i;
	offset = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80019f2:	4847      	ldr	r0, [pc, #284]	; (8001b10 <dump_trap_info+0x164>)
 80019f4:	f7ff ffae 	bl	8001954 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	4413      	add	r3, r2
 8001a00:	6819      	ldr	r1, [r3, #0]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	3301      	adds	r3, #1
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4840      	ldr	r0, [pc, #256]	; (8001b14 <dump_trap_info+0x168>)
 8001a12:	f7ff ff9f 	bl	8001954 <dump_printf>
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3302      	adds	r3, #2
 8001a1a:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	4413      	add	r3, r2
 8001a24:	6819      	ldr	r1, [r3, #0]
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	4413      	add	r3, r2
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	461a      	mov	r2, r3
 8001a34:	4838      	ldr	r0, [pc, #224]	; (8001b18 <dump_trap_info+0x16c>)
 8001a36:	f7ff ff8d 	bl	8001954 <dump_printf>
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	3302      	adds	r3, #2
 8001a3e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	617a      	str	r2, [r7, #20]
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4832      	ldr	r0, [pc, #200]	; (8001b1c <dump_trap_info+0x170>)
 8001a52:	f7ff ff7f 	bl	8001954 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	1c5a      	adds	r2, r3, #1
 8001a5a:	617a      	str	r2, [r7, #20]
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4619      	mov	r1, r3
 8001a66:	482e      	ldr	r0, [pc, #184]	; (8001b20 <dump_trap_info+0x174>)
 8001a68:	f7ff ff74 	bl	8001954 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	617a      	str	r2, [r7, #20]
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	4413      	add	r3, r2
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4829      	ldr	r0, [pc, #164]	; (8001b24 <dump_trap_info+0x178>)
 8001a7e:	f7ff ff69 	bl	8001954 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	617a      	str	r2, [r7, #20]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	4825      	ldr	r0, [pc, #148]	; (8001b28 <dump_trap_info+0x17c>)
 8001a94:	f7ff ff5e 	bl	8001954 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001a98:	4824      	ldr	r0, [pc, #144]	; (8001b2c <dump_trap_info+0x180>)
 8001a9a:	f7ff ff5b 	bl	8001954 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	e019      	b.n	8001ad8 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d105      	bne.n	8001abc <dump_trap_info+0x110>
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d002      	beq.n	8001abc <dump_trap_info+0x110>
			dump_printf("\n");
 8001ab6:	481e      	ldr	r0, [pc, #120]	; (8001b30 <dump_trap_info+0x184>)
 8001ab8:	f7ff ff4c 	bl	8001954 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	1c5a      	adds	r2, r3, #1
 8001ac0:	617a      	str	r2, [r7, #20]
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4619      	mov	r1, r3
 8001acc:	4819      	ldr	r0, [pc, #100]	; (8001b34 <dump_trap_info+0x188>)
 8001ace:	f7ff ff41 	bl	8001954 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	2b1f      	cmp	r3, #31
 8001adc:	dc06      	bgt.n	8001aec <dump_trap_info+0x140>
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4a14      	ldr	r2, [pc, #80]	; (8001b38 <dump_trap_info+0x18c>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d3db      	bcc.n	8001aa4 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001aec:	4810      	ldr	r0, [pc, #64]	; (8001b30 <dump_trap_info+0x184>)
 8001aee:	f7ff ff31 	bl	8001954 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8001af2:	4812      	ldr	r0, [pc, #72]	; (8001b3c <dump_trap_info+0x190>)
 8001af4:	f7ff ff2e 	bl	8001954 <dump_printf>
	while(1);
 8001af8:	e7fe      	b.n	8001af8 <dump_trap_info+0x14c>
 8001afa:	bf00      	nop
 8001afc:	20000af0 	.word	0x20000af0
 8001b00:	e5e0e5e0 	.word	0xe5e0e5e0
 8001b04:	0800b56c 	.word	0x0800b56c
 8001b08:	0800b58c 	.word	0x0800b58c
 8001b0c:	0800b5a4 	.word	0x0800b5a4
 8001b10:	0800b5c0 	.word	0x0800b5c0
 8001b14:	0800b5d4 	.word	0x0800b5d4
 8001b18:	0800b5f4 	.word	0x0800b5f4
 8001b1c:	0800b614 	.word	0x0800b614
 8001b20:	0800b624 	.word	0x0800b624
 8001b24:	0800b638 	.word	0x0800b638
 8001b28:	0800b64c 	.word	0x0800b64c
 8001b2c:	0800b660 	.word	0x0800b660
 8001b30:	0800b670 	.word	0x0800b670
 8001b34:	0800b674 	.word	0x0800b674
 8001b38:	20005000 	.word	0x20005000
 8001b3c:	0800b680 	.word	0x0800b680

08001b40 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8001b40:	f01e 0f04 	tst.w	lr, #4
 8001b44:	bf0c      	ite	eq
 8001b46:	f3ef 8008 	mrseq	r0, MSP
 8001b4a:	f3ef 8009 	mrsne	r0, PSP
 8001b4e:	4671      	mov	r1, lr
 8001b50:	f7ff bf2c 	b.w	80019ac <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001b54:	bf00      	nop
	...

08001b58 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001b5c:	4802      	ldr	r0, [pc, #8]	; (8001b68 <NMI_Handler+0x10>)
 8001b5e:	f7ff fef9 	bl	8001954 <dump_printf>
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	0800b698 	.word	0x0800b698

08001b6c <SVC_Handler>:

void SVC_Handler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001b70:	4802      	ldr	r0, [pc, #8]	; (8001b7c <SVC_Handler+0x10>)
 8001b72:	f7ff feef 	bl	8001954 <dump_printf>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	0800b6ac 	.word	0x0800b6ac

08001b80 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <DebugMon_Handler+0x10>)
 8001b86:	f7ff fee5 	bl	8001954 <dump_printf>
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	0800b6cc 	.word	0x0800b6cc

08001b94 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001b98:	4802      	ldr	r0, [pc, #8]	; (8001ba4 <PendSV_Handler+0x10>)
 8001b9a:	f7ff fedb 	bl	8001954 <dump_printf>
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	0800b6e8 	.word	0x0800b6e8

08001ba8 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0

}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0

}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001bdc:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <TIM1_UP_IRQHandler+0x24>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d106      	bne.n	8001bf8 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001bea:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <TIM1_UP_IRQHandler+0x24>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f06f 0201 	mvn.w	r2, #1
 8001bf2:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001bf4:	f7ff ffd8 	bl	8001ba8 <TIMER1_user_handler_it>
	}
}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000af8 	.word	0x20000af8

08001c00 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001c04:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <TIM2_IRQHandler+0x24>)
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d106      	bne.n	8001c20 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001c12:	4b04      	ldr	r3, [pc, #16]	; (8001c24 <TIM2_IRQHandler+0x24>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f06f 0201 	mvn.w	r2, #1
 8001c1a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001c1c:	f7ff ffca 	bl	8001bb4 <TIMER2_user_handler_it>
	}
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000af8 	.word	0x20000af8

08001c28 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001c2c:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <TIM3_IRQHandler+0x28>)
 8001c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d107      	bne.n	8001c4c <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001c3c:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <TIM3_IRQHandler+0x28>)
 8001c3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c42:	f06f 0201 	mvn.w	r2, #1
 8001c46:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001c48:	f7ff ffba 	bl	8001bc0 <TIMER3_user_handler_it>
	}
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000af8 	.word	0x20000af8

08001c54 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001c58:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <TIM4_IRQHandler+0x28>)
 8001c5a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d107      	bne.n	8001c78 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001c68:	4b04      	ldr	r3, [pc, #16]	; (8001c7c <TIM4_IRQHandler+0x28>)
 8001c6a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001c6e:	f06f 0201 	mvn.w	r2, #1
 8001c72:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001c74:	f7ff ffaa 	bl	8001bcc <TIMER4_user_handler_it>
	}
}
 8001c78:	bf00      	nop
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000af8 	.word	0x20000af8

08001c80 <__NVIC_EnableIRQ>:
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	db0b      	blt.n	8001caa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	f003 021f 	and.w	r2, r3, #31
 8001c98:	4906      	ldr	r1, [pc, #24]	; (8001cb4 <__NVIC_EnableIRQ+0x34>)
 8001c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9e:	095b      	lsrs	r3, r3, #5
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	e000e100 	.word	0xe000e100

08001cb8 <__NVIC_DisableIRQ>:
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	db12      	blt.n	8001cf0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	f003 021f 	and.w	r2, r3, #31
 8001cd0:	490a      	ldr	r1, [pc, #40]	; (8001cfc <__NVIC_DisableIRQ+0x44>)
 8001cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd6:	095b      	lsrs	r3, r3, #5
 8001cd8:	2001      	movs	r0, #1
 8001cda:	fa00 f202 	lsl.w	r2, r0, r2
 8001cde:	3320      	adds	r3, #32
 8001ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ce4:	f3bf 8f4f 	dsb	sy
}
 8001ce8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cea:	f3bf 8f6f 	isb	sy
}
 8001cee:	bf00      	nop
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	e000e100 	.word	0xe000e100

08001d00 <__NVIC_SystemReset>:
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001d04:	f3bf 8f4f 	dsb	sy
}
 8001d08:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <__NVIC_SystemReset+0x24>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001d12:	4904      	ldr	r1, [pc, #16]	; (8001d24 <__NVIC_SystemReset+0x24>)
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <__NVIC_SystemReset+0x28>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d1a:	f3bf 8f4f 	dsb	sy
}
 8001d1e:	bf00      	nop
    __NOP();
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <__NVIC_SystemReset+0x20>
 8001d24:	e000ed00 	.word	0xe000ed00
 8001d28:	05fa0004 	.word	0x05fa0004

08001d2c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	6039      	str	r1, [r7, #0]
 8001d36:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d3e:	d806      	bhi.n	8001d4e <UART_init+0x22>
 8001d40:	4a56      	ldr	r2, [pc, #344]	; (8001e9c <UART_init+0x170>)
 8001d42:	218a      	movs	r1, #138	; 0x8a
 8001d44:	4856      	ldr	r0, [pc, #344]	; (8001ea0 <UART_init+0x174>)
 8001d46:	f003 fd0d 	bl	8005764 <printf>
 8001d4a:	f7ff ffd9 	bl	8001d00 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d906      	bls.n	8001d62 <UART_init+0x36>
 8001d54:	4a53      	ldr	r2, [pc, #332]	; (8001ea4 <UART_init+0x178>)
 8001d56:	218b      	movs	r1, #139	; 0x8b
 8001d58:	4851      	ldr	r0, [pc, #324]	; (8001ea0 <UART_init+0x174>)
 8001d5a:	f003 fd03 	bl	8005764 <printf>
 8001d5e:	f7ff ffcf 	bl	8001d00 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	4a50      	ldr	r2, [pc, #320]	; (8001ea8 <UART_init+0x17c>)
 8001d66:	2100      	movs	r1, #0
 8001d68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	4a4f      	ldr	r2, [pc, #316]	; (8001eac <UART_init+0x180>)
 8001d70:	2100      	movs	r1, #0
 8001d72:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	4a4e      	ldr	r2, [pc, #312]	; (8001eb0 <UART_init+0x184>)
 8001d78:	2100      	movs	r1, #0
 8001d7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001d7e:	79fa      	ldrb	r2, [r7, #7]
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	494c      	ldr	r1, [pc, #304]	; (8001eb4 <UART_init+0x188>)
 8001d84:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001d88:	494b      	ldr	r1, [pc, #300]	; (8001eb8 <UART_init+0x18c>)
 8001d8a:	019b      	lsls	r3, r3, #6
 8001d8c:	440b      	add	r3, r1
 8001d8e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	4a49      	ldr	r2, [pc, #292]	; (8001eb8 <UART_init+0x18c>)
 8001d94:	019b      	lsls	r3, r3, #6
 8001d96:	4413      	add	r3, r2
 8001d98:	3304      	adds	r3, #4
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	4a45      	ldr	r2, [pc, #276]	; (8001eb8 <UART_init+0x18c>)
 8001da2:	019b      	lsls	r3, r3, #6
 8001da4:	4413      	add	r3, r2
 8001da6:	3308      	adds	r3, #8
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	4a42      	ldr	r2, [pc, #264]	; (8001eb8 <UART_init+0x18c>)
 8001db0:	019b      	lsls	r3, r3, #6
 8001db2:	4413      	add	r3, r2
 8001db4:	330c      	adds	r3, #12
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	4a3e      	ldr	r2, [pc, #248]	; (8001eb8 <UART_init+0x18c>)
 8001dbe:	019b      	lsls	r3, r3, #6
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3310      	adds	r3, #16
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4a3b      	ldr	r2, [pc, #236]	; (8001eb8 <UART_init+0x18c>)
 8001dcc:	019b      	lsls	r3, r3, #6
 8001dce:	4413      	add	r3, r2
 8001dd0:	3318      	adds	r3, #24
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	4a37      	ldr	r2, [pc, #220]	; (8001eb8 <UART_init+0x18c>)
 8001dda:	019b      	lsls	r3, r3, #6
 8001ddc:	4413      	add	r3, r2
 8001dde:	3314      	adds	r3, #20
 8001de0:	220c      	movs	r2, #12
 8001de2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	4a34      	ldr	r2, [pc, #208]	; (8001eb8 <UART_init+0x18c>)
 8001de8:	019b      	lsls	r3, r3, #6
 8001dea:	4413      	add	r3, r2
 8001dec:	331c      	adds	r3, #28
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	019b      	lsls	r3, r3, #6
 8001df6:	4a30      	ldr	r2, [pc, #192]	; (8001eb8 <UART_init+0x18c>)
 8001df8:	4413      	add	r3, r2
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f002 fddc 	bl	80049b8 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	4a2d      	ldr	r2, [pc, #180]	; (8001eb8 <UART_init+0x18c>)
 8001e04:	019b      	lsls	r3, r3, #6
 8001e06:	4413      	add	r3, r2
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	492a      	ldr	r1, [pc, #168]	; (8001eb8 <UART_init+0x18c>)
 8001e10:	019b      	lsls	r3, r3, #6
 8001e12:	440b      	add	r3, r1
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e1a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	4a27      	ldr	r2, [pc, #156]	; (8001ebc <UART_init+0x190>)
 8001e20:	56d3      	ldrsb	r3, [r2, r3]
 8001e22:	2201      	movs	r2, #1
 8001e24:	2101      	movs	r1, #1
 8001e26:	4618      	mov	r0, r3
 8001e28:	f001 fce7 	bl	80037fa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	4a23      	ldr	r2, [pc, #140]	; (8001ebc <UART_init+0x190>)
 8001e30:	56d3      	ldrsb	r3, [r2, r3]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f001 fcfd 	bl	8003832 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	019b      	lsls	r3, r3, #6
 8001e3c:	4a1e      	ldr	r2, [pc, #120]	; (8001eb8 <UART_init+0x18c>)
 8001e3e:	1898      	adds	r0, r3, r2
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	79fa      	ldrb	r2, [r7, #7]
 8001e44:	4919      	ldr	r1, [pc, #100]	; (8001eac <UART_init+0x180>)
 8001e46:	5c8a      	ldrb	r2, [r1, r2]
 8001e48:	01db      	lsls	r3, r3, #7
 8001e4a:	4413      	add	r3, r2
 8001e4c:	4a1c      	ldr	r2, [pc, #112]	; (8001ec0 <UART_init+0x194>)
 8001e4e:	4413      	add	r3, r2
 8001e50:	2201      	movs	r2, #1
 8001e52:	4619      	mov	r1, r3
 8001e54:	f002 fe41 	bl	8004ada <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8001e58:	4b1a      	ldr	r3, [pc, #104]	; (8001ec4 <UART_init+0x198>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6898      	ldr	r0, [r3, #8]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	2202      	movs	r2, #2
 8001e62:	2100      	movs	r1, #0
 8001e64:	f003 fc90 	bl	8005788 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8001e68:	4b16      	ldr	r3, [pc, #88]	; (8001ec4 <UART_init+0x198>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68d8      	ldr	r0, [r3, #12]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	2202      	movs	r2, #2
 8001e72:	2100      	movs	r1, #0
 8001e74:	f003 fc88 	bl	8005788 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8001e78:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <UART_init+0x198>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6858      	ldr	r0, [r3, #4]
 8001e7e:	2300      	movs	r3, #0
 8001e80:	2202      	movs	r2, #2
 8001e82:	2100      	movs	r1, #0
 8001e84:	f003 fc80 	bl	8005788 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	4a0f      	ldr	r2, [pc, #60]	; (8001ec8 <UART_init+0x19c>)
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	0800b710 	.word	0x0800b710
 8001ea0:	0800b720 	.word	0x0800b720
 8001ea4:	0800b75c 	.word	0x0800b75c
 8001ea8:	20000e3c 	.word	0x20000e3c
 8001eac:	20000e38 	.word	0x20000e38
 8001eb0:	20000e48 	.word	0x20000e48
 8001eb4:	20000000 	.word	0x20000000
 8001eb8:	20000bf8 	.word	0x20000bf8
 8001ebc:	0800b9b0 	.word	0x0800b9b0
 8001ec0:	20000cb8 	.word	0x20000cb8
 8001ec4:	20000028 	.word	0x20000028
 8001ec8:	20000e54 	.word	0x20000e54

08001ecc <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d906      	bls.n	8001eea <UART_data_ready+0x1e>
 8001edc:	4a07      	ldr	r2, [pc, #28]	; (8001efc <UART_data_ready+0x30>)
 8001ede:	21cd      	movs	r1, #205	; 0xcd
 8001ee0:	4807      	ldr	r0, [pc, #28]	; (8001f00 <UART_data_ready+0x34>)
 8001ee2:	f003 fc3f 	bl	8005764 <printf>
 8001ee6:	f7ff ff0b 	bl	8001d00 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	4a05      	ldr	r2, [pc, #20]	; (8001f04 <UART_data_ready+0x38>)
 8001eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	0800b75c 	.word	0x0800b75c
 8001f00:	0800b720 	.word	0x0800b720
 8001f04:	20000e48 	.word	0x20000e48

08001f08 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d906      	bls.n	8001f26 <UART_get_next_byte+0x1e>
 8001f18:	4a22      	ldr	r2, [pc, #136]	; (8001fa4 <UART_get_next_byte+0x9c>)
 8001f1a:	21d9      	movs	r1, #217	; 0xd9
 8001f1c:	4822      	ldr	r0, [pc, #136]	; (8001fa8 <UART_get_next_byte+0xa0>)
 8001f1e:	f003 fc21 	bl	8005764 <printf>
 8001f22:	f7ff feed 	bl	8001d00 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	4a20      	ldr	r2, [pc, #128]	; (8001fac <UART_get_next_byte+0xa4>)
 8001f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <UART_get_next_byte+0x2e>
		return 0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e031      	b.n	8001f9a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8001f36:	79fa      	ldrb	r2, [r7, #7]
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	491d      	ldr	r1, [pc, #116]	; (8001fb0 <UART_get_next_byte+0xa8>)
 8001f3c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001f40:	491c      	ldr	r1, [pc, #112]	; (8001fb4 <UART_get_next_byte+0xac>)
 8001f42:	01d2      	lsls	r2, r2, #7
 8001f44:	440a      	add	r2, r1
 8001f46:	4413      	add	r3, r2
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	4a18      	ldr	r2, [pc, #96]	; (8001fb0 <UART_get_next_byte+0xa8>)
 8001f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f54:	1c5a      	adds	r2, r3, #1
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f5c:	4914      	ldr	r1, [pc, #80]	; (8001fb0 <UART_get_next_byte+0xa8>)
 8001f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	4a14      	ldr	r2, [pc, #80]	; (8001fb8 <UART_get_next_byte+0xb0>)
 8001f66:	56d3      	ldrsb	r3, [r2, r3]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fea5 	bl	8001cb8 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <UART_get_next_byte+0xb4>)
 8001f72:	5cd3      	ldrb	r3, [r2, r3]
 8001f74:	4619      	mov	r1, r3
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	4a0d      	ldr	r2, [pc, #52]	; (8001fb0 <UART_get_next_byte+0xa8>)
 8001f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f7e:	4299      	cmp	r1, r3
 8001f80:	d104      	bne.n	8001f8c <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	4a09      	ldr	r2, [pc, #36]	; (8001fac <UART_get_next_byte+0xa4>)
 8001f86:	2100      	movs	r1, #0
 8001f88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	4a0a      	ldr	r2, [pc, #40]	; (8001fb8 <UART_get_next_byte+0xb0>)
 8001f90:	56d3      	ldrsb	r3, [r2, r3]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff fe74 	bl	8001c80 <__NVIC_EnableIRQ>
	return ret;
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	0800b75c 	.word	0x0800b75c
 8001fa8:	0800b720 	.word	0x0800b720
 8001fac:	20000e48 	.word	0x20000e48
 8001fb0:	20000e3c 	.word	0x20000e3c
 8001fb4:	20000cb8 	.word	0x20000cb8
 8001fb8:	0800b9b0 	.word	0x0800b9b0
 8001fbc:	20000e38 	.word	0x20000e38

08001fc0 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	460a      	mov	r2, r1
 8001fca:	71fb      	strb	r3, [r7, #7]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d907      	bls.n	8001fe6 <UART_putc+0x26>
 8001fd6:	4a16      	ldr	r2, [pc, #88]	; (8002030 <UART_putc+0x70>)
 8001fd8:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8001fdc:	4815      	ldr	r0, [pc, #84]	; (8002034 <UART_putc+0x74>)
 8001fde:	f003 fbc1 	bl	8005764 <printf>
 8001fe2:	f7ff fe8d 	bl	8001d00 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	4a13      	ldr	r2, [pc, #76]	; (8002038 <UART_putc+0x78>)
 8001fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d019      	beq.n	8002026 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	4a11      	ldr	r2, [pc, #68]	; (800203c <UART_putc+0x7c>)
 8001ff6:	56d3      	ldrsb	r3, [r2, r3]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff fe5d 	bl	8001cb8 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	019b      	lsls	r3, r3, #6
 8002002:	4a0f      	ldr	r2, [pc, #60]	; (8002040 <UART_putc+0x80>)
 8002004:	4413      	add	r3, r2
 8002006:	1db9      	adds	r1, r7, #6
 8002008:	2201      	movs	r2, #1
 800200a:	4618      	mov	r0, r3
 800200c:	f002 fd21 	bl	8004a52 <HAL_UART_Transmit_IT>
 8002010:	4603      	mov	r3, r0
 8002012:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	4a09      	ldr	r2, [pc, #36]	; (800203c <UART_putc+0x7c>)
 8002018:	56d3      	ldrsb	r3, [r2, r3]
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff fe30 	bl	8001c80 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d0e5      	beq.n	8001ff2 <UART_putc+0x32>
	}
}
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	0800b75c 	.word	0x0800b75c
 8002034:	0800b720 	.word	0x0800b720
 8002038:	20000e54 	.word	0x20000e54
 800203c:	0800b9b0 	.word	0x0800b9b0
 8002040:	20000bf8 	.word	0x20000bf8

08002044 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002052:	7bfb      	ldrb	r3, [r7, #15]
 8002054:	4a13      	ldr	r2, [pc, #76]	; (80020a4 <UART_impolite_force_puts_on_uart+0x60>)
 8002056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d01d      	beq.n	800209a <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	4a11      	ldr	r2, [pc, #68]	; (80020a8 <UART_impolite_force_puts_on_uart+0x64>)
 8002062:	019b      	lsls	r3, r3, #6
 8002064:	4413      	add	r3, r2
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800206a:	2300      	movs	r3, #0
 800206c:	617b      	str	r3, [r7, #20]
 800206e:	e010      	b.n	8002092 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002070:	bf00      	nop
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f9      	beq.n	8002072 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	4413      	add	r3, r2
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	3301      	adds	r3, #1
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	d3ea      	bcc.n	8002070 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800209a:	bf00      	nop
 800209c:	371c      	adds	r7, #28
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr
 80020a4:	20000e54 	.word	0x20000e54
 80020a8:	20000bf8 	.word	0x20000bf8

080020ac <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80020b0:	4802      	ldr	r0, [pc, #8]	; (80020bc <USART1_IRQHandler+0x10>)
 80020b2:	f002 fd67 	bl	8004b84 <HAL_UART_IRQHandler>
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000bf8 	.word	0x20000bf8

080020c0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80020c4:	4802      	ldr	r0, [pc, #8]	; (80020d0 <USART2_IRQHandler+0x10>)
 80020c6:	f002 fd5d 	bl	8004b84 <HAL_UART_IRQHandler>
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000c38 	.word	0x20000c38

080020d4 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80020d8:	4802      	ldr	r0, [pc, #8]	; (80020e4 <USART3_IRQHandler+0x10>)
 80020da:	f002 fd53 	bl	8004b84 <HAL_UART_IRQHandler>
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000c78 	.word	0x20000c78

080020e8 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a24      	ldr	r2, [pc, #144]	; (8002188 <HAL_UART_RxCpltCallback+0xa0>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d102      	bne.n	8002100 <HAL_UART_RxCpltCallback+0x18>
 80020fa:	2300      	movs	r3, #0
 80020fc:	73fb      	strb	r3, [r7, #15]
 80020fe:	e00e      	b.n	800211e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a21      	ldr	r2, [pc, #132]	; (800218c <HAL_UART_RxCpltCallback+0xa4>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d102      	bne.n	8002110 <HAL_UART_RxCpltCallback+0x28>
 800210a:	2301      	movs	r3, #1
 800210c:	73fb      	strb	r3, [r7, #15]
 800210e:	e006      	b.n	800211e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a1e      	ldr	r2, [pc, #120]	; (8002190 <HAL_UART_RxCpltCallback+0xa8>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d131      	bne.n	800217e <HAL_UART_RxCpltCallback+0x96>
 800211a:	2302      	movs	r3, #2
 800211c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800211e:	7bfb      	ldrb	r3, [r7, #15]
 8002120:	4a1c      	ldr	r2, [pc, #112]	; (8002194 <HAL_UART_RxCpltCallback+0xac>)
 8002122:	2101      	movs	r1, #1
 8002124:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002128:	7bfb      	ldrb	r3, [r7, #15]
 800212a:	4a1b      	ldr	r2, [pc, #108]	; (8002198 <HAL_UART_RxCpltCallback+0xb0>)
 800212c:	5cd3      	ldrb	r3, [r2, r3]
 800212e:	3301      	adds	r3, #1
 8002130:	425a      	negs	r2, r3
 8002132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002136:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800213a:	bf58      	it	pl
 800213c:	4253      	negpl	r3, r2
 800213e:	7bfa      	ldrb	r2, [r7, #15]
 8002140:	b2d9      	uxtb	r1, r3
 8002142:	4b15      	ldr	r3, [pc, #84]	; (8002198 <HAL_UART_RxCpltCallback+0xb0>)
 8002144:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	019b      	lsls	r3, r3, #6
 800214a:	4a14      	ldr	r2, [pc, #80]	; (800219c <HAL_UART_RxCpltCallback+0xb4>)
 800214c:	1898      	adds	r0, r3, r2
 800214e:	7bfb      	ldrb	r3, [r7, #15]
 8002150:	7bfa      	ldrb	r2, [r7, #15]
 8002152:	4911      	ldr	r1, [pc, #68]	; (8002198 <HAL_UART_RxCpltCallback+0xb0>)
 8002154:	5c8a      	ldrb	r2, [r1, r2]
 8002156:	01db      	lsls	r3, r3, #7
 8002158:	4413      	add	r3, r2
 800215a:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <HAL_UART_RxCpltCallback+0xb8>)
 800215c:	4413      	add	r3, r2
 800215e:	2201      	movs	r2, #1
 8002160:	4619      	mov	r1, r3
 8002162:	f002 fcba 	bl	8004ada <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 8002166:	7bfb      	ldrb	r3, [r7, #15]
 8002168:	4a0e      	ldr	r2, [pc, #56]	; (80021a4 <HAL_UART_RxCpltCallback+0xbc>)
 800216a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d006      	beq.n	8002180 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	4a0b      	ldr	r2, [pc, #44]	; (80021a4 <HAL_UART_RxCpltCallback+0xbc>)
 8002176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800217a:	4798      	blx	r3
 800217c:	e000      	b.n	8002180 <HAL_UART_RxCpltCallback+0x98>
	else return;
 800217e:	bf00      	nop
}
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40013800 	.word	0x40013800
 800218c:	40004400 	.word	0x40004400
 8002190:	40004800 	.word	0x40004800
 8002194:	20000e48 	.word	0x20000e48
 8002198:	20000e38 	.word	0x20000e38
 800219c:	20000bf8 	.word	0x20000bf8
 80021a0:	20000cb8 	.word	0x20000cb8
 80021a4:	20000e60 	.word	0x20000e60

080021a8 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08c      	sub	sp, #48	; 0x30
 80021ac:	af02      	add	r7, sp, #8
 80021ae:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	22c0      	movs	r2, #192	; 0xc0
 80021b6:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2200      	movs	r2, #0
 80021be:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2200      	movs	r2, #0
 80021c6:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2200      	movs	r2, #0
 80021ce:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2200      	movs	r2, #0
 80021d6:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2200      	movs	r2, #0
 80021de:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a53      	ldr	r2, [pc, #332]	; (800233c <HAL_UART_MspInit+0x194>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d142      	bne.n	8002278 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80021f2:	4b53      	ldr	r3, [pc, #332]	; (8002340 <HAL_UART_MspInit+0x198>)
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	4a52      	ldr	r2, [pc, #328]	; (8002340 <HAL_UART_MspInit+0x198>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	6193      	str	r3, [r2, #24]
 80021fe:	4b50      	ldr	r3, [pc, #320]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	623b      	str	r3, [r7, #32]
 8002208:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800220a:	4b4d      	ldr	r3, [pc, #308]	; (8002340 <HAL_UART_MspInit+0x198>)
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	4a4c      	ldr	r2, [pc, #304]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002210:	f043 0308 	orr.w	r3, r3, #8
 8002214:	6193      	str	r3, [r2, #24]
 8002216:	4b4a      	ldr	r3, [pc, #296]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f003 0308 	and.w	r3, r3, #8
 800221e:	61fb      	str	r3, [r7, #28]
 8002220:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002222:	2303      	movs	r3, #3
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	2301      	movs	r3, #1
 8002228:	2202      	movs	r2, #2
 800222a:	2140      	movs	r1, #64	; 0x40
 800222c:	4845      	ldr	r0, [pc, #276]	; (8002344 <HAL_UART_MspInit+0x19c>)
 800222e:	f7fe ffb3 	bl	8001198 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002232:	2303      	movs	r3, #3
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	2301      	movs	r3, #1
 8002238:	2200      	movs	r2, #0
 800223a:	2180      	movs	r1, #128	; 0x80
 800223c:	4841      	ldr	r0, [pc, #260]	; (8002344 <HAL_UART_MspInit+0x19c>)
 800223e:	f7fe ffab 	bl	8001198 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002242:	4b41      	ldr	r3, [pc, #260]	; (8002348 <HAL_UART_MspInit+0x1a0>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	627b      	str	r3, [r7, #36]	; 0x24
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800224e:	627b      	str	r3, [r7, #36]	; 0x24
 8002250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002252:	f043 0304 	orr.w	r3, r3, #4
 8002256:	627b      	str	r3, [r7, #36]	; 0x24
 8002258:	4a3b      	ldr	r2, [pc, #236]	; (8002348 <HAL_UART_MspInit+0x1a0>)
 800225a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225c:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800225e:	4b38      	ldr	r3, [pc, #224]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	4a37      	ldr	r2, [pc, #220]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002264:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002268:	6193      	str	r3, [r2, #24]
 800226a:	4b35      	ldr	r3, [pc, #212]	; (8002340 <HAL_UART_MspInit+0x198>)
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002272:	61bb      	str	r3, [r7, #24]
 8002274:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002276:	e05c      	b.n	8002332 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a33      	ldr	r2, [pc, #204]	; (800234c <HAL_UART_MspInit+0x1a4>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d128      	bne.n	80022d4 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002282:	4b2f      	ldr	r3, [pc, #188]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	4a2e      	ldr	r2, [pc, #184]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002288:	f043 0304 	orr.w	r3, r3, #4
 800228c:	6193      	str	r3, [r2, #24]
 800228e:	4b2c      	ldr	r3, [pc, #176]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	617b      	str	r3, [r7, #20]
 8002298:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800229a:	2303      	movs	r3, #3
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	2301      	movs	r3, #1
 80022a0:	2202      	movs	r2, #2
 80022a2:	2104      	movs	r1, #4
 80022a4:	482a      	ldr	r0, [pc, #168]	; (8002350 <HAL_UART_MspInit+0x1a8>)
 80022a6:	f7fe ff77 	bl	8001198 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80022aa:	2303      	movs	r3, #3
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	2301      	movs	r3, #1
 80022b0:	2200      	movs	r2, #0
 80022b2:	2108      	movs	r1, #8
 80022b4:	4826      	ldr	r0, [pc, #152]	; (8002350 <HAL_UART_MspInit+0x1a8>)
 80022b6:	f7fe ff6f 	bl	8001198 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80022ba:	4b21      	ldr	r3, [pc, #132]	; (8002340 <HAL_UART_MspInit+0x198>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	4a20      	ldr	r2, [pc, #128]	; (8002340 <HAL_UART_MspInit+0x198>)
 80022c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022c4:	61d3      	str	r3, [r2, #28]
 80022c6:	4b1e      	ldr	r3, [pc, #120]	; (8002340 <HAL_UART_MspInit+0x198>)
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ce:	613b      	str	r3, [r7, #16]
 80022d0:	693b      	ldr	r3, [r7, #16]
}
 80022d2:	e02e      	b.n	8002332 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a1e      	ldr	r2, [pc, #120]	; (8002354 <HAL_UART_MspInit+0x1ac>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d129      	bne.n	8002332 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80022de:	4b18      	ldr	r3, [pc, #96]	; (8002340 <HAL_UART_MspInit+0x198>)
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	4a17      	ldr	r2, [pc, #92]	; (8002340 <HAL_UART_MspInit+0x198>)
 80022e4:	f043 0308 	orr.w	r3, r3, #8
 80022e8:	6193      	str	r3, [r2, #24]
 80022ea:	4b15      	ldr	r3, [pc, #84]	; (8002340 <HAL_UART_MspInit+0x198>)
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	f003 0308 	and.w	r3, r3, #8
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80022f6:	2303      	movs	r3, #3
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	2301      	movs	r3, #1
 80022fc:	2202      	movs	r2, #2
 80022fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002302:	4810      	ldr	r0, [pc, #64]	; (8002344 <HAL_UART_MspInit+0x19c>)
 8002304:	f7fe ff48 	bl	8001198 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002308:	2303      	movs	r3, #3
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	2301      	movs	r3, #1
 800230e:	2200      	movs	r2, #0
 8002310:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002314:	480b      	ldr	r0, [pc, #44]	; (8002344 <HAL_UART_MspInit+0x19c>)
 8002316:	f7fe ff3f 	bl	8001198 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800231a:	4b09      	ldr	r3, [pc, #36]	; (8002340 <HAL_UART_MspInit+0x198>)
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	4a08      	ldr	r2, [pc, #32]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002324:	61d3      	str	r3, [r2, #28]
 8002326:	4b06      	ldr	r3, [pc, #24]	; (8002340 <HAL_UART_MspInit+0x198>)
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	68bb      	ldr	r3, [r7, #8]
}
 8002332:	bf00      	nop
 8002334:	3728      	adds	r7, #40	; 0x28
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40013800 	.word	0x40013800
 8002340:	40021000 	.word	0x40021000
 8002344:	40010c00 	.word	0x40010c00
 8002348:	40010000 	.word	0x40010000
 800234c:	40004400 	.word	0x40004400
 8002350:	40010800 	.word	0x40010800
 8002354:	40004800 	.word	0x40004800

08002358 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002364:	2b08      	cmp	r3, #8
 8002366:	d106      	bne.n	8002376 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2222      	movs	r2, #34	; 0x22
 8002372:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002384:	4b03      	ldr	r3, [pc, #12]	; (8002394 <WWDG_IRQHandler+0x14>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4903      	ldr	r1, [pc, #12]	; (8002398 <WWDG_IRQHandler+0x18>)
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff fae2 	bl	8001954 <dump_printf>
	while(1);
 8002390:	e7fe      	b.n	8002390 <WWDG_IRQHandler+0x10>
 8002392:	bf00      	nop
 8002394:	2000000c 	.word	0x2000000c
 8002398:	0800b7ec 	.word	0x0800b7ec

0800239c <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80023a0:	4b03      	ldr	r3, [pc, #12]	; (80023b0 <PVD_IRQHandler+0x14>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4903      	ldr	r1, [pc, #12]	; (80023b4 <PVD_IRQHandler+0x18>)
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fad4 	bl	8001954 <dump_printf>
	while(1);
 80023ac:	e7fe      	b.n	80023ac <PVD_IRQHandler+0x10>
 80023ae:	bf00      	nop
 80023b0:	2000000c 	.word	0x2000000c
 80023b4:	0800b7f4 	.word	0x0800b7f4

080023b8 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80023bc:	4b03      	ldr	r3, [pc, #12]	; (80023cc <TAMPER_IRQHandler+0x14>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4903      	ldr	r1, [pc, #12]	; (80023d0 <TAMPER_IRQHandler+0x18>)
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff fac6 	bl	8001954 <dump_printf>
	while(1);
 80023c8:	e7fe      	b.n	80023c8 <TAMPER_IRQHandler+0x10>
 80023ca:	bf00      	nop
 80023cc:	2000000c 	.word	0x2000000c
 80023d0:	0800b7f8 	.word	0x0800b7f8

080023d4 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80023d8:	4b03      	ldr	r3, [pc, #12]	; (80023e8 <RTC_IRQHandler+0x14>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4903      	ldr	r1, [pc, #12]	; (80023ec <RTC_IRQHandler+0x18>)
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fab8 	bl	8001954 <dump_printf>
	while(1);
 80023e4:	e7fe      	b.n	80023e4 <RTC_IRQHandler+0x10>
 80023e6:	bf00      	nop
 80023e8:	2000000c 	.word	0x2000000c
 80023ec:	0800b800 	.word	0x0800b800

080023f0 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80023f4:	4b03      	ldr	r3, [pc, #12]	; (8002404 <FLASH_IRQHandler+0x14>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4903      	ldr	r1, [pc, #12]	; (8002408 <FLASH_IRQHandler+0x18>)
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff faaa 	bl	8001954 <dump_printf>
	while(1);
 8002400:	e7fe      	b.n	8002400 <FLASH_IRQHandler+0x10>
 8002402:	bf00      	nop
 8002404:	2000000c 	.word	0x2000000c
 8002408:	0800b804 	.word	0x0800b804

0800240c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002410:	4b03      	ldr	r3, [pc, #12]	; (8002420 <RCC_IRQHandler+0x14>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4903      	ldr	r1, [pc, #12]	; (8002424 <RCC_IRQHandler+0x18>)
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fa9c 	bl	8001954 <dump_printf>
	while(1);
 800241c:	e7fe      	b.n	800241c <RCC_IRQHandler+0x10>
 800241e:	bf00      	nop
 8002420:	2000000c 	.word	0x2000000c
 8002424:	0800b80c 	.word	0x0800b80c

08002428 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 800242c:	4b03      	ldr	r3, [pc, #12]	; (800243c <DMA1_Channel1_IRQHandler+0x14>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4903      	ldr	r1, [pc, #12]	; (8002440 <DMA1_Channel1_IRQHandler+0x18>)
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff fa8e 	bl	8001954 <dump_printf>
	while(1);
 8002438:	e7fe      	b.n	8002438 <DMA1_Channel1_IRQHandler+0x10>
 800243a:	bf00      	nop
 800243c:	2000000c 	.word	0x2000000c
 8002440:	0800b838 	.word	0x0800b838

08002444 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002448:	4b03      	ldr	r3, [pc, #12]	; (8002458 <DMA1_Channel2_IRQHandler+0x14>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4903      	ldr	r1, [pc, #12]	; (800245c <DMA1_Channel2_IRQHandler+0x18>)
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fa80 	bl	8001954 <dump_printf>
	while(1);
 8002454:	e7fe      	b.n	8002454 <DMA1_Channel2_IRQHandler+0x10>
 8002456:	bf00      	nop
 8002458:	2000000c 	.word	0x2000000c
 800245c:	0800b848 	.word	0x0800b848

08002460 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002464:	4b03      	ldr	r3, [pc, #12]	; (8002474 <DMA1_Channel3_IRQHandler+0x14>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4903      	ldr	r1, [pc, #12]	; (8002478 <DMA1_Channel3_IRQHandler+0x18>)
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff fa72 	bl	8001954 <dump_printf>
	while(1);
 8002470:	e7fe      	b.n	8002470 <DMA1_Channel3_IRQHandler+0x10>
 8002472:	bf00      	nop
 8002474:	2000000c 	.word	0x2000000c
 8002478:	0800b858 	.word	0x0800b858

0800247c <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002480:	4b03      	ldr	r3, [pc, #12]	; (8002490 <DMA1_Channel4_IRQHandler+0x14>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4903      	ldr	r1, [pc, #12]	; (8002494 <DMA1_Channel4_IRQHandler+0x18>)
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fa64 	bl	8001954 <dump_printf>
	while(1);
 800248c:	e7fe      	b.n	800248c <DMA1_Channel4_IRQHandler+0x10>
 800248e:	bf00      	nop
 8002490:	2000000c 	.word	0x2000000c
 8002494:	0800b868 	.word	0x0800b868

08002498 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 800249c:	4b03      	ldr	r3, [pc, #12]	; (80024ac <DMA1_Channel5_IRQHandler+0x14>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4903      	ldr	r1, [pc, #12]	; (80024b0 <DMA1_Channel5_IRQHandler+0x18>)
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fa56 	bl	8001954 <dump_printf>
	while(1);
 80024a8:	e7fe      	b.n	80024a8 <DMA1_Channel5_IRQHandler+0x10>
 80024aa:	bf00      	nop
 80024ac:	2000000c 	.word	0x2000000c
 80024b0:	0800b878 	.word	0x0800b878

080024b4 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80024b8:	4b03      	ldr	r3, [pc, #12]	; (80024c8 <DMA1_Channel6_IRQHandler+0x14>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4903      	ldr	r1, [pc, #12]	; (80024cc <DMA1_Channel6_IRQHandler+0x18>)
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff fa48 	bl	8001954 <dump_printf>
	while(1);
 80024c4:	e7fe      	b.n	80024c4 <DMA1_Channel6_IRQHandler+0x10>
 80024c6:	bf00      	nop
 80024c8:	2000000c 	.word	0x2000000c
 80024cc:	0800b888 	.word	0x0800b888

080024d0 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <DMA1_Channel7_IRQHandler+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4903      	ldr	r1, [pc, #12]	; (80024e8 <DMA1_Channel7_IRQHandler+0x18>)
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fa3a 	bl	8001954 <dump_printf>
	while(1);
 80024e0:	e7fe      	b.n	80024e0 <DMA1_Channel7_IRQHandler+0x10>
 80024e2:	bf00      	nop
 80024e4:	2000000c 	.word	0x2000000c
 80024e8:	0800b898 	.word	0x0800b898

080024ec <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80024f0:	4b03      	ldr	r3, [pc, #12]	; (8002500 <ADC1_2_IRQHandler+0x14>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4903      	ldr	r1, [pc, #12]	; (8002504 <ADC1_2_IRQHandler+0x18>)
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fa2c 	bl	8001954 <dump_printf>
	while(1);
 80024fc:	e7fe      	b.n	80024fc <ADC1_2_IRQHandler+0x10>
 80024fe:	bf00      	nop
 8002500:	2000000c 	.word	0x2000000c
 8002504:	0800b8a8 	.word	0x0800b8a8

08002508 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 800250c:	4b03      	ldr	r3, [pc, #12]	; (800251c <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4903      	ldr	r1, [pc, #12]	; (8002520 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fa1e 	bl	8001954 <dump_printf>
	while(1);
 8002518:	e7fe      	b.n	8002518 <USB_HP_CAN1_TX_IRQHandler+0x10>
 800251a:	bf00      	nop
 800251c:	2000000c 	.word	0x2000000c
 8002520:	0800b8b0 	.word	0x0800b8b0

08002524 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002528:	4b03      	ldr	r3, [pc, #12]	; (8002538 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4903      	ldr	r1, [pc, #12]	; (800253c <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fa10 	bl	8001954 <dump_printf>
	while(1);
 8002534:	e7fe      	b.n	8002534 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002536:	bf00      	nop
 8002538:	2000000c 	.word	0x2000000c
 800253c:	0800b8c0 	.word	0x0800b8c0

08002540 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002544:	4b03      	ldr	r3, [pc, #12]	; (8002554 <CAN1_RX1_IRQHandler+0x14>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4903      	ldr	r1, [pc, #12]	; (8002558 <CAN1_RX1_IRQHandler+0x18>)
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fa02 	bl	8001954 <dump_printf>
	while(1);
 8002550:	e7fe      	b.n	8002550 <CAN1_RX1_IRQHandler+0x10>
 8002552:	bf00      	nop
 8002554:	2000000c 	.word	0x2000000c
 8002558:	0800b8d0 	.word	0x0800b8d0

0800255c <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002560:	4b03      	ldr	r3, [pc, #12]	; (8002570 <CAN1_SCE_IRQHandler+0x14>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4903      	ldr	r1, [pc, #12]	; (8002574 <CAN1_SCE_IRQHandler+0x18>)
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff f9f4 	bl	8001954 <dump_printf>
	while(1);
 800256c:	e7fe      	b.n	800256c <CAN1_SCE_IRQHandler+0x10>
 800256e:	bf00      	nop
 8002570:	2000000c 	.word	0x2000000c
 8002574:	0800b8dc 	.word	0x0800b8dc

08002578 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 800257c:	4b03      	ldr	r3, [pc, #12]	; (800258c <TIM1_BRK_IRQHandler+0x14>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4903      	ldr	r1, [pc, #12]	; (8002590 <TIM1_BRK_IRQHandler+0x18>)
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff f9e6 	bl	8001954 <dump_printf>
	while(1);
 8002588:	e7fe      	b.n	8002588 <TIM1_BRK_IRQHandler+0x10>
 800258a:	bf00      	nop
 800258c:	2000000c 	.word	0x2000000c
 8002590:	0800b8f0 	.word	0x0800b8f0

08002594 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002598:	4b03      	ldr	r3, [pc, #12]	; (80025a8 <TIM1_TRG_COM_IRQHandler+0x14>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4903      	ldr	r1, [pc, #12]	; (80025ac <TIM1_TRG_COM_IRQHandler+0x18>)
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff f9d8 	bl	8001954 <dump_printf>
	while(1);
 80025a4:	e7fe      	b.n	80025a4 <TIM1_TRG_COM_IRQHandler+0x10>
 80025a6:	bf00      	nop
 80025a8:	2000000c 	.word	0x2000000c
 80025ac:	0800b904 	.word	0x0800b904

080025b0 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <TIM1_CC_IRQHandler+0x14>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4903      	ldr	r1, [pc, #12]	; (80025c8 <TIM1_CC_IRQHandler+0x18>)
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff f9ca 	bl	8001954 <dump_printf>
	while(1);
 80025c0:	e7fe      	b.n	80025c0 <TIM1_CC_IRQHandler+0x10>
 80025c2:	bf00      	nop
 80025c4:	2000000c 	.word	0x2000000c
 80025c8:	0800b914 	.word	0x0800b914

080025cc <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80025d0:	4b03      	ldr	r3, [pc, #12]	; (80025e0 <I2C1_EV_IRQHandler+0x14>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4903      	ldr	r1, [pc, #12]	; (80025e4 <I2C1_EV_IRQHandler+0x18>)
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff f9bc 	bl	8001954 <dump_printf>
	while(1);
 80025dc:	e7fe      	b.n	80025dc <I2C1_EV_IRQHandler+0x10>
 80025de:	bf00      	nop
 80025e0:	2000000c 	.word	0x2000000c
 80025e4:	0800b934 	.word	0x0800b934

080025e8 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80025ec:	4b03      	ldr	r3, [pc, #12]	; (80025fc <I2C1_ER_IRQHandler+0x14>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4903      	ldr	r1, [pc, #12]	; (8002600 <I2C1_ER_IRQHandler+0x18>)
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff f9ae 	bl	8001954 <dump_printf>
	while(1);
 80025f8:	e7fe      	b.n	80025f8 <I2C1_ER_IRQHandler+0x10>
 80025fa:	bf00      	nop
 80025fc:	2000000c 	.word	0x2000000c
 8002600:	0800b93c 	.word	0x0800b93c

08002604 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <I2C2_EV_IRQHandler+0x14>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4903      	ldr	r1, [pc, #12]	; (800261c <I2C2_EV_IRQHandler+0x18>)
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff f9a0 	bl	8001954 <dump_printf>
	while(1);
 8002614:	e7fe      	b.n	8002614 <I2C2_EV_IRQHandler+0x10>
 8002616:	bf00      	nop
 8002618:	2000000c 	.word	0x2000000c
 800261c:	0800b944 	.word	0x0800b944

08002620 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002624:	4b03      	ldr	r3, [pc, #12]	; (8002634 <I2C2_ER_IRQHandler+0x14>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4903      	ldr	r1, [pc, #12]	; (8002638 <I2C2_ER_IRQHandler+0x18>)
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff f992 	bl	8001954 <dump_printf>
	while(1);
 8002630:	e7fe      	b.n	8002630 <I2C2_ER_IRQHandler+0x10>
 8002632:	bf00      	nop
 8002634:	2000000c 	.word	0x2000000c
 8002638:	0800b94c 	.word	0x0800b94c

0800263c <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002640:	4b03      	ldr	r3, [pc, #12]	; (8002650 <SPI1_IRQHandler+0x14>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4903      	ldr	r1, [pc, #12]	; (8002654 <SPI1_IRQHandler+0x18>)
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff f984 	bl	8001954 <dump_printf>
	while(1);
 800264c:	e7fe      	b.n	800264c <SPI1_IRQHandler+0x10>
 800264e:	bf00      	nop
 8002650:	2000000c 	.word	0x2000000c
 8002654:	0800b954 	.word	0x0800b954

08002658 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 800265c:	4b03      	ldr	r3, [pc, #12]	; (800266c <SPI2_IRQHandler+0x14>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4903      	ldr	r1, [pc, #12]	; (8002670 <SPI2_IRQHandler+0x18>)
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff f976 	bl	8001954 <dump_printf>
	while(1);
 8002668:	e7fe      	b.n	8002668 <SPI2_IRQHandler+0x10>
 800266a:	bf00      	nop
 800266c:	2000000c 	.word	0x2000000c
 8002670:	0800b95c 	.word	0x0800b95c

08002674 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002678:	4b03      	ldr	r3, [pc, #12]	; (8002688 <RTC_Alarm_IRQHandler+0x14>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4903      	ldr	r1, [pc, #12]	; (800268c <RTC_Alarm_IRQHandler+0x18>)
 800267e:	4618      	mov	r0, r3
 8002680:	f7ff f968 	bl	8001954 <dump_printf>
	while(1);
 8002684:	e7fe      	b.n	8002684 <RTC_Alarm_IRQHandler+0x10>
 8002686:	bf00      	nop
 8002688:	2000000c 	.word	0x2000000c
 800268c:	0800b988 	.word	0x0800b988

08002690 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002694:	4b03      	ldr	r3, [pc, #12]	; (80026a4 <USBWakeUp_IRQHandler+0x14>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4903      	ldr	r1, [pc, #12]	; (80026a8 <USBWakeUp_IRQHandler+0x18>)
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff f95a 	bl	8001954 <dump_printf>
}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	2000000c 	.word	0x2000000c
 80026a8:	0800b994 	.word	0x0800b994

080026ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80026b0:	4b15      	ldr	r3, [pc, #84]	; (8002708 <SystemInit+0x5c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a14      	ldr	r2, [pc, #80]	; (8002708 <SystemInit+0x5c>)
 80026b6:	f043 0301 	orr.w	r3, r3, #1
 80026ba:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80026bc:	4b12      	ldr	r3, [pc, #72]	; (8002708 <SystemInit+0x5c>)
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	4911      	ldr	r1, [pc, #68]	; (8002708 <SystemInit+0x5c>)
 80026c2:	4b12      	ldr	r3, [pc, #72]	; (800270c <SystemInit+0x60>)
 80026c4:	4013      	ands	r3, r2
 80026c6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80026c8:	4b0f      	ldr	r3, [pc, #60]	; (8002708 <SystemInit+0x5c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a0e      	ldr	r2, [pc, #56]	; (8002708 <SystemInit+0x5c>)
 80026ce:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80026d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80026d8:	4b0b      	ldr	r3, [pc, #44]	; (8002708 <SystemInit+0x5c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a0a      	ldr	r2, [pc, #40]	; (8002708 <SystemInit+0x5c>)
 80026de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026e2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80026e4:	4b08      	ldr	r3, [pc, #32]	; (8002708 <SystemInit+0x5c>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	4a07      	ldr	r2, [pc, #28]	; (8002708 <SystemInit+0x5c>)
 80026ea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80026ee:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80026f0:	4b05      	ldr	r3, [pc, #20]	; (8002708 <SystemInit+0x5c>)
 80026f2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80026f6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80026f8:	4b05      	ldr	r3, [pc, #20]	; (8002710 <SystemInit+0x64>)
 80026fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026fe:	609a      	str	r2, [r3, #8]
#endif 
}
 8002700:	bf00      	nop
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr
 8002708:	40021000 	.word	0x40021000
 800270c:	f8ff0000 	.word	0xf8ff0000
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	2300      	movs	r3, #0
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	2300      	movs	r3, #0
 8002724:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002726:	4b2f      	ldr	r3, [pc, #188]	; (80027e4 <SystemCoreClockUpdate+0xd0>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2b08      	cmp	r3, #8
 8002734:	d011      	beq.n	800275a <SystemCoreClockUpdate+0x46>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2b08      	cmp	r3, #8
 800273a:	d83a      	bhi.n	80027b2 <SystemCoreClockUpdate+0x9e>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <SystemCoreClockUpdate+0x36>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2b04      	cmp	r3, #4
 8002746:	d004      	beq.n	8002752 <SystemCoreClockUpdate+0x3e>
 8002748:	e033      	b.n	80027b2 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800274a:	4b27      	ldr	r3, [pc, #156]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 800274c:	4a27      	ldr	r2, [pc, #156]	; (80027ec <SystemCoreClockUpdate+0xd8>)
 800274e:	601a      	str	r2, [r3, #0]
      break;
 8002750:	e033      	b.n	80027ba <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002752:	4b25      	ldr	r3, [pc, #148]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 8002754:	4a25      	ldr	r2, [pc, #148]	; (80027ec <SystemCoreClockUpdate+0xd8>)
 8002756:	601a      	str	r2, [r3, #0]
      break;
 8002758:	e02f      	b.n	80027ba <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800275a:	4b22      	ldr	r3, [pc, #136]	; (80027e4 <SystemCoreClockUpdate+0xd0>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002762:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002764:	4b1f      	ldr	r3, [pc, #124]	; (80027e4 <SystemCoreClockUpdate+0xd0>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800276c:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	0c9b      	lsrs	r3, r3, #18
 8002772:	3302      	adds	r3, #2
 8002774:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d106      	bne.n	800278a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	4a1c      	ldr	r2, [pc, #112]	; (80027f0 <SystemCoreClockUpdate+0xdc>)
 8002780:	fb02 f303 	mul.w	r3, r2, r3
 8002784:	4a18      	ldr	r2, [pc, #96]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 8002786:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002788:	e017      	b.n	80027ba <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800278a:	4b16      	ldr	r3, [pc, #88]	; (80027e4 <SystemCoreClockUpdate+0xd0>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d006      	beq.n	80027a4 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	4a15      	ldr	r2, [pc, #84]	; (80027f0 <SystemCoreClockUpdate+0xdc>)
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 80027a0:	6013      	str	r3, [r2, #0]
      break;
 80027a2:	e00a      	b.n	80027ba <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	4a11      	ldr	r2, [pc, #68]	; (80027ec <SystemCoreClockUpdate+0xd8>)
 80027a8:	fb02 f303 	mul.w	r3, r2, r3
 80027ac:	4a0e      	ldr	r2, [pc, #56]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 80027ae:	6013      	str	r3, [r2, #0]
      break;
 80027b0:	e003      	b.n	80027ba <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80027b2:	4b0d      	ldr	r3, [pc, #52]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 80027b4:	4a0d      	ldr	r2, [pc, #52]	; (80027ec <SystemCoreClockUpdate+0xd8>)
 80027b6:	601a      	str	r2, [r3, #0]
      break;
 80027b8:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80027ba:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <SystemCoreClockUpdate+0xd0>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	091b      	lsrs	r3, r3, #4
 80027c0:	f003 030f 	and.w	r3, r3, #15
 80027c4:	4a0b      	ldr	r2, [pc, #44]	; (80027f4 <SystemCoreClockUpdate+0xe0>)
 80027c6:	5cd3      	ldrb	r3, [r2, r3]
 80027c8:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80027ca:	4b07      	ldr	r3, [pc, #28]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	fa22 f303 	lsr.w	r3, r2, r3
 80027d4:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <SystemCoreClockUpdate+0xd4>)
 80027d6:	6013      	str	r3, [r2, #0]
}
 80027d8:	bf00      	nop
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40021000 	.word	0x40021000
 80027e8:	20000010 	.word	0x20000010
 80027ec:	007a1200 	.word	0x007a1200
 80027f0:	003d0900 	.word	0x003d0900
 80027f4:	0800b9b4 	.word	0x0800b9b4

080027f8 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80027fe:	2300      	movs	r3, #0
 8002800:	71fb      	strb	r3, [r7, #7]
 8002802:	e007      	b.n	8002814 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	4a0b      	ldr	r2, [pc, #44]	; (8002834 <Systick_init+0x3c>)
 8002808:	2100      	movs	r1, #0
 800280a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	3301      	adds	r3, #1
 8002812:	71fb      	strb	r3, [r7, #7]
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	2b0f      	cmp	r3, #15
 8002818:	d9f4      	bls.n	8002804 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800281a:	2200      	movs	r2, #0
 800281c:	2100      	movs	r1, #0
 800281e:	f04f 30ff 	mov.w	r0, #4294967295
 8002822:	f000 ffea 	bl	80037fa <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002826:	4b04      	ldr	r3, [pc, #16]	; (8002838 <Systick_init+0x40>)
 8002828:	2201      	movs	r2, #1
 800282a:	601a      	str	r2, [r3, #0]
}
 800282c:	bf00      	nop
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000e6c 	.word	0x20000e6c
 8002838:	20000eac 	.word	0x20000eac

0800283c <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002842:	f000 fec3 	bl	80035cc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002846:	f001 f80e 	bl	8003866 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800284a:	4b0f      	ldr	r3, [pc, #60]	; (8002888 <SysTick_Handler+0x4c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <SysTick_Handler+0x1a>
		Systick_init();
 8002852:	f7ff ffd1 	bl	80027f8 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002856:	2300      	movs	r3, #0
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	e00d      	b.n	8002878 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	4a0b      	ldr	r2, [pc, #44]	; (800288c <SysTick_Handler+0x50>)
 8002860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d004      	beq.n	8002872 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	4a08      	ldr	r2, [pc, #32]	; (800288c <SysTick_Handler+0x50>)
 800286c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002870:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	3301      	adds	r3, #1
 8002876:	71fb      	strb	r3, [r7, #7]
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	2b0f      	cmp	r3, #15
 800287c:	d9ee      	bls.n	800285c <SysTick_Handler+0x20>
	}
}
 800287e:	bf00      	nop
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	20000eac 	.word	0x20000eac
 800288c:	20000e6c 	.word	0x20000e6c

08002890 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002898:	4b10      	ldr	r3, [pc, #64]	; (80028dc <Systick_add_callback_function+0x4c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <Systick_add_callback_function+0x14>
		Systick_init();
 80028a0:	f7ff ffaa 	bl	80027f8 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80028a4:	2300      	movs	r3, #0
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	e00f      	b.n	80028ca <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	4a0c      	ldr	r2, [pc, #48]	; (80028e0 <Systick_add_callback_function+0x50>)
 80028ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d106      	bne.n	80028c4 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
 80028b8:	4909      	ldr	r1, [pc, #36]	; (80028e0 <Systick_add_callback_function+0x50>)
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e006      	b.n	80028d2 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
 80028c6:	3301      	adds	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	2b0f      	cmp	r3, #15
 80028ce:	d9ec      	bls.n	80028aa <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80028d0:	2300      	movs	r3, #0

}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	20000eac 	.word	0x20000eac
 80028e0:	20000e6c 	.word	0x20000e6c

080028e4 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80028ea:	2301      	movs	r3, #1
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2300      	movs	r3, #0
 80028f0:	2201      	movs	r2, #1
 80028f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028f6:	4818      	ldr	r0, [pc, #96]	; (8002958 <ILI9341_Init+0x74>)
 80028f8:	f7fe fc4e 	bl	8001198 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80028fc:	2301      	movs	r3, #1
 80028fe:	9300      	str	r3, [sp, #0]
 8002900:	2300      	movs	r3, #0
 8002902:	2201      	movs	r2, #1
 8002904:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002908:	4813      	ldr	r0, [pc, #76]	; (8002958 <ILI9341_Init+0x74>)
 800290a:	f7fe fc45 	bl	8001198 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 800290e:	2302      	movs	r3, #2
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2301      	movs	r3, #1
 8002914:	2201      	movs	r2, #1
 8002916:	f44f 7100 	mov.w	r1, #512	; 0x200
 800291a:	480f      	ldr	r0, [pc, #60]	; (8002958 <ILI9341_Init+0x74>)
 800291c:	f7fe fc3c 	bl	8001198 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8002920:	2201      	movs	r2, #1
 8002922:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002926:	480c      	ldr	r0, [pc, #48]	; (8002958 <ILI9341_Init+0x74>)
 8002928:	f001 f9bb 	bl	8003ca2 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 800292c:	480b      	ldr	r0, [pc, #44]	; (800295c <ILI9341_Init+0x78>)
 800292e:	f7fe fc63 	bl	80011f8 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8002932:	f000 f819 	bl	8002968 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8002936:	4b0a      	ldr	r3, [pc, #40]	; (8002960 <ILI9341_Init+0x7c>)
 8002938:	2200      	movs	r2, #0
 800293a:	801a      	strh	r2, [r3, #0]
 800293c:	4b08      	ldr	r3, [pc, #32]	; (8002960 <ILI9341_Init+0x7c>)
 800293e:	881a      	ldrh	r2, [r3, #0]
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <ILI9341_Init+0x80>)
 8002942:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);//ILI9341_Orientation_Portrait_1);//orientation portrait/paysage
 8002944:	2002      	movs	r0, #2
 8002946:	f000 fa71 	bl	8002e2c <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800294a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800294e:	f000 f9f7 	bl	8002d40 <ILI9341_Fill>
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40010800 	.word	0x40010800
 800295c:	40013000 	.word	0x40013000
 8002960:	20000eb2 	.word	0x20000eb2
 8002964:	20000eb0 	.word	0x20000eb0

08002968 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 800296c:	2200      	movs	r2, #0
 800296e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002972:	4898      	ldr	r0, [pc, #608]	; (8002bd4 <ILI9341_InitLCD+0x26c>)
 8002974:	f001 f995 	bl	8003ca2 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002978:	2014      	movs	r0, #20
 800297a:	f000 fe43 	bl	8003604 <HAL_Delay>
	ILI9341_RST_SET();
 800297e:	2201      	movs	r2, #1
 8002980:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002984:	4893      	ldr	r0, [pc, #588]	; (8002bd4 <ILI9341_InitLCD+0x26c>)
 8002986:	f001 f98c 	bl	8003ca2 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 800298a:	2014      	movs	r0, #20
 800298c:	f000 fe3a 	bl	8003604 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8002990:	2001      	movs	r0, #1
 8002992:	f000 f921 	bl	8002bd8 <ILI9341_SendCommand>
	HAL_Delay(50);
 8002996:	2032      	movs	r0, #50	; 0x32
 8002998:	f000 fe34 	bl	8003604 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 800299c:	20cb      	movs	r0, #203	; 0xcb
 800299e:	f000 f91b 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80029a2:	2039      	movs	r0, #57	; 0x39
 80029a4:	f000 f93c 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80029a8:	202c      	movs	r0, #44	; 0x2c
 80029aa:	f000 f939 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80029ae:	2000      	movs	r0, #0
 80029b0:	f000 f936 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80029b4:	2034      	movs	r0, #52	; 0x34
 80029b6:	f000 f933 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80029ba:	2002      	movs	r0, #2
 80029bc:	f000 f930 	bl	8002c20 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80029c0:	20cf      	movs	r0, #207	; 0xcf
 80029c2:	f000 f909 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80029c6:	2000      	movs	r0, #0
 80029c8:	f000 f92a 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80029cc:	20c1      	movs	r0, #193	; 0xc1
 80029ce:	f000 f927 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80029d2:	2030      	movs	r0, #48	; 0x30
 80029d4:	f000 f924 	bl	8002c20 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 80029d8:	20e8      	movs	r0, #232	; 0xe8
 80029da:	f000 f8fd 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 80029de:	2085      	movs	r0, #133	; 0x85
 80029e0:	f000 f91e 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80029e4:	2000      	movs	r0, #0
 80029e6:	f000 f91b 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 80029ea:	2078      	movs	r0, #120	; 0x78
 80029ec:	f000 f918 	bl	8002c20 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 80029f0:	20ea      	movs	r0, #234	; 0xea
 80029f2:	f000 f8f1 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80029f6:	2000      	movs	r0, #0
 80029f8:	f000 f912 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80029fc:	2000      	movs	r0, #0
 80029fe:	f000 f90f 	bl	8002c20 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8002a02:	20ed      	movs	r0, #237	; 0xed
 8002a04:	f000 f8e8 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8002a08:	2064      	movs	r0, #100	; 0x64
 8002a0a:	f000 f909 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002a0e:	2003      	movs	r0, #3
 8002a10:	f000 f906 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8002a14:	2012      	movs	r0, #18
 8002a16:	f000 f903 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8002a1a:	2081      	movs	r0, #129	; 0x81
 8002a1c:	f000 f900 	bl	8002c20 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8002a20:	20f7      	movs	r0, #247	; 0xf7
 8002a22:	f000 f8d9 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8002a26:	2020      	movs	r0, #32
 8002a28:	f000 f8fa 	bl	8002c20 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8002a2c:	20c0      	movs	r0, #192	; 0xc0
 8002a2e:	f000 f8d3 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8002a32:	2023      	movs	r0, #35	; 0x23
 8002a34:	f000 f8f4 	bl	8002c20 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8002a38:	20c1      	movs	r0, #193	; 0xc1
 8002a3a:	f000 f8cd 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8002a3e:	2010      	movs	r0, #16
 8002a40:	f000 f8ee 	bl	8002c20 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8002a44:	20c5      	movs	r0, #197	; 0xc5
 8002a46:	f000 f8c7 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8002a4a:	203e      	movs	r0, #62	; 0x3e
 8002a4c:	f000 f8e8 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8002a50:	2028      	movs	r0, #40	; 0x28
 8002a52:	f000 f8e5 	bl	8002c20 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8002a56:	20c7      	movs	r0, #199	; 0xc7
 8002a58:	f000 f8be 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8002a5c:	2086      	movs	r0, #134	; 0x86
 8002a5e:	f000 f8df 	bl	8002c20 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8002a62:	2036      	movs	r0, #54	; 0x36
 8002a64:	f000 f8b8 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8002a68:	2048      	movs	r0, #72	; 0x48
 8002a6a:	f000 f8d9 	bl	8002c20 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8002a6e:	203a      	movs	r0, #58	; 0x3a
 8002a70:	f000 f8b2 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8002a74:	2055      	movs	r0, #85	; 0x55
 8002a76:	f000 f8d3 	bl	8002c20 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8002a7a:	20b1      	movs	r0, #177	; 0xb1
 8002a7c:	f000 f8ac 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002a80:	2000      	movs	r0, #0
 8002a82:	f000 f8cd 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8002a86:	2018      	movs	r0, #24
 8002a88:	f000 f8ca 	bl	8002c20 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8002a8c:	20b6      	movs	r0, #182	; 0xb6
 8002a8e:	f000 f8a3 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8002a92:	2008      	movs	r0, #8
 8002a94:	f000 f8c4 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8002a98:	2082      	movs	r0, #130	; 0x82
 8002a9a:	f000 f8c1 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8002a9e:	2027      	movs	r0, #39	; 0x27
 8002aa0:	f000 f8be 	bl	8002c20 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8002aa4:	20f2      	movs	r0, #242	; 0xf2
 8002aa6:	f000 f897 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002aaa:	2000      	movs	r0, #0
 8002aac:	f000 f8b8 	bl	8002c20 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002ab0:	202a      	movs	r0, #42	; 0x2a
 8002ab2:	f000 f891 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	f000 f8b2 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002abc:	2000      	movs	r0, #0
 8002abe:	f000 f8af 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002ac2:	2000      	movs	r0, #0
 8002ac4:	f000 f8ac 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8002ac8:	20ef      	movs	r0, #239	; 0xef
 8002aca:	f000 f8a9 	bl	8002c20 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002ace:	202b      	movs	r0, #43	; 0x2b
 8002ad0:	f000 f882 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002ad4:	2000      	movs	r0, #0
 8002ad6:	f000 f8a3 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002ada:	2000      	movs	r0, #0
 8002adc:	f000 f8a0 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	f000 f89d 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8002ae6:	203f      	movs	r0, #63	; 0x3f
 8002ae8:	f000 f89a 	bl	8002c20 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8002aec:	2026      	movs	r0, #38	; 0x26
 8002aee:	f000 f873 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8002af2:	2001      	movs	r0, #1
 8002af4:	f000 f894 	bl	8002c20 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8002af8:	20e0      	movs	r0, #224	; 0xe0
 8002afa:	f000 f86d 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8002afe:	200f      	movs	r0, #15
 8002b00:	f000 f88e 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002b04:	2031      	movs	r0, #49	; 0x31
 8002b06:	f000 f88b 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8002b0a:	202b      	movs	r0, #43	; 0x2b
 8002b0c:	f000 f888 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002b10:	200c      	movs	r0, #12
 8002b12:	f000 f885 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002b16:	200e      	movs	r0, #14
 8002b18:	f000 f882 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002b1c:	2008      	movs	r0, #8
 8002b1e:	f000 f87f 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8002b22:	204e      	movs	r0, #78	; 0x4e
 8002b24:	f000 f87c 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8002b28:	20f1      	movs	r0, #241	; 0xf1
 8002b2a:	f000 f879 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8002b2e:	2037      	movs	r0, #55	; 0x37
 8002b30:	f000 f876 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002b34:	2007      	movs	r0, #7
 8002b36:	f000 f873 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8002b3a:	2010      	movs	r0, #16
 8002b3c:	f000 f870 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002b40:	2003      	movs	r0, #3
 8002b42:	f000 f86d 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002b46:	200e      	movs	r0, #14
 8002b48:	f000 f86a 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8002b4c:	2009      	movs	r0, #9
 8002b4e:	f000 f867 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002b52:	2000      	movs	r0, #0
 8002b54:	f000 f864 	bl	8002c20 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8002b58:	20e1      	movs	r0, #225	; 0xe1
 8002b5a:	f000 f83d 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002b5e:	2000      	movs	r0, #0
 8002b60:	f000 f85e 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002b64:	200e      	movs	r0, #14
 8002b66:	f000 f85b 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8002b6a:	2014      	movs	r0, #20
 8002b6c:	f000 f858 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002b70:	2003      	movs	r0, #3
 8002b72:	f000 f855 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8002b76:	2011      	movs	r0, #17
 8002b78:	f000 f852 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002b7c:	2007      	movs	r0, #7
 8002b7e:	f000 f84f 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002b82:	2031      	movs	r0, #49	; 0x31
 8002b84:	f000 f84c 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002b88:	20c1      	movs	r0, #193	; 0xc1
 8002b8a:	f000 f849 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8002b8e:	2048      	movs	r0, #72	; 0x48
 8002b90:	f000 f846 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002b94:	2008      	movs	r0, #8
 8002b96:	f000 f843 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002b9a:	200f      	movs	r0, #15
 8002b9c:	f000 f840 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002ba0:	200c      	movs	r0, #12
 8002ba2:	f000 f83d 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002ba6:	2031      	movs	r0, #49	; 0x31
 8002ba8:	f000 f83a 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8002bac:	2036      	movs	r0, #54	; 0x36
 8002bae:	f000 f837 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002bb2:	200f      	movs	r0, #15
 8002bb4:	f000 f834 	bl	8002c20 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8002bb8:	2011      	movs	r0, #17
 8002bba:	f000 f80d 	bl	8002bd8 <ILI9341_SendCommand>

	HAL_Delay(10);
 8002bbe:	200a      	movs	r0, #10
 8002bc0:	f000 fd20 	bl	8003604 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8002bc4:	2029      	movs	r0, #41	; 0x29
 8002bc6:	f000 f807 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8002bca:	202c      	movs	r0, #44	; 0x2c
 8002bcc:	f000 f804 	bl	8002bd8 <ILI9341_SendCommand>
}
 8002bd0:	bf00      	nop
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40010800 	.word	0x40010800

08002bd8 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8002be2:	2200      	movs	r2, #0
 8002be4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002be8:	480b      	ldr	r0, [pc, #44]	; (8002c18 <ILI9341_SendCommand+0x40>)
 8002bea:	f001 f85a 	bl	8003ca2 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bf4:	4808      	ldr	r0, [pc, #32]	; (8002c18 <ILI9341_SendCommand+0x40>)
 8002bf6:	f001 f854 	bl	8003ca2 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4807      	ldr	r0, [pc, #28]	; (8002c1c <ILI9341_SendCommand+0x44>)
 8002c00:	f7fe fc10 	bl	8001424 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8002c04:	2201      	movs	r2, #1
 8002c06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c0a:	4803      	ldr	r0, [pc, #12]	; (8002c18 <ILI9341_SendCommand+0x40>)
 8002c0c:	f001 f849 	bl	8003ca2 <HAL_GPIO_WritePin>
}
 8002c10:	bf00      	nop
 8002c12:	3708      	adds	r7, #8
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40010800 	.word	0x40010800
 8002c1c:	40013000 	.word	0x40013000

08002c20 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	4603      	mov	r3, r0
 8002c28:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c30:	480b      	ldr	r0, [pc, #44]	; (8002c60 <ILI9341_SendData+0x40>)
 8002c32:	f001 f836 	bl	8003ca2 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002c36:	2200      	movs	r2, #0
 8002c38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c3c:	4808      	ldr	r0, [pc, #32]	; (8002c60 <ILI9341_SendData+0x40>)
 8002c3e:	f001 f830 	bl	8003ca2 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	4619      	mov	r1, r3
 8002c46:	4807      	ldr	r0, [pc, #28]	; (8002c64 <ILI9341_SendData+0x44>)
 8002c48:	f7fe fbec 	bl	8001424 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c52:	4803      	ldr	r0, [pc, #12]	; (8002c60 <ILI9341_SendData+0x40>)
 8002c54:	f001 f825 	bl	8003ca2 <HAL_GPIO_WritePin>
}
 8002c58:	bf00      	nop
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40010800 	.word	0x40010800
 8002c64:	40013000 	.word	0x40013000

08002c68 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80fb      	strh	r3, [r7, #6]
 8002c72:	460b      	mov	r3, r1
 8002c74:	80bb      	strh	r3, [r7, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8002c7a:	88bb      	ldrh	r3, [r7, #4]
 8002c7c:	88fa      	ldrh	r2, [r7, #6]
 8002c7e:	88b9      	ldrh	r1, [r7, #4]
 8002c80:	88f8      	ldrh	r0, [r7, #6]
 8002c82:	f000 f813 	bl	8002cac <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8002c86:	202c      	movs	r0, #44	; 0x2c
 8002c88:	f7ff ffa6 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8002c8c:	887b      	ldrh	r3, [r7, #2]
 8002c8e:	0a1b      	lsrs	r3, r3, #8
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff ffc3 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff ffbe 	bl	8002c20 <ILI9341_SendData>
}
 8002ca4:	bf00      	nop
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002cac:	b590      	push	{r4, r7, lr}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4604      	mov	r4, r0
 8002cb4:	4608      	mov	r0, r1
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	461a      	mov	r2, r3
 8002cba:	4623      	mov	r3, r4
 8002cbc:	80fb      	strh	r3, [r7, #6]
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	80bb      	strh	r3, [r7, #4]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	807b      	strh	r3, [r7, #2]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002cca:	202a      	movs	r0, #42	; 0x2a
 8002ccc:	f7ff ff84 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8002cd0:	88fb      	ldrh	r3, [r7, #6]
 8002cd2:	0a1b      	lsrs	r3, r3, #8
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ffa1 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8002cde:	88fb      	ldrh	r3, [r7, #6]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff ff9c 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8002ce8:	887b      	ldrh	r3, [r7, #2]
 8002cea:	0a1b      	lsrs	r3, r3, #8
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff95 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8002cf6:	887b      	ldrh	r3, [r7, #2]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff ff90 	bl	8002c20 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002d00:	202b      	movs	r0, #43	; 0x2b
 8002d02:	f7ff ff69 	bl	8002bd8 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8002d06:	88bb      	ldrh	r3, [r7, #4]
 8002d08:	0a1b      	lsrs	r3, r3, #8
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff ff86 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8002d14:	88bb      	ldrh	r3, [r7, #4]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff ff81 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8002d1e:	883b      	ldrh	r3, [r7, #0]
 8002d20:	0a1b      	lsrs	r3, r3, #8
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff ff7a 	bl	8002c20 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8002d2c:	883b      	ldrh	r3, [r7, #0]
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff ff75 	bl	8002c20 <ILI9341_SendData>
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd90      	pop	{r4, r7, pc}
	...

08002d40 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af02      	add	r7, sp, #8
 8002d46:	4603      	mov	r3, r0
 8002d48:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8002d4a:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <ILI9341_Fill+0x2c>)
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <ILI9341_Fill+0x2c>)
 8002d54:	8859      	ldrh	r1, [r3, #2]
 8002d56:	88fb      	ldrh	r3, [r7, #6]
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	2000      	movs	r0, #0
 8002d60:	f000 f806 	bl	8002d70 <ILI9341_INT_Fill>
}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000eb4 	.word	0x20000eb4

08002d70 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8002d70:	b590      	push	{r4, r7, lr}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4604      	mov	r4, r0
 8002d78:	4608      	mov	r0, r1
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4623      	mov	r3, r4
 8002d80:	80fb      	strh	r3, [r7, #6]
 8002d82:	4603      	mov	r3, r0
 8002d84:	80bb      	strh	r3, [r7, #4]
 8002d86:	460b      	mov	r3, r1
 8002d88:	807b      	strh	r3, [r7, #2]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8002d8e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d90:	0a1b      	lsrs	r3, r3, #8
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8002d98:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8002d9e:	883b      	ldrh	r3, [r7, #0]
 8002da0:	887a      	ldrh	r2, [r7, #2]
 8002da2:	88b9      	ldrh	r1, [r7, #4]
 8002da4:	88f8      	ldrh	r0, [r7, #6]
 8002da6:	f7ff ff81 	bl	8002cac <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8002daa:	202c      	movs	r0, #44	; 0x2c
 8002dac:	f7ff ff14 	bl	8002bd8 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8002db0:	887a      	ldrh	r2, [r7, #2]
 8002db2:	88fb      	ldrh	r3, [r7, #6]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	3301      	adds	r3, #1
 8002db8:	8839      	ldrh	r1, [r7, #0]
 8002dba:	88ba      	ldrh	r2, [r7, #4]
 8002dbc:	1a8a      	subs	r2, r1, r2
 8002dbe:	3201      	adds	r2, #1
 8002dc0:	fb02 f303 	mul.w	r3, r2, r3
 8002dc4:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002dcc:	4815      	ldr	r0, [pc, #84]	; (8002e24 <ILI9341_INT_Fill+0xb4>)
 8002dce:	f000 ff68 	bl	8003ca2 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002dd8:	4812      	ldr	r0, [pc, #72]	; (8002e24 <ILI9341_INT_Fill+0xb4>)
 8002dda:	f000 ff62 	bl	8003ca2 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8002dde:	2101      	movs	r1, #1
 8002de0:	4811      	ldr	r0, [pc, #68]	; (8002e28 <ILI9341_INT_Fill+0xb8>)
 8002de2:	f7fe fb8d 	bl	8001500 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	e009      	b.n	8002e00 <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8002dec:	f107 030c 	add.w	r3, r7, #12
 8002df0:	2201      	movs	r2, #1
 8002df2:	4619      	mov	r1, r3
 8002df4:	480c      	ldr	r0, [pc, #48]	; (8002e28 <ILI9341_INT_Fill+0xb8>)
 8002df6:	f7fe fb4b 	bl	8001490 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	617b      	str	r3, [r7, #20]
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d3f1      	bcc.n	8002dec <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e0e:	4805      	ldr	r0, [pc, #20]	; (8002e24 <ILI9341_INT_Fill+0xb4>)
 8002e10:	f000 ff47 	bl	8003ca2 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8002e14:	2100      	movs	r1, #0
 8002e16:	4804      	ldr	r0, [pc, #16]	; (8002e28 <ILI9341_INT_Fill+0xb8>)
 8002e18:	f7fe fb72 	bl	8001500 <TM_SPI_SetDataSize>
}
 8002e1c:	bf00      	nop
 8002e1e:	371c      	adds	r7, #28
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd90      	pop	{r4, r7, pc}
 8002e24:	40010800 	.word	0x40010800
 8002e28:	40013000 	.word	0x40013000

08002e2c <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8002e36:	2036      	movs	r0, #54	; 0x36
 8002e38:	f7ff fece 	bl	8002bd8 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d103      	bne.n	8002e4a <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8002e42:	2058      	movs	r0, #88	; 0x58
 8002e44:	f7ff feec 	bl	8002c20 <ILI9341_SendData>
 8002e48:	e013      	b.n	8002e72 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d103      	bne.n	8002e58 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8002e50:	2088      	movs	r0, #136	; 0x88
 8002e52:	f7ff fee5 	bl	8002c20 <ILI9341_SendData>
 8002e56:	e00c      	b.n	8002e72 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d103      	bne.n	8002e66 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8002e5e:	2028      	movs	r0, #40	; 0x28
 8002e60:	f7ff fede 	bl	8002c20 <ILI9341_SendData>
 8002e64:	e005      	b.n	8002e72 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d102      	bne.n	8002e72 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8002e6c:	20e8      	movs	r0, #232	; 0xe8
 8002e6e:	f7ff fed7 	bl	8002c20 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8002e72:	4a0e      	ldr	r2, [pc, #56]	; (8002eac <ILI9341_Rotate+0x80>)
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <ILI9341_Rotate+0x58>
 8002e7e:	79fb      	ldrb	r3, [r7, #7]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d107      	bne.n	8002e94 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8002e84:	4b09      	ldr	r3, [pc, #36]	; (8002eac <ILI9341_Rotate+0x80>)
 8002e86:	22f0      	movs	r2, #240	; 0xf0
 8002e88:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8002e8a:	4b08      	ldr	r3, [pc, #32]	; (8002eac <ILI9341_Rotate+0x80>)
 8002e8c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002e90:	805a      	strh	r2, [r3, #2]
 8002e92:	e007      	b.n	8002ea4 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8002e94:	4b05      	ldr	r3, [pc, #20]	; (8002eac <ILI9341_Rotate+0x80>)
 8002e96:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002e9a:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8002e9c:	4b03      	ldr	r3, [pc, #12]	; (8002eac <ILI9341_Rotate+0x80>)
 8002e9e:	22f0      	movs	r2, #240	; 0xf0
 8002ea0:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8002ea2:	bf00      	nop
 8002ea4:	bf00      	nop
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20000eb4 	.word	0x20000eb4

08002eb0 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af02      	add	r7, sp, #8
 8002eb6:	60ba      	str	r2, [r7, #8]
 8002eb8:	607b      	str	r3, [r7, #4]
 8002eba:	4603      	mov	r3, r0
 8002ebc:	81fb      	strh	r3, [r7, #14]
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8002ec2:	89fb      	ldrh	r3, [r7, #14]
 8002ec4:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8002ec6:	4a31      	ldr	r2, [pc, #196]	; (8002f8c <ILI9341_Puts+0xdc>)
 8002ec8:	89fb      	ldrh	r3, [r7, #14]
 8002eca:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8002ecc:	4a30      	ldr	r2, [pc, #192]	; (8002f90 <ILI9341_Puts+0xe0>)
 8002ece:	89bb      	ldrh	r3, [r7, #12]
 8002ed0:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8002ed2:	e051      	b.n	8002f78 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b0a      	cmp	r3, #10
 8002eda:	d11d      	bne.n	8002f18 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	785b      	ldrb	r3, [r3, #1]
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	4b2b      	ldr	r3, [pc, #172]	; (8002f90 <ILI9341_Puts+0xe0>)
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	3301      	adds	r3, #1
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	4b28      	ldr	r3, [pc, #160]	; (8002f90 <ILI9341_Puts+0xe0>)
 8002ef0:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b0d      	cmp	r3, #13
 8002efa:	d106      	bne.n	8002f0a <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8002efc:	4b23      	ldr	r3, [pc, #140]	; (8002f8c <ILI9341_Puts+0xdc>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	801a      	strh	r2, [r3, #0]
				str++;
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	3301      	adds	r3, #1
 8002f06:	60bb      	str	r3, [r7, #8]
 8002f08:	e002      	b.n	8002f10 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8002f0a:	4a20      	ldr	r2, [pc, #128]	; (8002f8c <ILI9341_Puts+0xdc>)
 8002f0c:	8afb      	ldrh	r3, [r7, #22]
 8002f0e:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	3301      	adds	r3, #1
 8002f14:	60bb      	str	r3, [r7, #8]
			continue;
 8002f16:	e02f      	b.n	8002f78 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b0d      	cmp	r3, #13
 8002f1e:	d103      	bne.n	8002f28 <ILI9341_Puts+0x78>
			str++;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	3301      	adds	r3, #1
 8002f24:	60bb      	str	r3, [r7, #8]
			continue;
 8002f26:	e027      	b.n	8002f78 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8002f28:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <ILI9341_Puts+0xdc>)
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4b19      	ldr	r3, [pc, #100]	; (8002f94 <ILI9341_Puts+0xe4>)
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	4619      	mov	r1, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	1acb      	subs	r3, r1, r3
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	dd0d      	ble.n	8002f5a <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	785b      	ldrb	r3, [r3, #1]
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <ILI9341_Puts+0xe0>)
 8002f46:	881b      	ldrh	r3, [r3, #0]
 8002f48:	4413      	add	r3, r2
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	4b0f      	ldr	r3, [pc, #60]	; (8002f90 <ILI9341_Puts+0xe0>)
 8002f52:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8002f54:	4a0d      	ldr	r2, [pc, #52]	; (8002f8c <ILI9341_Puts+0xdc>)
 8002f56:	8afb      	ldrh	r3, [r7, #22]
 8002f58:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <ILI9341_Puts+0xdc>)
 8002f5c:	8818      	ldrh	r0, [r3, #0]
 8002f5e:	4b0c      	ldr	r3, [pc, #48]	; (8002f90 <ILI9341_Puts+0xe0>)
 8002f60:	8819      	ldrh	r1, [r3, #0]
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	60ba      	str	r2, [r7, #8]
 8002f68:	781a      	ldrb	r2, [r3, #0]
 8002f6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002f6c:	9301      	str	r3, [sp, #4]
 8002f6e:	8c3b      	ldrh	r3, [r7, #32]
 8002f70:	9300      	str	r3, [sp, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f000 f810 	bl	8002f98 <ILI9341_Putc>
	while (*str) {
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1a9      	bne.n	8002ed4 <ILI9341_Puts+0x24>
	}
}
 8002f80:	bf00      	nop
 8002f82:	bf00      	nop
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000eb0 	.word	0x20000eb0
 8002f90:	20000eb2 	.word	0x20000eb2
 8002f94:	20000eb4 	.word	0x20000eb4

08002f98 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8002f98:	b590      	push	{r4, r7, lr}
 8002f9a:	b08d      	sub	sp, #52	; 0x34
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	607b      	str	r3, [r7, #4]
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	81fb      	strh	r3, [r7, #14]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	81bb      	strh	r3, [r7, #12]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8002fac:	4a4f      	ldr	r2, [pc, #316]	; (80030ec <ILI9341_Putc+0x154>)
 8002fae:	89fb      	ldrh	r3, [r7, #14]
 8002fb0:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8002fb2:	4a4f      	ldr	r2, [pc, #316]	; (80030f0 <ILI9341_Putc+0x158>)
 8002fb4:	89bb      	ldrh	r3, [r7, #12]
 8002fb6:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8002fb8:	4b4c      	ldr	r3, [pc, #304]	; (80030ec <ILI9341_Putc+0x154>)
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	4a4b      	ldr	r2, [pc, #300]	; (80030f4 <ILI9341_Putc+0x15c>)
 8002fc6:	8812      	ldrh	r2, [r2, #0]
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	dd0b      	ble.n	8002fe4 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	785b      	ldrb	r3, [r3, #1]
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	4b47      	ldr	r3, [pc, #284]	; (80030f0 <ILI9341_Putc+0x158>)
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	4b45      	ldr	r3, [pc, #276]	; (80030f0 <ILI9341_Putc+0x158>)
 8002fdc:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8002fde:	4b43      	ldr	r3, [pc, #268]	; (80030ec <ILI9341_Putc+0x154>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8002fe4:	4b41      	ldr	r3, [pc, #260]	; (80030ec <ILI9341_Putc+0x154>)
 8002fe6:	8818      	ldrh	r0, [r3, #0]
 8002fe8:	4b41      	ldr	r3, [pc, #260]	; (80030f0 <ILI9341_Putc+0x158>)
 8002fea:	8819      	ldrh	r1, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	4b3e      	ldr	r3, [pc, #248]	; (80030ec <ILI9341_Putc+0x154>)
 8002ff4:	881b      	ldrh	r3, [r3, #0]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	b29c      	uxth	r4, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	785b      	ldrb	r3, [r3, #1]
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	4b3b      	ldr	r3, [pc, #236]	; (80030f0 <ILI9341_Putc+0x158>)
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	4413      	add	r3, r2
 8003006:	b29a      	uxth	r2, r3
 8003008:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	4613      	mov	r3, r2
 800300e:	4622      	mov	r2, r4
 8003010:	f7ff feae 	bl	8002d70 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8003014:	2300      	movs	r3, #0
 8003016:	627b      	str	r3, [r7, #36]	; 0x24
 8003018:	e054      	b.n	80030c4 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	7a1b      	ldrb	r3, [r3, #8]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d111      	bne.n	8003046 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8003028:	7afb      	ldrb	r3, [r7, #11]
 800302a:	3b20      	subs	r3, #32
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	7852      	ldrb	r2, [r2, #1]
 8003030:	fb02 f303 	mul.w	r3, r2, r3
 8003034:	461a      	mov	r2, r3
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	4413      	add	r3, r2
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	4413      	add	r3, r2
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	623b      	str	r3, [r7, #32]
 8003044:	e017      	b.n	8003076 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	7a1b      	ldrb	r3, [r3, #8]
 800304a:	2b02      	cmp	r3, #2
 800304c:	d111      	bne.n	8003072 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8003054:	7afb      	ldrb	r3, [r7, #11]
 8003056:	3b20      	subs	r3, #32
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	7852      	ldrb	r2, [r2, #1]
 800305c:	fb02 f303 	mul.w	r3, r2, r3
 8003060:	461a      	mov	r2, r3
 8003062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003064:	4413      	add	r3, r2
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4413      	add	r3, r2
 800306c:	881b      	ldrh	r3, [r3, #0]
 800306e:	623b      	str	r3, [r7, #32]
 8003070:	e001      	b.n	8003076 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 8003076:	2300      	movs	r3, #0
 8003078:	61fb      	str	r3, [r7, #28]
 800307a:	e01a      	b.n	80030b2 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 800307c:	6a3a      	ldr	r2, [r7, #32]
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00f      	beq.n	80030ac <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	b29a      	uxth	r2, r3
 8003090:	4b16      	ldr	r3, [pc, #88]	; (80030ec <ILI9341_Putc+0x154>)
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	4413      	add	r3, r2
 8003096:	b298      	uxth	r0, r3
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	b29a      	uxth	r2, r3
 800309c:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <ILI9341_Putc+0x158>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	4413      	add	r3, r2
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80030a6:	4619      	mov	r1, r3
 80030a8:	f7ff fdde 	bl	8002c68 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	3301      	adds	r3, #1
 80030b0:	61fb      	str	r3, [r7, #28]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d3de      	bcc.n	800307c <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 80030be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c0:	3301      	adds	r3, #1
 80030c2:	627b      	str	r3, [r7, #36]	; 0x24
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	785b      	ldrb	r3, [r3, #1]
 80030c8:	461a      	mov	r2, r3
 80030ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d3a4      	bcc.n	800301a <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	4b05      	ldr	r3, [pc, #20]	; (80030ec <ILI9341_Putc+0x154>)
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	4413      	add	r3, r2
 80030dc:	b29a      	uxth	r2, r3
 80030de:	4b03      	ldr	r3, [pc, #12]	; (80030ec <ILI9341_Putc+0x154>)
 80030e0:	801a      	strh	r2, [r3, #0]
}
 80030e2:	bf00      	nop
 80030e4:	372c      	adds	r7, #44	; 0x2c
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd90      	pop	{r4, r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000eb0 	.word	0x20000eb0
 80030f0:	20000eb2 	.word	0x20000eb2
 80030f4:	20000eb4 	.word	0x20000eb4

080030f8 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80030f8:	b590      	push	{r4, r7, lr}
 80030fa:	b08d      	sub	sp, #52	; 0x34
 80030fc:	af02      	add	r7, sp, #8
 80030fe:	4604      	mov	r4, r0
 8003100:	4608      	mov	r0, r1
 8003102:	4611      	mov	r1, r2
 8003104:	461a      	mov	r2, r3
 8003106:	4623      	mov	r3, r4
 8003108:	80fb      	strh	r3, [r7, #6]
 800310a:	4603      	mov	r3, r0
 800310c:	80bb      	strh	r3, [r7, #4]
 800310e:	460b      	mov	r3, r1
 8003110:	807b      	strh	r3, [r7, #2]
 8003112:	4613      	mov	r3, r2
 8003114:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
 800311a:	2300      	movs	r3, #0
 800311c:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 800311e:	2300      	movs	r3, #0
 8003120:	627b      	str	r3, [r7, #36]	; 0x24
 8003122:	2300      	movs	r3, #0
 8003124:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 8003126:	2300      	movs	r3, #0
 8003128:	613b      	str	r3, [r7, #16]
 800312a:	2300      	movs	r3, #0
 800312c:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 800312e:	2300      	movs	r3, #0
 8003130:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8003132:	887a      	ldrh	r2, [r7, #2]
 8003134:	88fb      	ldrh	r3, [r7, #6]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 800313a:	883a      	ldrh	r2, [r7, #0]
 800313c:	88bb      	ldrh	r3, [r7, #4]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d117      	bne.n	8003178 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8003148:	883a      	ldrh	r2, [r7, #0]
 800314a:	88bb      	ldrh	r3, [r7, #4]
 800314c:	429a      	cmp	r2, r3
 800314e:	d909      	bls.n	8003164 <ILI9341_DrawLine+0x6c>
 8003150:	883c      	ldrh	r4, [r7, #0]
 8003152:	88fa      	ldrh	r2, [r7, #6]
 8003154:	88b9      	ldrh	r1, [r7, #4]
 8003156:	88f8      	ldrh	r0, [r7, #6]
 8003158:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	4623      	mov	r3, r4
 800315e:	f7ff fe07 	bl	8002d70 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8003162:	e0a6      	b.n	80032b2 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8003164:	88bc      	ldrh	r4, [r7, #4]
 8003166:	88fa      	ldrh	r2, [r7, #6]
 8003168:	8839      	ldrh	r1, [r7, #0]
 800316a:	88f8      	ldrh	r0, [r7, #6]
 800316c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	4623      	mov	r3, r4
 8003172:	f7ff fdfd 	bl	8002d70 <ILI9341_INT_Fill>
        return;
 8003176:	e09c      	b.n	80032b2 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	2b00      	cmp	r3, #0
 800317c:	dd02      	ble.n	8003184 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 800317e:	2301      	movs	r3, #1
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
 8003182:	e002      	b.n	800318a <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8003184:	f04f 33ff 	mov.w	r3, #4294967295
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d117      	bne.n	80031c0 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8003190:	887a      	ldrh	r2, [r7, #2]
 8003192:	88fb      	ldrh	r3, [r7, #6]
 8003194:	429a      	cmp	r2, r3
 8003196:	d909      	bls.n	80031ac <ILI9341_DrawLine+0xb4>
 8003198:	88bc      	ldrh	r4, [r7, #4]
 800319a:	887a      	ldrh	r2, [r7, #2]
 800319c:	88b9      	ldrh	r1, [r7, #4]
 800319e:	88f8      	ldrh	r0, [r7, #6]
 80031a0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80031a2:	9300      	str	r3, [sp, #0]
 80031a4:	4623      	mov	r3, r4
 80031a6:	f7ff fde3 	bl	8002d70 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 80031aa:	e082      	b.n	80032b2 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 80031ac:	88bc      	ldrh	r4, [r7, #4]
 80031ae:	88fa      	ldrh	r2, [r7, #6]
 80031b0:	88b9      	ldrh	r1, [r7, #4]
 80031b2:	8878      	ldrh	r0, [r7, #2]
 80031b4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	4623      	mov	r3, r4
 80031ba:	f7ff fdd9 	bl	8002d70 <ILI9341_INT_Fill>
        return;
 80031be:	e078      	b.n	80032b2 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	dd02      	ble.n	80031cc <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 80031c6:	2301      	movs	r3, #1
 80031c8:	623b      	str	r3, [r7, #32]
 80031ca:	e002      	b.n	80031d2 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 80031cc:	f04f 33ff 	mov.w	r3, #4294967295
 80031d0:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d6:	fb02 f303 	mul.w	r3, r2, r3
 80031da:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	6a3a      	ldr	r2, [r7, #32]
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	db2d      	blt.n	8003256 <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 8003202:	e01d      	b.n	8003240 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8003204:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003206:	88b9      	ldrh	r1, [r7, #4]
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fd2c 	bl	8002c68 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8003210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003212:	b29a      	uxth	r2, r3
 8003214:	88fb      	ldrh	r3, [r7, #6]
 8003216:	4413      	add	r3, r2
 8003218:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	2b00      	cmp	r3, #0
 800321e:	da04      	bge.n	800322a <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8003220:	69fa      	ldr	r2, [r7, #28]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4413      	add	r3, r2
 8003226:	61fb      	str	r3, [r7, #28]
 8003228:	e00a      	b.n	8003240 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	69fa      	ldr	r2, [r7, #28]
 8003232:	4413      	add	r3, r2
 8003234:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	b29a      	uxth	r2, r3
 800323a:	88bb      	ldrh	r3, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8003240:	88fa      	ldrh	r2, [r7, #6]
 8003242:	887b      	ldrh	r3, [r7, #2]
 8003244:	429a      	cmp	r2, r3
 8003246:	d1dd      	bne.n	8003204 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8003248:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800324a:	88b9      	ldrh	r1, [r7, #4]
 800324c:	88fb      	ldrh	r3, [r7, #6]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fd0a 	bl	8002c68 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8003254:	e02c      	b.n	80032b0 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 800325e:	e01d      	b.n	800329c <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8003260:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003262:	88b9      	ldrh	r1, [r7, #4]
 8003264:	88fb      	ldrh	r3, [r7, #6]
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fcfe 	bl	8002c68 <ILI9341_DrawPixel>
            y0 += dy_sym;
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	b29a      	uxth	r2, r3
 8003270:	88bb      	ldrh	r3, [r7, #4]
 8003272:	4413      	add	r3, r2
 8003274:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	2b00      	cmp	r3, #0
 800327a:	da04      	bge.n	8003286 <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 800327c:	69fa      	ldr	r2, [r7, #28]
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4413      	add	r3, r2
 8003282:	61fb      	str	r3, [r7, #28]
 8003284:	e00a      	b.n	800329c <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	69fa      	ldr	r2, [r7, #28]
 800328e:	4413      	add	r3, r2
 8003290:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	b29a      	uxth	r2, r3
 8003296:	88fb      	ldrh	r3, [r7, #6]
 8003298:	4413      	add	r3, r2
 800329a:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 800329c:	88ba      	ldrh	r2, [r7, #4]
 800329e:	883b      	ldrh	r3, [r7, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d1dd      	bne.n	8003260 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 80032a4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80032a6:	88b9      	ldrh	r1, [r7, #4]
 80032a8:	88fb      	ldrh	r3, [r7, #6]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff fcdc 	bl	8002c68 <ILI9341_DrawPixel>
    return;
 80032b0:	bf00      	nop
}
 80032b2:	372c      	adds	r7, #44	; 0x2c
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd90      	pop	{r4, r7, pc}

080032b8 <ILI9341_DrawRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af02      	add	r7, sp, #8
 80032be:	4604      	mov	r4, r0
 80032c0:	4608      	mov	r0, r1
 80032c2:	4611      	mov	r1, r2
 80032c4:	461a      	mov	r2, r3
 80032c6:	4623      	mov	r3, r4
 80032c8:	80fb      	strh	r3, [r7, #6]
 80032ca:	4603      	mov	r3, r0
 80032cc:	80bb      	strh	r3, [r7, #4]
 80032ce:	460b      	mov	r3, r1
 80032d0:	807b      	strh	r3, [r7, #2]
 80032d2:	4613      	mov	r3, r2
 80032d4:	803b      	strh	r3, [r7, #0]
	ILI9341_DrawLine(x0, y0, x1, y0, color); //Top
 80032d6:	88bc      	ldrh	r4, [r7, #4]
 80032d8:	887a      	ldrh	r2, [r7, #2]
 80032da:	88b9      	ldrh	r1, [r7, #4]
 80032dc:	88f8      	ldrh	r0, [r7, #6]
 80032de:	8b3b      	ldrh	r3, [r7, #24]
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	4623      	mov	r3, r4
 80032e4:	f7ff ff08 	bl	80030f8 <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y0, x0, y1, color);	//Left
 80032e8:	883c      	ldrh	r4, [r7, #0]
 80032ea:	88fa      	ldrh	r2, [r7, #6]
 80032ec:	88b9      	ldrh	r1, [r7, #4]
 80032ee:	88f8      	ldrh	r0, [r7, #6]
 80032f0:	8b3b      	ldrh	r3, [r7, #24]
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	4623      	mov	r3, r4
 80032f6:	f7ff feff 	bl	80030f8 <ILI9341_DrawLine>
	ILI9341_DrawLine(x1, y0, x1, y1, color);	//Right
 80032fa:	883c      	ldrh	r4, [r7, #0]
 80032fc:	887a      	ldrh	r2, [r7, #2]
 80032fe:	88b9      	ldrh	r1, [r7, #4]
 8003300:	8878      	ldrh	r0, [r7, #2]
 8003302:	8b3b      	ldrh	r3, [r7, #24]
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	4623      	mov	r3, r4
 8003308:	f7ff fef6 	bl	80030f8 <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y1, x1, y1, color);	//Bottom
 800330c:	883c      	ldrh	r4, [r7, #0]
 800330e:	887a      	ldrh	r2, [r7, #2]
 8003310:	8839      	ldrh	r1, [r7, #0]
 8003312:	88f8      	ldrh	r0, [r7, #6]
 8003314:	8b3b      	ldrh	r3, [r7, #24]
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	4623      	mov	r3, r4
 800331a:	f7ff feed 	bl	80030f8 <ILI9341_DrawLine>
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	bd90      	pop	{r4, r7, pc}
	...

08003328 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003328:	b590      	push	{r4, r7, lr}
 800332a:	b087      	sub	sp, #28
 800332c:	af02      	add	r7, sp, #8
 800332e:	4604      	mov	r4, r0
 8003330:	4608      	mov	r0, r1
 8003332:	4611      	mov	r1, r2
 8003334:	461a      	mov	r2, r3
 8003336:	4623      	mov	r3, r4
 8003338:	80fb      	strh	r3, [r7, #6]
 800333a:	4603      	mov	r3, r0
 800333c:	80bb      	strh	r3, [r7, #4]
 800333e:	460b      	mov	r3, r1
 8003340:	807b      	strh	r3, [r7, #2]
 8003342:	4613      	mov	r3, r2
 8003344:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 8003346:	88fa      	ldrh	r2, [r7, #6]
 8003348:	887b      	ldrh	r3, [r7, #2]
 800334a:	429a      	cmp	r2, r3
 800334c:	d905      	bls.n	800335a <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 8003352:	887b      	ldrh	r3, [r7, #2]
 8003354:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 8003356:	89fb      	ldrh	r3, [r7, #14]
 8003358:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 800335a:	88ba      	ldrh	r2, [r7, #4]
 800335c:	883b      	ldrh	r3, [r7, #0]
 800335e:	429a      	cmp	r2, r3
 8003360:	d905      	bls.n	800336e <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 8003362:	88bb      	ldrh	r3, [r7, #4]
 8003364:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 8003366:	883b      	ldrh	r3, [r7, #0]
 8003368:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 800336a:	89fb      	ldrh	r3, [r7, #14]
 800336c:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 800336e:	883c      	ldrh	r4, [r7, #0]
 8003370:	887a      	ldrh	r2, [r7, #2]
 8003372:	88b9      	ldrh	r1, [r7, #4]
 8003374:	88f8      	ldrh	r0, [r7, #6]
 8003376:	8c3b      	ldrh	r3, [r7, #32]
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	4623      	mov	r3, r4
 800337c:	f7ff fcf8 	bl	8002d70 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8003380:	2201      	movs	r2, #1
 8003382:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003386:	4803      	ldr	r0, [pc, #12]	; (8003394 <ILI9341_DrawFilledRectangle+0x6c>)
 8003388:	f000 fc8b 	bl	8003ca2 <HAL_GPIO_WritePin>
}
 800338c:	bf00      	nop
 800338e:	3714      	adds	r7, #20
 8003390:	46bd      	mov	sp, r7
 8003392:	bd90      	pop	{r4, r7, pc}
 8003394:	40010800 	.word	0x40010800

08003398 <ILI9341_DrawCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8003398:	b590      	push	{r4, r7, lr}
 800339a:	b087      	sub	sp, #28
 800339c:	af00      	add	r7, sp, #0
 800339e:	4604      	mov	r4, r0
 80033a0:	4608      	mov	r0, r1
 80033a2:	4611      	mov	r1, r2
 80033a4:	461a      	mov	r2, r3
 80033a6:	4623      	mov	r3, r4
 80033a8:	80fb      	strh	r3, [r7, #6]
 80033aa:	4603      	mov	r3, r0
 80033ac:	80bb      	strh	r3, [r7, #4]
 80033ae:	460b      	mov	r3, r1
 80033b0:	807b      	strh	r3, [r7, #2]
 80033b2:	4613      	mov	r3, r2
 80033b4:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 80033b6:	887b      	ldrh	r3, [r7, #2]
 80033b8:	f1c3 0301 	rsb	r3, r3, #1
 80033bc:	b29b      	uxth	r3, r3
 80033be:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 80033c0:	2301      	movs	r3, #1
 80033c2:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 80033c4:	887b      	ldrh	r3, [r7, #2]
 80033c6:	461a      	mov	r2, r3
 80033c8:	03d2      	lsls	r2, r2, #15
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 80033d2:	2300      	movs	r3, #0
 80033d4:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 80033d6:	887b      	ldrh	r3, [r7, #2]
 80033d8:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 80033da:	88f8      	ldrh	r0, [r7, #6]
 80033dc:	88ba      	ldrh	r2, [r7, #4]
 80033de:	887b      	ldrh	r3, [r7, #2]
 80033e0:	4413      	add	r3, r2
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	883a      	ldrh	r2, [r7, #0]
 80033e6:	4619      	mov	r1, r3
 80033e8:	f7ff fc3e 	bl	8002c68 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 80033ec:	88f8      	ldrh	r0, [r7, #6]
 80033ee:	88ba      	ldrh	r2, [r7, #4]
 80033f0:	887b      	ldrh	r3, [r7, #2]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	883a      	ldrh	r2, [r7, #0]
 80033f8:	4619      	mov	r1, r3
 80033fa:	f7ff fc35 	bl	8002c68 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 80033fe:	88fa      	ldrh	r2, [r7, #6]
 8003400:	887b      	ldrh	r3, [r7, #2]
 8003402:	4413      	add	r3, r2
 8003404:	b29b      	uxth	r3, r3
 8003406:	88b9      	ldrh	r1, [r7, #4]
 8003408:	883a      	ldrh	r2, [r7, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fc2c 	bl	8002c68 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 8003410:	88fa      	ldrh	r2, [r7, #6]
 8003412:	887b      	ldrh	r3, [r7, #2]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	b29b      	uxth	r3, r3
 8003418:	88b9      	ldrh	r1, [r7, #4]
 800341a:	883a      	ldrh	r2, [r7, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff fc23 	bl	8002c68 <ILI9341_DrawPixel>

    while (x < y) {
 8003422:	e081      	b.n	8003528 <ILI9341_DrawCircle+0x190>
        if (f >= 0) {
 8003424:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003428:	2b00      	cmp	r3, #0
 800342a:	db0e      	blt.n	800344a <ILI9341_DrawCircle+0xb2>
            y--;
 800342c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003430:	b29b      	uxth	r3, r3
 8003432:	3b01      	subs	r3, #1
 8003434:	b29b      	uxth	r3, r3
 8003436:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8003438:	8a7b      	ldrh	r3, [r7, #18]
 800343a:	3302      	adds	r3, #2
 800343c:	b29b      	uxth	r3, r3
 800343e:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8003440:	8afa      	ldrh	r2, [r7, #22]
 8003442:	8a7b      	ldrh	r3, [r7, #18]
 8003444:	4413      	add	r3, r2
 8003446:	b29b      	uxth	r3, r3
 8003448:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800344a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800344e:	b29b      	uxth	r3, r3
 8003450:	3301      	adds	r3, #1
 8003452:	b29b      	uxth	r3, r3
 8003454:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8003456:	8abb      	ldrh	r3, [r7, #20]
 8003458:	3302      	adds	r3, #2
 800345a:	b29b      	uxth	r3, r3
 800345c:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 800345e:	8afa      	ldrh	r2, [r7, #22]
 8003460:	8abb      	ldrh	r3, [r7, #20]
 8003462:	4413      	add	r3, r2
 8003464:	b29b      	uxth	r3, r3
 8003466:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawPixel(x0 + x, y0 + y, color);
 8003468:	88fa      	ldrh	r2, [r7, #6]
 800346a:	8a3b      	ldrh	r3, [r7, #16]
 800346c:	4413      	add	r3, r2
 800346e:	b298      	uxth	r0, r3
 8003470:	88ba      	ldrh	r2, [r7, #4]
 8003472:	89fb      	ldrh	r3, [r7, #14]
 8003474:	4413      	add	r3, r2
 8003476:	b29b      	uxth	r3, r3
 8003478:	883a      	ldrh	r2, [r7, #0]
 800347a:	4619      	mov	r1, r3
 800347c:	f7ff fbf4 	bl	8002c68 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 + y, color);
 8003480:	88fa      	ldrh	r2, [r7, #6]
 8003482:	8a3b      	ldrh	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	b298      	uxth	r0, r3
 8003488:	88ba      	ldrh	r2, [r7, #4]
 800348a:	89fb      	ldrh	r3, [r7, #14]
 800348c:	4413      	add	r3, r2
 800348e:	b29b      	uxth	r3, r3
 8003490:	883a      	ldrh	r2, [r7, #0]
 8003492:	4619      	mov	r1, r3
 8003494:	f7ff fbe8 	bl	8002c68 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + x, y0 - y, color);
 8003498:	88fa      	ldrh	r2, [r7, #6]
 800349a:	8a3b      	ldrh	r3, [r7, #16]
 800349c:	4413      	add	r3, r2
 800349e:	b298      	uxth	r0, r3
 80034a0:	88ba      	ldrh	r2, [r7, #4]
 80034a2:	89fb      	ldrh	r3, [r7, #14]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	883a      	ldrh	r2, [r7, #0]
 80034aa:	4619      	mov	r1, r3
 80034ac:	f7ff fbdc 	bl	8002c68 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 - y, color);
 80034b0:	88fa      	ldrh	r2, [r7, #6]
 80034b2:	8a3b      	ldrh	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	b298      	uxth	r0, r3
 80034b8:	88ba      	ldrh	r2, [r7, #4]
 80034ba:	89fb      	ldrh	r3, [r7, #14]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	b29b      	uxth	r3, r3
 80034c0:	883a      	ldrh	r2, [r7, #0]
 80034c2:	4619      	mov	r1, r3
 80034c4:	f7ff fbd0 	bl	8002c68 <ILI9341_DrawPixel>

        ILI9341_DrawPixel(x0 + y, y0 + x, color);
 80034c8:	88fa      	ldrh	r2, [r7, #6]
 80034ca:	89fb      	ldrh	r3, [r7, #14]
 80034cc:	4413      	add	r3, r2
 80034ce:	b298      	uxth	r0, r3
 80034d0:	88ba      	ldrh	r2, [r7, #4]
 80034d2:	8a3b      	ldrh	r3, [r7, #16]
 80034d4:	4413      	add	r3, r2
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	883a      	ldrh	r2, [r7, #0]
 80034da:	4619      	mov	r1, r3
 80034dc:	f7ff fbc4 	bl	8002c68 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 + x, color);
 80034e0:	88fa      	ldrh	r2, [r7, #6]
 80034e2:	89fb      	ldrh	r3, [r7, #14]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	b298      	uxth	r0, r3
 80034e8:	88ba      	ldrh	r2, [r7, #4]
 80034ea:	8a3b      	ldrh	r3, [r7, #16]
 80034ec:	4413      	add	r3, r2
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	883a      	ldrh	r2, [r7, #0]
 80034f2:	4619      	mov	r1, r3
 80034f4:	f7ff fbb8 	bl	8002c68 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + y, y0 - x, color);
 80034f8:	88fa      	ldrh	r2, [r7, #6]
 80034fa:	89fb      	ldrh	r3, [r7, #14]
 80034fc:	4413      	add	r3, r2
 80034fe:	b298      	uxth	r0, r3
 8003500:	88ba      	ldrh	r2, [r7, #4]
 8003502:	8a3b      	ldrh	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	b29b      	uxth	r3, r3
 8003508:	883a      	ldrh	r2, [r7, #0]
 800350a:	4619      	mov	r1, r3
 800350c:	f7ff fbac 	bl	8002c68 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 - x, color);
 8003510:	88fa      	ldrh	r2, [r7, #6]
 8003512:	89fb      	ldrh	r3, [r7, #14]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	b298      	uxth	r0, r3
 8003518:	88ba      	ldrh	r2, [r7, #4]
 800351a:	8a3b      	ldrh	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	b29b      	uxth	r3, r3
 8003520:	883a      	ldrh	r2, [r7, #0]
 8003522:	4619      	mov	r1, r3
 8003524:	f7ff fba0 	bl	8002c68 <ILI9341_DrawPixel>
    while (x < y) {
 8003528:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800352c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003530:	429a      	cmp	r2, r3
 8003532:	f6ff af77 	blt.w	8003424 <ILI9341_DrawCircle+0x8c>
    }
}
 8003536:	bf00      	nop
 8003538:	bf00      	nop
 800353a:	371c      	adds	r7, #28
 800353c:	46bd      	mov	sp, r7
 800353e:	bd90      	pop	{r4, r7, pc}

08003540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003544:	4b08      	ldr	r3, [pc, #32]	; (8003568 <HAL_Init+0x28>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a07      	ldr	r2, [pc, #28]	; (8003568 <HAL_Init+0x28>)
 800354a:	f043 0310 	orr.w	r3, r3, #16
 800354e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003550:	2003      	movs	r0, #3
 8003552:	f000 f947 	bl	80037e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003556:	200f      	movs	r0, #15
 8003558:	f000 f808 	bl	800356c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800355c:	f7fe f838 	bl	80015d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	40022000 	.word	0x40022000

0800356c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003574:	4b12      	ldr	r3, [pc, #72]	; (80035c0 <HAL_InitTick+0x54>)
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	4b12      	ldr	r3, [pc, #72]	; (80035c4 <HAL_InitTick+0x58>)
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	4619      	mov	r1, r3
 800357e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003582:	fbb3 f3f1 	udiv	r3, r3, r1
 8003586:	fbb2 f3f3 	udiv	r3, r2, r3
 800358a:	4618      	mov	r0, r3
 800358c:	f000 f95f 	bl	800384e <HAL_SYSTICK_Config>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e00e      	b.n	80035b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b0f      	cmp	r3, #15
 800359e:	d80a      	bhi.n	80035b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035a0:	2200      	movs	r2, #0
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	f04f 30ff 	mov.w	r0, #4294967295
 80035a8:	f000 f927 	bl	80037fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035ac:	4a06      	ldr	r2, [pc, #24]	; (80035c8 <HAL_InitTick+0x5c>)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
 80035b4:	e000      	b.n	80035b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	20000010 	.word	0x20000010
 80035c4:	20000024 	.word	0x20000024
 80035c8:	20000020 	.word	0x20000020

080035cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035d0:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <HAL_IncTick+0x1c>)
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	461a      	mov	r2, r3
 80035d6:	4b05      	ldr	r3, [pc, #20]	; (80035ec <HAL_IncTick+0x20>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4413      	add	r3, r2
 80035dc:	4a03      	ldr	r2, [pc, #12]	; (80035ec <HAL_IncTick+0x20>)
 80035de:	6013      	str	r3, [r2, #0]
}
 80035e0:	bf00      	nop
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr
 80035e8:	20000024 	.word	0x20000024
 80035ec:	20000ebc 	.word	0x20000ebc

080035f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  return uwTick;
 80035f4:	4b02      	ldr	r3, [pc, #8]	; (8003600 <HAL_GetTick+0x10>)
 80035f6:	681b      	ldr	r3, [r3, #0]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr
 8003600:	20000ebc 	.word	0x20000ebc

08003604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800360c:	f7ff fff0 	bl	80035f0 <HAL_GetTick>
 8003610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361c:	d005      	beq.n	800362a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800361e:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <HAL_Delay+0x44>)
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4413      	add	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800362a:	bf00      	nop
 800362c:	f7ff ffe0 	bl	80035f0 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	429a      	cmp	r2, r3
 800363a:	d8f7      	bhi.n	800362c <HAL_Delay+0x28>
  {
  }
}
 800363c:	bf00      	nop
 800363e:	bf00      	nop
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	20000024 	.word	0x20000024

0800364c <__NVIC_SetPriorityGrouping>:
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800365c:	4b0c      	ldr	r3, [pc, #48]	; (8003690 <__NVIC_SetPriorityGrouping+0x44>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003668:	4013      	ands	r3, r2
 800366a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003674:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800367c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800367e:	4a04      	ldr	r2, [pc, #16]	; (8003690 <__NVIC_SetPriorityGrouping+0x44>)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	60d3      	str	r3, [r2, #12]
}
 8003684:	bf00      	nop
 8003686:	3714      	adds	r7, #20
 8003688:	46bd      	mov	sp, r7
 800368a:	bc80      	pop	{r7}
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000ed00 	.word	0xe000ed00

08003694 <__NVIC_GetPriorityGrouping>:
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003698:	4b04      	ldr	r3, [pc, #16]	; (80036ac <__NVIC_GetPriorityGrouping+0x18>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	0a1b      	lsrs	r3, r3, #8
 800369e:	f003 0307 	and.w	r3, r3, #7
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	e000ed00 	.word	0xe000ed00

080036b0 <__NVIC_EnableIRQ>:
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	4603      	mov	r3, r0
 80036b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	db0b      	blt.n	80036da <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	f003 021f 	and.w	r2, r3, #31
 80036c8:	4906      	ldr	r1, [pc, #24]	; (80036e4 <__NVIC_EnableIRQ+0x34>)
 80036ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	2001      	movs	r0, #1
 80036d2:	fa00 f202 	lsl.w	r2, r0, r2
 80036d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	bc80      	pop	{r7}
 80036e2:	4770      	bx	lr
 80036e4:	e000e100 	.word	0xe000e100

080036e8 <__NVIC_SetPriority>:
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	6039      	str	r1, [r7, #0]
 80036f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	db0a      	blt.n	8003712 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	490c      	ldr	r1, [pc, #48]	; (8003734 <__NVIC_SetPriority+0x4c>)
 8003702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003706:	0112      	lsls	r2, r2, #4
 8003708:	b2d2      	uxtb	r2, r2
 800370a:	440b      	add	r3, r1
 800370c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003710:	e00a      	b.n	8003728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	b2da      	uxtb	r2, r3
 8003716:	4908      	ldr	r1, [pc, #32]	; (8003738 <__NVIC_SetPriority+0x50>)
 8003718:	79fb      	ldrb	r3, [r7, #7]
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	3b04      	subs	r3, #4
 8003720:	0112      	lsls	r2, r2, #4
 8003722:	b2d2      	uxtb	r2, r2
 8003724:	440b      	add	r3, r1
 8003726:	761a      	strb	r2, [r3, #24]
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	e000e100 	.word	0xe000e100
 8003738:	e000ed00 	.word	0xe000ed00

0800373c <NVIC_EncodePriority>:
{
 800373c:	b480      	push	{r7}
 800373e:	b089      	sub	sp, #36	; 0x24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f1c3 0307 	rsb	r3, r3, #7
 8003756:	2b04      	cmp	r3, #4
 8003758:	bf28      	it	cs
 800375a:	2304      	movcs	r3, #4
 800375c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	3304      	adds	r3, #4
 8003762:	2b06      	cmp	r3, #6
 8003764:	d902      	bls.n	800376c <NVIC_EncodePriority+0x30>
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	3b03      	subs	r3, #3
 800376a:	e000      	b.n	800376e <NVIC_EncodePriority+0x32>
 800376c:	2300      	movs	r3, #0
 800376e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003770:	f04f 32ff 	mov.w	r2, #4294967295
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43da      	mvns	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	401a      	ands	r2, r3
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003784:	f04f 31ff 	mov.w	r1, #4294967295
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	fa01 f303 	lsl.w	r3, r1, r3
 800378e:	43d9      	mvns	r1, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003794:	4313      	orrs	r3, r2
}
 8003796:	4618      	mov	r0, r3
 8003798:	3724      	adds	r7, #36	; 0x24
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr

080037a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3b01      	subs	r3, #1
 80037ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037b0:	d301      	bcc.n	80037b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037b2:	2301      	movs	r3, #1
 80037b4:	e00f      	b.n	80037d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037b6:	4a0a      	ldr	r2, [pc, #40]	; (80037e0 <SysTick_Config+0x40>)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037be:	210f      	movs	r1, #15
 80037c0:	f04f 30ff 	mov.w	r0, #4294967295
 80037c4:	f7ff ff90 	bl	80036e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037c8:	4b05      	ldr	r3, [pc, #20]	; (80037e0 <SysTick_Config+0x40>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037ce:	4b04      	ldr	r3, [pc, #16]	; (80037e0 <SysTick_Config+0x40>)
 80037d0:	2207      	movs	r2, #7
 80037d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	e000e010 	.word	0xe000e010

080037e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff ff2d 	bl	800364c <__NVIC_SetPriorityGrouping>
}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b086      	sub	sp, #24
 80037fe:	af00      	add	r7, sp, #0
 8003800:	4603      	mov	r3, r0
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
 8003806:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003808:	2300      	movs	r3, #0
 800380a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800380c:	f7ff ff42 	bl	8003694 <__NVIC_GetPriorityGrouping>
 8003810:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	68b9      	ldr	r1, [r7, #8]
 8003816:	6978      	ldr	r0, [r7, #20]
 8003818:	f7ff ff90 	bl	800373c <NVIC_EncodePriority>
 800381c:	4602      	mov	r2, r0
 800381e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003822:	4611      	mov	r1, r2
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff ff5f 	bl	80036e8 <__NVIC_SetPriority>
}
 800382a:	bf00      	nop
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b082      	sub	sp, #8
 8003836:	af00      	add	r7, sp, #0
 8003838:	4603      	mov	r3, r0
 800383a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800383c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff ff35 	bl	80036b0 <__NVIC_EnableIRQ>
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800384e:	b580      	push	{r7, lr}
 8003850:	b082      	sub	sp, #8
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7ff ffa2 	bl	80037a0 <SysTick_Config>
 800385c:	4603      	mov	r3, r0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800386a:	f000 f802 	bl	8003872 <HAL_SYSTICK_Callback>
}
 800386e:	bf00      	nop
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003872:	b480      	push	{r7}
 8003874:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003876:	bf00      	nop
 8003878:	46bd      	mov	sp, r7
 800387a:	bc80      	pop	{r7}
 800387c:	4770      	bx	lr
	...

08003880 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003888:	2300      	movs	r3, #0
 800388a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003892:	2b02      	cmp	r3, #2
 8003894:	d005      	beq.n	80038a2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2204      	movs	r2, #4
 800389a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	73fb      	strb	r3, [r7, #15]
 80038a0:	e051      	b.n	8003946 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 020e 	bic.w	r2, r2, #14
 80038b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 0201 	bic.w	r2, r2, #1
 80038c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a22      	ldr	r2, [pc, #136]	; (8003950 <HAL_DMA_Abort_IT+0xd0>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d029      	beq.n	8003920 <HAL_DMA_Abort_IT+0xa0>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a20      	ldr	r2, [pc, #128]	; (8003954 <HAL_DMA_Abort_IT+0xd4>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d022      	beq.n	800391c <HAL_DMA_Abort_IT+0x9c>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a1f      	ldr	r2, [pc, #124]	; (8003958 <HAL_DMA_Abort_IT+0xd8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d01a      	beq.n	8003916 <HAL_DMA_Abort_IT+0x96>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a1d      	ldr	r2, [pc, #116]	; (800395c <HAL_DMA_Abort_IT+0xdc>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d012      	beq.n	8003910 <HAL_DMA_Abort_IT+0x90>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a1c      	ldr	r2, [pc, #112]	; (8003960 <HAL_DMA_Abort_IT+0xe0>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d00a      	beq.n	800390a <HAL_DMA_Abort_IT+0x8a>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a1a      	ldr	r2, [pc, #104]	; (8003964 <HAL_DMA_Abort_IT+0xe4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d102      	bne.n	8003904 <HAL_DMA_Abort_IT+0x84>
 80038fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003902:	e00e      	b.n	8003922 <HAL_DMA_Abort_IT+0xa2>
 8003904:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003908:	e00b      	b.n	8003922 <HAL_DMA_Abort_IT+0xa2>
 800390a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800390e:	e008      	b.n	8003922 <HAL_DMA_Abort_IT+0xa2>
 8003910:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003914:	e005      	b.n	8003922 <HAL_DMA_Abort_IT+0xa2>
 8003916:	f44f 7380 	mov.w	r3, #256	; 0x100
 800391a:	e002      	b.n	8003922 <HAL_DMA_Abort_IT+0xa2>
 800391c:	2310      	movs	r3, #16
 800391e:	e000      	b.n	8003922 <HAL_DMA_Abort_IT+0xa2>
 8003920:	2301      	movs	r3, #1
 8003922:	4a11      	ldr	r2, [pc, #68]	; (8003968 <HAL_DMA_Abort_IT+0xe8>)
 8003924:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	4798      	blx	r3
    } 
  }
  return status;
 8003946:	7bfb      	ldrb	r3, [r7, #15]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40020008 	.word	0x40020008
 8003954:	4002001c 	.word	0x4002001c
 8003958:	40020030 	.word	0x40020030
 800395c:	40020044 	.word	0x40020044
 8003960:	40020058 	.word	0x40020058
 8003964:	4002006c 	.word	0x4002006c
 8003968:	40020000 	.word	0x40020000

0800396c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800396c:	b480      	push	{r7}
 800396e:	b08b      	sub	sp, #44	; 0x2c
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003976:	2300      	movs	r3, #0
 8003978:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800397a:	2300      	movs	r3, #0
 800397c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800397e:	e169      	b.n	8003c54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003980:	2201      	movs	r2, #1
 8003982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	69fa      	ldr	r2, [r7, #28]
 8003990:	4013      	ands	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	429a      	cmp	r2, r3
 800399a:	f040 8158 	bne.w	8003c4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	4a9a      	ldr	r2, [pc, #616]	; (8003c0c <HAL_GPIO_Init+0x2a0>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d05e      	beq.n	8003a66 <HAL_GPIO_Init+0xfa>
 80039a8:	4a98      	ldr	r2, [pc, #608]	; (8003c0c <HAL_GPIO_Init+0x2a0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d875      	bhi.n	8003a9a <HAL_GPIO_Init+0x12e>
 80039ae:	4a98      	ldr	r2, [pc, #608]	; (8003c10 <HAL_GPIO_Init+0x2a4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d058      	beq.n	8003a66 <HAL_GPIO_Init+0xfa>
 80039b4:	4a96      	ldr	r2, [pc, #600]	; (8003c10 <HAL_GPIO_Init+0x2a4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d86f      	bhi.n	8003a9a <HAL_GPIO_Init+0x12e>
 80039ba:	4a96      	ldr	r2, [pc, #600]	; (8003c14 <HAL_GPIO_Init+0x2a8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d052      	beq.n	8003a66 <HAL_GPIO_Init+0xfa>
 80039c0:	4a94      	ldr	r2, [pc, #592]	; (8003c14 <HAL_GPIO_Init+0x2a8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d869      	bhi.n	8003a9a <HAL_GPIO_Init+0x12e>
 80039c6:	4a94      	ldr	r2, [pc, #592]	; (8003c18 <HAL_GPIO_Init+0x2ac>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d04c      	beq.n	8003a66 <HAL_GPIO_Init+0xfa>
 80039cc:	4a92      	ldr	r2, [pc, #584]	; (8003c18 <HAL_GPIO_Init+0x2ac>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d863      	bhi.n	8003a9a <HAL_GPIO_Init+0x12e>
 80039d2:	4a92      	ldr	r2, [pc, #584]	; (8003c1c <HAL_GPIO_Init+0x2b0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d046      	beq.n	8003a66 <HAL_GPIO_Init+0xfa>
 80039d8:	4a90      	ldr	r2, [pc, #576]	; (8003c1c <HAL_GPIO_Init+0x2b0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d85d      	bhi.n	8003a9a <HAL_GPIO_Init+0x12e>
 80039de:	2b12      	cmp	r3, #18
 80039e0:	d82a      	bhi.n	8003a38 <HAL_GPIO_Init+0xcc>
 80039e2:	2b12      	cmp	r3, #18
 80039e4:	d859      	bhi.n	8003a9a <HAL_GPIO_Init+0x12e>
 80039e6:	a201      	add	r2, pc, #4	; (adr r2, 80039ec <HAL_GPIO_Init+0x80>)
 80039e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ec:	08003a67 	.word	0x08003a67
 80039f0:	08003a41 	.word	0x08003a41
 80039f4:	08003a53 	.word	0x08003a53
 80039f8:	08003a95 	.word	0x08003a95
 80039fc:	08003a9b 	.word	0x08003a9b
 8003a00:	08003a9b 	.word	0x08003a9b
 8003a04:	08003a9b 	.word	0x08003a9b
 8003a08:	08003a9b 	.word	0x08003a9b
 8003a0c:	08003a9b 	.word	0x08003a9b
 8003a10:	08003a9b 	.word	0x08003a9b
 8003a14:	08003a9b 	.word	0x08003a9b
 8003a18:	08003a9b 	.word	0x08003a9b
 8003a1c:	08003a9b 	.word	0x08003a9b
 8003a20:	08003a9b 	.word	0x08003a9b
 8003a24:	08003a9b 	.word	0x08003a9b
 8003a28:	08003a9b 	.word	0x08003a9b
 8003a2c:	08003a9b 	.word	0x08003a9b
 8003a30:	08003a49 	.word	0x08003a49
 8003a34:	08003a5d 	.word	0x08003a5d
 8003a38:	4a79      	ldr	r2, [pc, #484]	; (8003c20 <HAL_GPIO_Init+0x2b4>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d013      	beq.n	8003a66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003a3e:	e02c      	b.n	8003a9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	623b      	str	r3, [r7, #32]
          break;
 8003a46:	e029      	b.n	8003a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	623b      	str	r3, [r7, #32]
          break;
 8003a50:	e024      	b.n	8003a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	3308      	adds	r3, #8
 8003a58:	623b      	str	r3, [r7, #32]
          break;
 8003a5a:	e01f      	b.n	8003a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	330c      	adds	r3, #12
 8003a62:	623b      	str	r3, [r7, #32]
          break;
 8003a64:	e01a      	b.n	8003a9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d102      	bne.n	8003a74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a6e:	2304      	movs	r3, #4
 8003a70:	623b      	str	r3, [r7, #32]
          break;
 8003a72:	e013      	b.n	8003a9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d105      	bne.n	8003a88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a7c:	2308      	movs	r3, #8
 8003a7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	69fa      	ldr	r2, [r7, #28]
 8003a84:	611a      	str	r2, [r3, #16]
          break;
 8003a86:	e009      	b.n	8003a9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a88:	2308      	movs	r3, #8
 8003a8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	615a      	str	r2, [r3, #20]
          break;
 8003a92:	e003      	b.n	8003a9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a94:	2300      	movs	r3, #0
 8003a96:	623b      	str	r3, [r7, #32]
          break;
 8003a98:	e000      	b.n	8003a9c <HAL_GPIO_Init+0x130>
          break;
 8003a9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	2bff      	cmp	r3, #255	; 0xff
 8003aa0:	d801      	bhi.n	8003aa6 <HAL_GPIO_Init+0x13a>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	e001      	b.n	8003aaa <HAL_GPIO_Init+0x13e>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	2bff      	cmp	r3, #255	; 0xff
 8003ab0:	d802      	bhi.n	8003ab8 <HAL_GPIO_Init+0x14c>
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	e002      	b.n	8003abe <HAL_GPIO_Init+0x152>
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aba:	3b08      	subs	r3, #8
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	210f      	movs	r1, #15
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8003acc:	43db      	mvns	r3, r3
 8003ace:	401a      	ands	r2, r3
 8003ad0:	6a39      	ldr	r1, [r7, #32]
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 80b1 	beq.w	8003c4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003aec:	4b4d      	ldr	r3, [pc, #308]	; (8003c24 <HAL_GPIO_Init+0x2b8>)
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	4a4c      	ldr	r2, [pc, #304]	; (8003c24 <HAL_GPIO_Init+0x2b8>)
 8003af2:	f043 0301 	orr.w	r3, r3, #1
 8003af6:	6193      	str	r3, [r2, #24]
 8003af8:	4b4a      	ldr	r3, [pc, #296]	; (8003c24 <HAL_GPIO_Init+0x2b8>)
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003b04:	4a48      	ldr	r2, [pc, #288]	; (8003c28 <HAL_GPIO_Init+0x2bc>)
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	089b      	lsrs	r3, r3, #2
 8003b0a:	3302      	adds	r3, #2
 8003b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	f003 0303 	and.w	r3, r3, #3
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	220f      	movs	r2, #15
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	43db      	mvns	r3, r3
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	4013      	ands	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a40      	ldr	r2, [pc, #256]	; (8003c2c <HAL_GPIO_Init+0x2c0>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d013      	beq.n	8003b58 <HAL_GPIO_Init+0x1ec>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a3f      	ldr	r2, [pc, #252]	; (8003c30 <HAL_GPIO_Init+0x2c4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d00d      	beq.n	8003b54 <HAL_GPIO_Init+0x1e8>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a3e      	ldr	r2, [pc, #248]	; (8003c34 <HAL_GPIO_Init+0x2c8>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d007      	beq.n	8003b50 <HAL_GPIO_Init+0x1e4>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a3d      	ldr	r2, [pc, #244]	; (8003c38 <HAL_GPIO_Init+0x2cc>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d101      	bne.n	8003b4c <HAL_GPIO_Init+0x1e0>
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e006      	b.n	8003b5a <HAL_GPIO_Init+0x1ee>
 8003b4c:	2304      	movs	r3, #4
 8003b4e:	e004      	b.n	8003b5a <HAL_GPIO_Init+0x1ee>
 8003b50:	2302      	movs	r3, #2
 8003b52:	e002      	b.n	8003b5a <HAL_GPIO_Init+0x1ee>
 8003b54:	2301      	movs	r3, #1
 8003b56:	e000      	b.n	8003b5a <HAL_GPIO_Init+0x1ee>
 8003b58:	2300      	movs	r3, #0
 8003b5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b5c:	f002 0203 	and.w	r2, r2, #3
 8003b60:	0092      	lsls	r2, r2, #2
 8003b62:	4093      	lsls	r3, r2
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b6a:	492f      	ldr	r1, [pc, #188]	; (8003c28 <HAL_GPIO_Init+0x2bc>)
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6e:	089b      	lsrs	r3, r3, #2
 8003b70:	3302      	adds	r3, #2
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d006      	beq.n	8003b92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b84:	4b2d      	ldr	r3, [pc, #180]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	492c      	ldr	r1, [pc, #176]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	600b      	str	r3, [r1, #0]
 8003b90:	e006      	b.n	8003ba0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b92:	4b2a      	ldr	r3, [pc, #168]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	4928      	ldr	r1, [pc, #160]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d006      	beq.n	8003bba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003bac:	4b23      	ldr	r3, [pc, #140]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	4922      	ldr	r1, [pc, #136]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	604b      	str	r3, [r1, #4]
 8003bb8:	e006      	b.n	8003bc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003bba:	4b20      	ldr	r3, [pc, #128]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	491e      	ldr	r1, [pc, #120]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d006      	beq.n	8003be2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003bd4:	4b19      	ldr	r3, [pc, #100]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bd6:	689a      	ldr	r2, [r3, #8]
 8003bd8:	4918      	ldr	r1, [pc, #96]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	608b      	str	r3, [r1, #8]
 8003be0:	e006      	b.n	8003bf0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003be2:	4b16      	ldr	r3, [pc, #88]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003be4:	689a      	ldr	r2, [r3, #8]
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	43db      	mvns	r3, r3
 8003bea:	4914      	ldr	r1, [pc, #80]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bec:	4013      	ands	r3, r2
 8003bee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d021      	beq.n	8003c40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003bfc:	4b0f      	ldr	r3, [pc, #60]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	490e      	ldr	r1, [pc, #56]	; (8003c3c <HAL_GPIO_Init+0x2d0>)
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	60cb      	str	r3, [r1, #12]
 8003c08:	e021      	b.n	8003c4e <HAL_GPIO_Init+0x2e2>
 8003c0a:	bf00      	nop
 8003c0c:	10320000 	.word	0x10320000
 8003c10:	10310000 	.word	0x10310000
 8003c14:	10220000 	.word	0x10220000
 8003c18:	10210000 	.word	0x10210000
 8003c1c:	10120000 	.word	0x10120000
 8003c20:	10110000 	.word	0x10110000
 8003c24:	40021000 	.word	0x40021000
 8003c28:	40010000 	.word	0x40010000
 8003c2c:	40010800 	.word	0x40010800
 8003c30:	40010c00 	.word	0x40010c00
 8003c34:	40011000 	.word	0x40011000
 8003c38:	40011400 	.word	0x40011400
 8003c3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c40:	4b0b      	ldr	r3, [pc, #44]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003c42:	68da      	ldr	r2, [r3, #12]
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	43db      	mvns	r3, r3
 8003c48:	4909      	ldr	r1, [pc, #36]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	3301      	adds	r3, #1
 8003c52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f47f ae8e 	bne.w	8003980 <HAL_GPIO_Init+0x14>
  }
}
 8003c64:	bf00      	nop
 8003c66:	bf00      	nop
 8003c68:	372c      	adds	r7, #44	; 0x2c
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bc80      	pop	{r7}
 8003c6e:	4770      	bx	lr
 8003c70:	40010400 	.word	0x40010400

08003c74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689a      	ldr	r2, [r3, #8]
 8003c84:	887b      	ldrh	r3, [r7, #2]
 8003c86:	4013      	ands	r3, r2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	73fb      	strb	r3, [r7, #15]
 8003c90:	e001      	b.n	8003c96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c92:	2300      	movs	r3, #0
 8003c94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3714      	adds	r7, #20
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc80      	pop	{r7}
 8003ca0:	4770      	bx	lr

08003ca2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ca2:	b480      	push	{r7}
 8003ca4:	b083      	sub	sp, #12
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
 8003caa:	460b      	mov	r3, r1
 8003cac:	807b      	strh	r3, [r7, #2]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cb2:	787b      	ldrb	r3, [r7, #1]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d003      	beq.n	8003cc0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cb8:	887a      	ldrh	r2, [r7, #2]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003cbe:	e003      	b.n	8003cc8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003cc0:	887b      	ldrh	r3, [r7, #2]
 8003cc2:	041a      	lsls	r2, r3, #16
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	611a      	str	r2, [r3, #16]
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr
	...

08003cd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e272      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 8087 	beq.w	8003e02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cf4:	4b92      	ldr	r3, [pc, #584]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f003 030c 	and.w	r3, r3, #12
 8003cfc:	2b04      	cmp	r3, #4
 8003cfe:	d00c      	beq.n	8003d1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d00:	4b8f      	ldr	r3, [pc, #572]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 030c 	and.w	r3, r3, #12
 8003d08:	2b08      	cmp	r3, #8
 8003d0a:	d112      	bne.n	8003d32 <HAL_RCC_OscConfig+0x5e>
 8003d0c:	4b8c      	ldr	r3, [pc, #560]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d18:	d10b      	bne.n	8003d32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1a:	4b89      	ldr	r3, [pc, #548]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d06c      	beq.n	8003e00 <HAL_RCC_OscConfig+0x12c>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d168      	bne.n	8003e00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e24c      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d3a:	d106      	bne.n	8003d4a <HAL_RCC_OscConfig+0x76>
 8003d3c:	4b80      	ldr	r3, [pc, #512]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a7f      	ldr	r2, [pc, #508]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d46:	6013      	str	r3, [r2, #0]
 8003d48:	e02e      	b.n	8003da8 <HAL_RCC_OscConfig+0xd4>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10c      	bne.n	8003d6c <HAL_RCC_OscConfig+0x98>
 8003d52:	4b7b      	ldr	r3, [pc, #492]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a7a      	ldr	r2, [pc, #488]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d5c:	6013      	str	r3, [r2, #0]
 8003d5e:	4b78      	ldr	r3, [pc, #480]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a77      	ldr	r2, [pc, #476]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	e01d      	b.n	8003da8 <HAL_RCC_OscConfig+0xd4>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d74:	d10c      	bne.n	8003d90 <HAL_RCC_OscConfig+0xbc>
 8003d76:	4b72      	ldr	r3, [pc, #456]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a71      	ldr	r2, [pc, #452]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	4b6f      	ldr	r3, [pc, #444]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a6e      	ldr	r2, [pc, #440]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	e00b      	b.n	8003da8 <HAL_RCC_OscConfig+0xd4>
 8003d90:	4b6b      	ldr	r3, [pc, #428]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a6a      	ldr	r2, [pc, #424]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d9a:	6013      	str	r3, [r2, #0]
 8003d9c:	4b68      	ldr	r3, [pc, #416]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a67      	ldr	r2, [pc, #412]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003da2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003da6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d013      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7ff fc1e 	bl	80035f0 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003db8:	f7ff fc1a 	bl	80035f0 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b64      	cmp	r3, #100	; 0x64
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e200      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dca:	4b5d      	ldr	r3, [pc, #372]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0f0      	beq.n	8003db8 <HAL_RCC_OscConfig+0xe4>
 8003dd6:	e014      	b.n	8003e02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd8:	f7ff fc0a 	bl	80035f0 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003de0:	f7ff fc06 	bl	80035f0 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b64      	cmp	r3, #100	; 0x64
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e1ec      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df2:	4b53      	ldr	r3, [pc, #332]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f0      	bne.n	8003de0 <HAL_RCC_OscConfig+0x10c>
 8003dfe:	e000      	b.n	8003e02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d063      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e0e:	4b4c      	ldr	r3, [pc, #304]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f003 030c 	and.w	r3, r3, #12
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00b      	beq.n	8003e32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e1a:	4b49      	ldr	r3, [pc, #292]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f003 030c 	and.w	r3, r3, #12
 8003e22:	2b08      	cmp	r3, #8
 8003e24:	d11c      	bne.n	8003e60 <HAL_RCC_OscConfig+0x18c>
 8003e26:	4b46      	ldr	r3, [pc, #280]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d116      	bne.n	8003e60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e32:	4b43      	ldr	r3, [pc, #268]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d005      	beq.n	8003e4a <HAL_RCC_OscConfig+0x176>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d001      	beq.n	8003e4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e1c0      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e4a:	4b3d      	ldr	r3, [pc, #244]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	4939      	ldr	r1, [pc, #228]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e5e:	e03a      	b.n	8003ed6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	691b      	ldr	r3, [r3, #16]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d020      	beq.n	8003eaa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e68:	4b36      	ldr	r3, [pc, #216]	; (8003f44 <HAL_RCC_OscConfig+0x270>)
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6e:	f7ff fbbf 	bl	80035f0 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e76:	f7ff fbbb 	bl	80035f0 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e1a1      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e88:	4b2d      	ldr	r3, [pc, #180]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d0f0      	beq.n	8003e76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e94:	4b2a      	ldr	r3, [pc, #168]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	00db      	lsls	r3, r3, #3
 8003ea2:	4927      	ldr	r1, [pc, #156]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	600b      	str	r3, [r1, #0]
 8003ea8:	e015      	b.n	8003ed6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003eaa:	4b26      	ldr	r3, [pc, #152]	; (8003f44 <HAL_RCC_OscConfig+0x270>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb0:	f7ff fb9e 	bl	80035f0 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eb8:	f7ff fb9a 	bl	80035f0 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e180      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eca:	4b1d      	ldr	r3, [pc, #116]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f0      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0308 	and.w	r3, r3, #8
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d03a      	beq.n	8003f58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	699b      	ldr	r3, [r3, #24]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d019      	beq.n	8003f1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <HAL_RCC_OscConfig+0x274>)
 8003eec:	2201      	movs	r2, #1
 8003eee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ef0:	f7ff fb7e 	bl	80035f0 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ef8:	f7ff fb7a 	bl	80035f0 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e160      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	; (8003f40 <HAL_RCC_OscConfig+0x26c>)
 8003f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f16:	2001      	movs	r0, #1
 8003f18:	f000 fad8 	bl	80044cc <RCC_Delay>
 8003f1c:	e01c      	b.n	8003f58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f1e:	4b0a      	ldr	r3, [pc, #40]	; (8003f48 <HAL_RCC_OscConfig+0x274>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f24:	f7ff fb64 	bl	80035f0 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f2a:	e00f      	b.n	8003f4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f2c:	f7ff fb60 	bl	80035f0 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d908      	bls.n	8003f4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e146      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
 8003f3e:	bf00      	nop
 8003f40:	40021000 	.word	0x40021000
 8003f44:	42420000 	.word	0x42420000
 8003f48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f4c:	4b92      	ldr	r3, [pc, #584]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e9      	bne.n	8003f2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f000 80a6 	beq.w	80040b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f66:	2300      	movs	r3, #0
 8003f68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f6a:	4b8b      	ldr	r3, [pc, #556]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10d      	bne.n	8003f92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f76:	4b88      	ldr	r3, [pc, #544]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003f78:	69db      	ldr	r3, [r3, #28]
 8003f7a:	4a87      	ldr	r2, [pc, #540]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f80:	61d3      	str	r3, [r2, #28]
 8003f82:	4b85      	ldr	r3, [pc, #532]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f8a:	60bb      	str	r3, [r7, #8]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f92:	4b82      	ldr	r3, [pc, #520]	; (800419c <HAL_RCC_OscConfig+0x4c8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d118      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f9e:	4b7f      	ldr	r3, [pc, #508]	; (800419c <HAL_RCC_OscConfig+0x4c8>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a7e      	ldr	r2, [pc, #504]	; (800419c <HAL_RCC_OscConfig+0x4c8>)
 8003fa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003faa:	f7ff fb21 	bl	80035f0 <HAL_GetTick>
 8003fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fb2:	f7ff fb1d 	bl	80035f0 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b64      	cmp	r3, #100	; 0x64
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e103      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc4:	4b75      	ldr	r3, [pc, #468]	; (800419c <HAL_RCC_OscConfig+0x4c8>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0f0      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d106      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x312>
 8003fd8:	4b6f      	ldr	r3, [pc, #444]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	4a6e      	ldr	r2, [pc, #440]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003fde:	f043 0301 	orr.w	r3, r3, #1
 8003fe2:	6213      	str	r3, [r2, #32]
 8003fe4:	e02d      	b.n	8004042 <HAL_RCC_OscConfig+0x36e>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10c      	bne.n	8004008 <HAL_RCC_OscConfig+0x334>
 8003fee:	4b6a      	ldr	r3, [pc, #424]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	4a69      	ldr	r2, [pc, #420]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003ff4:	f023 0301 	bic.w	r3, r3, #1
 8003ff8:	6213      	str	r3, [r2, #32]
 8003ffa:	4b67      	ldr	r3, [pc, #412]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8003ffc:	6a1b      	ldr	r3, [r3, #32]
 8003ffe:	4a66      	ldr	r2, [pc, #408]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004000:	f023 0304 	bic.w	r3, r3, #4
 8004004:	6213      	str	r3, [r2, #32]
 8004006:	e01c      	b.n	8004042 <HAL_RCC_OscConfig+0x36e>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	2b05      	cmp	r3, #5
 800400e:	d10c      	bne.n	800402a <HAL_RCC_OscConfig+0x356>
 8004010:	4b61      	ldr	r3, [pc, #388]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	4a60      	ldr	r2, [pc, #384]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004016:	f043 0304 	orr.w	r3, r3, #4
 800401a:	6213      	str	r3, [r2, #32]
 800401c:	4b5e      	ldr	r3, [pc, #376]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	4a5d      	ldr	r2, [pc, #372]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	6213      	str	r3, [r2, #32]
 8004028:	e00b      	b.n	8004042 <HAL_RCC_OscConfig+0x36e>
 800402a:	4b5b      	ldr	r3, [pc, #364]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	4a5a      	ldr	r2, [pc, #360]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004030:	f023 0301 	bic.w	r3, r3, #1
 8004034:	6213      	str	r3, [r2, #32]
 8004036:	4b58      	ldr	r3, [pc, #352]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	4a57      	ldr	r2, [pc, #348]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 800403c:	f023 0304 	bic.w	r3, r3, #4
 8004040:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d015      	beq.n	8004076 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800404a:	f7ff fad1 	bl	80035f0 <HAL_GetTick>
 800404e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004050:	e00a      	b.n	8004068 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004052:	f7ff facd 	bl	80035f0 <HAL_GetTick>
 8004056:	4602      	mov	r2, r0
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004060:	4293      	cmp	r3, r2
 8004062:	d901      	bls.n	8004068 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e0b1      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004068:	4b4b      	ldr	r3, [pc, #300]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d0ee      	beq.n	8004052 <HAL_RCC_OscConfig+0x37e>
 8004074:	e014      	b.n	80040a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004076:	f7ff fabb 	bl	80035f0 <HAL_GetTick>
 800407a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800407c:	e00a      	b.n	8004094 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800407e:	f7ff fab7 	bl	80035f0 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	f241 3288 	movw	r2, #5000	; 0x1388
 800408c:	4293      	cmp	r3, r2
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e09b      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004094:	4b40      	ldr	r3, [pc, #256]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1ee      	bne.n	800407e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80040a0:	7dfb      	ldrb	r3, [r7, #23]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d105      	bne.n	80040b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040a6:	4b3c      	ldr	r3, [pc, #240]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	4a3b      	ldr	r2, [pc, #236]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 80040ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 8087 	beq.w	80041ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040bc:	4b36      	ldr	r3, [pc, #216]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f003 030c 	and.w	r3, r3, #12
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d061      	beq.n	800418c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	69db      	ldr	r3, [r3, #28]
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d146      	bne.n	800415e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040d0:	4b33      	ldr	r3, [pc, #204]	; (80041a0 <HAL_RCC_OscConfig+0x4cc>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d6:	f7ff fa8b 	bl	80035f0 <HAL_GetTick>
 80040da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040dc:	e008      	b.n	80040f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040de:	f7ff fa87 	bl	80035f0 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e06d      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040f0:	4b29      	ldr	r3, [pc, #164]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1f0      	bne.n	80040de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004104:	d108      	bne.n	8004118 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004106:	4b24      	ldr	r3, [pc, #144]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	4921      	ldr	r1, [pc, #132]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004114:	4313      	orrs	r3, r2
 8004116:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004118:	4b1f      	ldr	r3, [pc, #124]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a19      	ldr	r1, [r3, #32]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004128:	430b      	orrs	r3, r1
 800412a:	491b      	ldr	r1, [pc, #108]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 800412c:	4313      	orrs	r3, r2
 800412e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004130:	4b1b      	ldr	r3, [pc, #108]	; (80041a0 <HAL_RCC_OscConfig+0x4cc>)
 8004132:	2201      	movs	r2, #1
 8004134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004136:	f7ff fa5b 	bl	80035f0 <HAL_GetTick>
 800413a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800413c:	e008      	b.n	8004150 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800413e:	f7ff fa57 	bl	80035f0 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b02      	cmp	r3, #2
 800414a:	d901      	bls.n	8004150 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e03d      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004150:	4b11      	ldr	r3, [pc, #68]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0f0      	beq.n	800413e <HAL_RCC_OscConfig+0x46a>
 800415c:	e035      	b.n	80041ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800415e:	4b10      	ldr	r3, [pc, #64]	; (80041a0 <HAL_RCC_OscConfig+0x4cc>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004164:	f7ff fa44 	bl	80035f0 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800416c:	f7ff fa40 	bl	80035f0 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e026      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800417e:	4b06      	ldr	r3, [pc, #24]	; (8004198 <HAL_RCC_OscConfig+0x4c4>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1f0      	bne.n	800416c <HAL_RCC_OscConfig+0x498>
 800418a:	e01e      	b.n	80041ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	69db      	ldr	r3, [r3, #28]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d107      	bne.n	80041a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e019      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
 8004198:	40021000 	.word	0x40021000
 800419c:	40007000 	.word	0x40007000
 80041a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041a4:	4b0b      	ldr	r3, [pc, #44]	; (80041d4 <HAL_RCC_OscConfig+0x500>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d106      	bne.n	80041c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d001      	beq.n	80041ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40021000 	.word	0x40021000

080041d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e0d0      	b.n	800438e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041ec:	4b6a      	ldr	r3, [pc, #424]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0307 	and.w	r3, r3, #7
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d910      	bls.n	800421c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041fa:	4b67      	ldr	r3, [pc, #412]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f023 0207 	bic.w	r2, r3, #7
 8004202:	4965      	ldr	r1, [pc, #404]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	4313      	orrs	r3, r2
 8004208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800420a:	4b63      	ldr	r3, [pc, #396]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	429a      	cmp	r2, r3
 8004216:	d001      	beq.n	800421c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e0b8      	b.n	800438e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d020      	beq.n	800426a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004234:	4b59      	ldr	r3, [pc, #356]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4a58      	ldr	r2, [pc, #352]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 800423a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800423e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0308 	and.w	r3, r3, #8
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800424c:	4b53      	ldr	r3, [pc, #332]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	4a52      	ldr	r2, [pc, #328]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004252:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004256:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004258:	4b50      	ldr	r3, [pc, #320]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	494d      	ldr	r1, [pc, #308]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004266:	4313      	orrs	r3, r2
 8004268:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d040      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d107      	bne.n	800428e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800427e:	4b47      	ldr	r3, [pc, #284]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d115      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e07f      	b.n	800438e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b02      	cmp	r3, #2
 8004294:	d107      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004296:	4b41      	ldr	r3, [pc, #260]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d109      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e073      	b.n	800438e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a6:	4b3d      	ldr	r3, [pc, #244]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e06b      	b.n	800438e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042b6:	4b39      	ldr	r3, [pc, #228]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f023 0203 	bic.w	r2, r3, #3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	4936      	ldr	r1, [pc, #216]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042c8:	f7ff f992 	bl	80035f0 <HAL_GetTick>
 80042cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ce:	e00a      	b.n	80042e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d0:	f7ff f98e 	bl	80035f0 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	; 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e053      	b.n	800438e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e6:	4b2d      	ldr	r3, [pc, #180]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f003 020c 	and.w	r2, r3, #12
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d1eb      	bne.n	80042d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042f8:	4b27      	ldr	r3, [pc, #156]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d210      	bcs.n	8004328 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004306:	4b24      	ldr	r3, [pc, #144]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f023 0207 	bic.w	r2, r3, #7
 800430e:	4922      	ldr	r1, [pc, #136]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	4313      	orrs	r3, r2
 8004314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004316:	4b20      	ldr	r3, [pc, #128]	; (8004398 <HAL_RCC_ClockConfig+0x1c0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0307 	and.w	r3, r3, #7
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	429a      	cmp	r2, r3
 8004322:	d001      	beq.n	8004328 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e032      	b.n	800438e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d008      	beq.n	8004346 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004334:	4b19      	ldr	r3, [pc, #100]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	4916      	ldr	r1, [pc, #88]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004342:	4313      	orrs	r3, r2
 8004344:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d009      	beq.n	8004366 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004352:	4b12      	ldr	r3, [pc, #72]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	490e      	ldr	r1, [pc, #56]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 8004362:	4313      	orrs	r3, r2
 8004364:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004366:	f000 f821 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 800436a:	4602      	mov	r2, r0
 800436c:	4b0b      	ldr	r3, [pc, #44]	; (800439c <HAL_RCC_ClockConfig+0x1c4>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	091b      	lsrs	r3, r3, #4
 8004372:	f003 030f 	and.w	r3, r3, #15
 8004376:	490a      	ldr	r1, [pc, #40]	; (80043a0 <HAL_RCC_ClockConfig+0x1c8>)
 8004378:	5ccb      	ldrb	r3, [r1, r3]
 800437a:	fa22 f303 	lsr.w	r3, r2, r3
 800437e:	4a09      	ldr	r2, [pc, #36]	; (80043a4 <HAL_RCC_ClockConfig+0x1cc>)
 8004380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004382:	4b09      	ldr	r3, [pc, #36]	; (80043a8 <HAL_RCC_ClockConfig+0x1d0>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f7ff f8f0 	bl	800356c <HAL_InitTick>

  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	40022000 	.word	0x40022000
 800439c:	40021000 	.word	0x40021000
 80043a0:	0800b9b4 	.word	0x0800b9b4
 80043a4:	20000010 	.word	0x20000010
 80043a8:	20000020 	.word	0x20000020

080043ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043ac:	b490      	push	{r4, r7}
 80043ae:	b08a      	sub	sp, #40	; 0x28
 80043b0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80043b2:	4b29      	ldr	r3, [pc, #164]	; (8004458 <HAL_RCC_GetSysClockFreq+0xac>)
 80043b4:	1d3c      	adds	r4, r7, #4
 80043b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80043bc:	f240 2301 	movw	r3, #513	; 0x201
 80043c0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	61fb      	str	r3, [r7, #28]
 80043c6:	2300      	movs	r3, #0
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	2300      	movs	r3, #0
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
 80043ce:	2300      	movs	r3, #0
 80043d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80043d2:	2300      	movs	r3, #0
 80043d4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043d6:	4b21      	ldr	r3, [pc, #132]	; (800445c <HAL_RCC_GetSysClockFreq+0xb0>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	f003 030c 	and.w	r3, r3, #12
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d002      	beq.n	80043ec <HAL_RCC_GetSysClockFreq+0x40>
 80043e6:	2b08      	cmp	r3, #8
 80043e8:	d003      	beq.n	80043f2 <HAL_RCC_GetSysClockFreq+0x46>
 80043ea:	e02b      	b.n	8004444 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043ec:	4b1c      	ldr	r3, [pc, #112]	; (8004460 <HAL_RCC_GetSysClockFreq+0xb4>)
 80043ee:	623b      	str	r3, [r7, #32]
      break;
 80043f0:	e02b      	b.n	800444a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	0c9b      	lsrs	r3, r3, #18
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	3328      	adds	r3, #40	; 0x28
 80043fc:	443b      	add	r3, r7
 80043fe:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004402:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d012      	beq.n	8004434 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800440e:	4b13      	ldr	r3, [pc, #76]	; (800445c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	0c5b      	lsrs	r3, r3, #17
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	3328      	adds	r3, #40	; 0x28
 800441a:	443b      	add	r3, r7
 800441c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004420:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	4a0e      	ldr	r2, [pc, #56]	; (8004460 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004426:	fb03 f202 	mul.w	r2, r3, r2
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	627b      	str	r3, [r7, #36]	; 0x24
 8004432:	e004      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	4a0b      	ldr	r2, [pc, #44]	; (8004464 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004438:	fb02 f303 	mul.w	r3, r2, r3
 800443c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	623b      	str	r3, [r7, #32]
      break;
 8004442:	e002      	b.n	800444a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004444:	4b06      	ldr	r3, [pc, #24]	; (8004460 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004446:	623b      	str	r3, [r7, #32]
      break;
 8004448:	bf00      	nop
    }
  }
  return sysclockfreq;
 800444a:	6a3b      	ldr	r3, [r7, #32]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3728      	adds	r7, #40	; 0x28
 8004450:	46bd      	mov	sp, r7
 8004452:	bc90      	pop	{r4, r7}
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	0800b9a0 	.word	0x0800b9a0
 800445c:	40021000 	.word	0x40021000
 8004460:	007a1200 	.word	0x007a1200
 8004464:	003d0900 	.word	0x003d0900

08004468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004468:	b480      	push	{r7}
 800446a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800446c:	4b02      	ldr	r3, [pc, #8]	; (8004478 <HAL_RCC_GetHCLKFreq+0x10>)
 800446e:	681b      	ldr	r3, [r3, #0]
}
 8004470:	4618      	mov	r0, r3
 8004472:	46bd      	mov	sp, r7
 8004474:	bc80      	pop	{r7}
 8004476:	4770      	bx	lr
 8004478:	20000010 	.word	0x20000010

0800447c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004480:	f7ff fff2 	bl	8004468 <HAL_RCC_GetHCLKFreq>
 8004484:	4602      	mov	r2, r0
 8004486:	4b05      	ldr	r3, [pc, #20]	; (800449c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	0a1b      	lsrs	r3, r3, #8
 800448c:	f003 0307 	and.w	r3, r3, #7
 8004490:	4903      	ldr	r1, [pc, #12]	; (80044a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004492:	5ccb      	ldrb	r3, [r1, r3]
 8004494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004498:	4618      	mov	r0, r3
 800449a:	bd80      	pop	{r7, pc}
 800449c:	40021000 	.word	0x40021000
 80044a0:	0800b9c4 	.word	0x0800b9c4

080044a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044a8:	f7ff ffde 	bl	8004468 <HAL_RCC_GetHCLKFreq>
 80044ac:	4602      	mov	r2, r0
 80044ae:	4b05      	ldr	r3, [pc, #20]	; (80044c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	0adb      	lsrs	r3, r3, #11
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	4903      	ldr	r1, [pc, #12]	; (80044c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044ba:	5ccb      	ldrb	r3, [r1, r3]
 80044bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40021000 	.word	0x40021000
 80044c8:	0800b9c4 	.word	0x0800b9c4

080044cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044d4:	4b0a      	ldr	r3, [pc, #40]	; (8004500 <RCC_Delay+0x34>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a0a      	ldr	r2, [pc, #40]	; (8004504 <RCC_Delay+0x38>)
 80044da:	fba2 2303 	umull	r2, r3, r2, r3
 80044de:	0a5b      	lsrs	r3, r3, #9
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	fb02 f303 	mul.w	r3, r2, r3
 80044e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80044e8:	bf00      	nop
  }
  while (Delay --);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	1e5a      	subs	r2, r3, #1
 80044ee:	60fa      	str	r2, [r7, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d1f9      	bne.n	80044e8 <RCC_Delay+0x1c>
}
 80044f4:	bf00      	nop
 80044f6:	bf00      	nop
 80044f8:	3714      	adds	r7, #20
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bc80      	pop	{r7}
 80044fe:	4770      	bx	lr
 8004500:	20000010 	.word	0x20000010
 8004504:	10624dd3 	.word	0x10624dd3

08004508 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	bc80      	pop	{r7}
 8004518:	4770      	bx	lr

0800451a <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b08a      	sub	sp, #40	; 0x28
 800451e:	af02      	add	r7, sp, #8
 8004520:	60f8      	str	r0, [r7, #12]
 8004522:	60b9      	str	r1, [r7, #8]
 8004524:	603b      	str	r3, [r7, #0]
 8004526:	4613      	mov	r3, r2
 8004528:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800452a:	2300      	movs	r3, #0
 800452c:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_SPI_Transmit+0x26>
 800453c:	2302      	movs	r3, #2
 800453e:	e148      	b.n	80047d2 <HAL_SPI_Transmit+0x2b8>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004548:	f7ff f852 	bl	80035f0 <HAL_GetTick>
 800454c:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b01      	cmp	r3, #1
 8004558:	d002      	beq.n	8004560 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800455a:	2302      	movs	r3, #2
 800455c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800455e:	e12f      	b.n	80047c0 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <HAL_SPI_Transmit+0x52>
 8004566:	88fb      	ldrh	r3, [r7, #6]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004570:	e126      	b.n	80047c0 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2203      	movs	r2, #3
 8004576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	88fa      	ldrh	r2, [r7, #6]
 800458a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	88fa      	ldrh	r2, [r7, #6]
 8004590:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045b8:	d107      	bne.n	80045ca <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045c8:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045d2:	d110      	bne.n	80045f6 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6819      	ldr	r1, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80045e2:	400b      	ands	r3, r1
 80045e4:	6013      	str	r3, [r2, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045f4:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004600:	2b40      	cmp	r3, #64	; 0x40
 8004602:	d007      	beq.n	8004614 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004612:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800461c:	d147      	bne.n	80046ae <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d004      	beq.n	8004630 <HAL_SPI_Transmit+0x116>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800462a:	b29b      	uxth	r3, r3
 800462c:	2b01      	cmp	r3, #1
 800462e:	d138      	bne.n	80046a2 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	881a      	ldrh	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	3302      	adds	r3, #2
 800463e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800464e:	e028      	b.n	80046a2 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b02      	cmp	r3, #2
 800465c:	d10f      	bne.n	800467e <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	881a      	ldrh	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	3302      	adds	r3, #2
 800466c:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004672:	b29b      	uxth	r3, r3
 8004674:	3b01      	subs	r3, #1
 8004676:	b29a      	uxth	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	86da      	strh	r2, [r3, #54]	; 0x36
 800467c:	e011      	b.n	80046a2 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00b      	beq.n	800469c <HAL_SPI_Transmit+0x182>
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468a:	d00a      	beq.n	80046a2 <HAL_SPI_Transmit+0x188>
 800468c:	f7fe ffb0 	bl	80035f0 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d802      	bhi.n	80046a2 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	77fb      	strb	r3, [r7, #31]
          goto error;
 80046a0:	e08e      	b.n	80047c0 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1d1      	bne.n	8004650 <HAL_SPI_Transmit+0x136>
 80046ac:	e048      	b.n	8004740 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d004      	beq.n	80046c0 <HAL_SPI_Transmit+0x1a6>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d13a      	bne.n	8004736 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	330c      	adds	r3, #12
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	7812      	ldrb	r2, [r2, #0]
 80046ca:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	3301      	adds	r3, #1
 80046d0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	3b01      	subs	r3, #1
 80046da:	b29a      	uxth	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80046e0:	e029      	b.n	8004736 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d110      	bne.n	8004712 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	330c      	adds	r3, #12
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	7812      	ldrb	r2, [r2, #0]
 80046fa:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	3301      	adds	r3, #1
 8004700:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004706:	b29b      	uxth	r3, r3
 8004708:	3b01      	subs	r3, #1
 800470a:	b29a      	uxth	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004710:	e011      	b.n	8004736 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00b      	beq.n	8004730 <HAL_SPI_Transmit+0x216>
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800471e:	d00a      	beq.n	8004736 <HAL_SPI_Transmit+0x21c>
 8004720:	f7fe ff66 	bl	80035f0 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	683a      	ldr	r2, [r7, #0]
 800472c:	429a      	cmp	r2, r3
 800472e:	d802      	bhi.n	8004736 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004734:	e044      	b.n	80047c0 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800473a:	b29b      	uxth	r3, r3
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1d0      	bne.n	80046e2 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	9300      	str	r3, [sp, #0]
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	2201      	movs	r2, #1
 8004748:	2102      	movs	r1, #2
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 f845 	bl	80047da <SPI_WaitFlagStateUntilTimeout>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d002      	beq.n	800475c <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	77fb      	strb	r3, [r7, #31]
    goto error;
 800475a:	e031      	b.n	80047c0 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	6839      	ldr	r1, [r7, #0]
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 f8a3 	bl	80048ac <SPI_CheckFlag_BSY>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d005      	beq.n	8004778 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2220      	movs	r2, #32
 8004774:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004776:	e023      	b.n	80047c0 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10a      	bne.n	8004796 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004780:	2300      	movs	r3, #0
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	617b      	str	r3, [r7, #20]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	617b      	str	r3, [r7, #20]
 8004794:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800479a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800479e:	d107      	bne.n	80047b0 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047ae:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d002      	beq.n	80047be <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	77fb      	strb	r3, [r7, #31]
 80047bc:	e000      	b.n	80047c0 <HAL_SPI_Transmit+0x2a6>
  }

error:
 80047be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80047d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3720      	adds	r7, #32
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b084      	sub	sp, #16
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
 80047e6:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80047e8:	e04d      	b.n	8004886 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f0:	d049      	beq.n	8004886 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d007      	beq.n	8004808 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80047f8:	f7fe fefa 	bl	80035f0 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	429a      	cmp	r2, r3
 8004806:	d83e      	bhi.n	8004886 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685a      	ldr	r2, [r3, #4]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004816:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004820:	d111      	bne.n	8004846 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800482a:	d004      	beq.n	8004836 <SPI_WaitFlagStateUntilTimeout+0x5c>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004834:	d107      	bne.n	8004846 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004844:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800484e:	d110      	bne.n	8004872 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	6819      	ldr	r1, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800485e:	400b      	ands	r3, r1
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004870:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e00e      	b.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	4013      	ands	r3, r2
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	429a      	cmp	r2, r3
 8004894:	d101      	bne.n	800489a <SPI_WaitFlagStateUntilTimeout+0xc0>
 8004896:	2201      	movs	r2, #1
 8004898:	e000      	b.n	800489c <SPI_WaitFlagStateUntilTimeout+0xc2>
 800489a:	2200      	movs	r2, #0
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d1a3      	bne.n	80047ea <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3710      	adds	r7, #16
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2200      	movs	r2, #0
 80048c0:	2180      	movs	r1, #128	; 0x80
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f7ff ff89 	bl	80047da <SPI_WaitFlagStateUntilTimeout>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d007      	beq.n	80048de <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048d2:	f043 0220 	orr.w	r2, r3, #32
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e000      	b.n	80048e0 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e057      	b.n	80049aa <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d102      	bne.n	800490c <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7ff fdfe 	bl	8004508 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004922:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	431a      	orrs	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	431a      	orrs	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004948:	431a      	orrs	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	ea42 0103 	orr.w	r1, r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	0c1b      	lsrs	r3, r3, #16
 800496a:	f003 0104 	and.w	r1, r3, #4
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004982:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	69da      	ldr	r2, [r3, #28]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004992:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8004994:	4b07      	ldr	r3, [pc, #28]	; (80049b4 <HAL_SPI_Init+0xcc>)
 8004996:	2200      	movs	r2, #0
 8004998:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3708      	adds	r7, #8
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	20000ec0 	.word	0x20000ec0

080049b8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e03f      	b.n	8004a4a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d106      	bne.n	80049e4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f7fd fbe2 	bl	80021a8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2224      	movs	r2, #36	; 0x24
 80049e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049fa:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fae3 	bl	8004fc8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	695a      	ldr	r2, [r3, #20]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a20:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68da      	ldr	r2, [r3, #12]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a30:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2220      	movs	r2, #32
 8004a44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b085      	sub	sp, #20
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	60f8      	str	r0, [r7, #12]
 8004a5a:	60b9      	str	r1, [r7, #8]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b20      	cmp	r3, #32
 8004a6a:	d130      	bne.n	8004ace <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d002      	beq.n	8004a78 <HAL_UART_Transmit_IT+0x26>
 8004a72:	88fb      	ldrh	r3, [r7, #6]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d101      	bne.n	8004a7c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e029      	b.n	8004ad0 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d101      	bne.n	8004a8a <HAL_UART_Transmit_IT+0x38>
 8004a86:	2302      	movs	r3, #2
 8004a88:	e022      	b.n	8004ad0 <HAL_UART_Transmit_IT+0x7e>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	88fa      	ldrh	r2, [r7, #6]
 8004a9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	88fa      	ldrh	r2, [r7, #6]
 8004aa2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2221      	movs	r2, #33	; 0x21
 8004aae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68da      	ldr	r2, [r3, #12]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ac8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004aca:	2300      	movs	r3, #0
 8004acc:	e000      	b.n	8004ad0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004ace:	2302      	movs	r3, #2
  }
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3714      	adds	r7, #20
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bc80      	pop	{r7}
 8004ad8:	4770      	bx	lr

08004ada <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b085      	sub	sp, #20
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	60f8      	str	r0, [r7, #12]
 8004ae2:	60b9      	str	r1, [r7, #8]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b20      	cmp	r3, #32
 8004af2:	d140      	bne.n	8004b76 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d002      	beq.n	8004b00 <HAL_UART_Receive_IT+0x26>
 8004afa:	88fb      	ldrh	r3, [r7, #6]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e039      	b.n	8004b78 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d101      	bne.n	8004b12 <HAL_UART_Receive_IT+0x38>
 8004b0e:	2302      	movs	r3, #2
 8004b10:	e032      	b.n	8004b78 <HAL_UART_Receive_IT+0x9e>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	88fa      	ldrh	r2, [r7, #6]
 8004b24:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	88fa      	ldrh	r2, [r7, #6]
 8004b2a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2222      	movs	r2, #34	; 0x22
 8004b36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68da      	ldr	r2, [r3, #12]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b50:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	695a      	ldr	r2, [r3, #20]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f042 0201 	orr.w	r2, r2, #1
 8004b60:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68da      	ldr	r2, [r3, #12]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f042 0220 	orr.w	r2, r2, #32
 8004b70:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004b72:	2300      	movs	r3, #0
 8004b74:	e000      	b.n	8004b78 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004b76:	2302      	movs	r3, #2
  }
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr
	...

08004b84 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b088      	sub	sp, #32
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	f003 030f 	and.w	r3, r3, #15
 8004bb2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10d      	bne.n	8004bd6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	f003 0320 	and.w	r3, r3, #32
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d008      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x52>
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	f003 0320 	and.w	r3, r3, #32
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f979 	bl	8004ec6 <UART_Receive_IT>
      return;
 8004bd4:	e0cb      	b.n	8004d6e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f000 80ab 	beq.w	8004d34 <HAL_UART_IRQHandler+0x1b0>
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d105      	bne.n	8004bf4 <HAL_UART_IRQHandler+0x70>
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f000 80a0 	beq.w	8004d34 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <HAL_UART_IRQHandler+0x90>
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d005      	beq.n	8004c14 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c0c:	f043 0201 	orr.w	r2, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	f003 0304 	and.w	r3, r3, #4
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00a      	beq.n	8004c34 <HAL_UART_IRQHandler+0xb0>
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d005      	beq.n	8004c34 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2c:	f043 0202 	orr.w	r2, r3, #2
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00a      	beq.n	8004c54 <HAL_UART_IRQHandler+0xd0>
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d005      	beq.n	8004c54 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4c:	f043 0204 	orr.w	r2, r3, #4
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00a      	beq.n	8004c74 <HAL_UART_IRQHandler+0xf0>
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d005      	beq.n	8004c74 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c6c:	f043 0208 	orr.w	r2, r3, #8
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d077      	beq.n	8004d6c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	f003 0320 	and.w	r3, r3, #32
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d007      	beq.n	8004c96 <HAL_UART_IRQHandler+0x112>
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	f003 0320 	and.w	r3, r3, #32
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f918 	bl	8004ec6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bf14      	ite	ne
 8004ca4:	2301      	movne	r3, #1
 8004ca6:	2300      	moveq	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb0:	f003 0308 	and.w	r3, r3, #8
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d102      	bne.n	8004cbe <HAL_UART_IRQHandler+0x13a>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d031      	beq.n	8004d22 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f863 	bl	8004d8a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d023      	beq.n	8004d1a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	695a      	ldr	r2, [r3, #20]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ce0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d013      	beq.n	8004d12 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cee:	4a21      	ldr	r2, [pc, #132]	; (8004d74 <HAL_UART_IRQHandler+0x1f0>)
 8004cf0:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7fe fdc2 	bl	8003880 <HAL_DMA_Abort_IT>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d016      	beq.n	8004d30 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d0c:	4610      	mov	r0, r2
 8004d0e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d10:	e00e      	b.n	8004d30 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f7fd fb20 	bl	8002358 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d18:	e00a      	b.n	8004d30 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fd fb1c 	bl	8002358 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d20:	e006      	b.n	8004d30 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fd fb18 	bl	8002358 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004d2e:	e01d      	b.n	8004d6c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d30:	bf00      	nop
    return;
 8004d32:	e01b      	b.n	8004d6c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d008      	beq.n	8004d50 <HAL_UART_IRQHandler+0x1cc>
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 f84f 	bl	8004dec <UART_Transmit_IT>
    return;
 8004d4e:	e00e      	b.n	8004d6e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d009      	beq.n	8004d6e <HAL_UART_IRQHandler+0x1ea>
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d004      	beq.n	8004d6e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f000 f896 	bl	8004e96 <UART_EndTransmit_IT>
    return;
 8004d6a:	e000      	b.n	8004d6e <HAL_UART_IRQHandler+0x1ea>
    return;
 8004d6c:	bf00      	nop
  }
}
 8004d6e:	3720      	adds	r7, #32
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	08004dc5 	.word	0x08004dc5

08004d78 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr

08004d8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b083      	sub	sp, #12
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68da      	ldr	r2, [r3, #12]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004da0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	695a      	ldr	r2, [r3, #20]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0201 	bic.w	r2, r2, #1
 8004db0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2220      	movs	r2, #32
 8004db6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr

08004dc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f7fd faba 	bl	8002358 <HAL_UART_ErrorCallback>
}
 8004de4:	bf00      	nop
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	2b21      	cmp	r3, #33	; 0x21
 8004dfe:	d144      	bne.n	8004e8a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e08:	d11a      	bne.n	8004e40 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	881b      	ldrh	r3, [r3, #0]
 8004e14:	461a      	mov	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e1e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d105      	bne.n	8004e34 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	1c9a      	adds	r2, r3, #2
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	621a      	str	r2, [r3, #32]
 8004e32:	e00e      	b.n	8004e52 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	621a      	str	r2, [r3, #32]
 8004e3e:	e008      	b.n	8004e52 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	1c59      	adds	r1, r3, #1
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	6211      	str	r1, [r2, #32]
 8004e4a:	781a      	ldrb	r2, [r3, #0]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	4619      	mov	r1, r3
 8004e60:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10f      	bne.n	8004e86 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e74:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e84:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	e000      	b.n	8004e8c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004e8a:	2302      	movs	r3, #2
  }
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bc80      	pop	{r7}
 8004e94:	4770      	bx	lr

08004e96 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b082      	sub	sp, #8
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eac:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7ff ff5e 	bl	8004d78 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b084      	sub	sp, #16
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b22      	cmp	r3, #34	; 0x22
 8004ed8:	d171      	bne.n	8004fbe <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee2:	d123      	bne.n	8004f2c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee8:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10e      	bne.n	8004f10 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f08:	1c9a      	adds	r2, r3, #2
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	629a      	str	r2, [r3, #40]	; 0x28
 8004f0e:	e029      	b.n	8004f64 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	629a      	str	r2, [r3, #40]	; 0x28
 8004f2a:	e01b      	b.n	8004f64 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10a      	bne.n	8004f4a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6858      	ldr	r0, [r3, #4]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3e:	1c59      	adds	r1, r3, #1
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	6291      	str	r1, [r2, #40]	; 0x28
 8004f44:	b2c2      	uxtb	r2, r0
 8004f46:	701a      	strb	r2, [r3, #0]
 8004f48:	e00c      	b.n	8004f64 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	b2da      	uxtb	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f56:	1c58      	adds	r0, r3, #1
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	6288      	str	r0, [r1, #40]	; 0x28
 8004f5c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f60:	b2d2      	uxtb	r2, r2
 8004f62:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	4619      	mov	r1, r3
 8004f72:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d120      	bne.n	8004fba <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0220 	bic.w	r2, r2, #32
 8004f86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f96:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	695a      	ldr	r2, [r3, #20]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f022 0201 	bic.w	r2, r2, #1
 8004fa6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f7fd f899 	bl	80020e8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	e002      	b.n	8004fc0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	e000      	b.n	8004fc0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004fbe:	2302      	movs	r3, #2
  }
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fc8:	b5b0      	push	{r4, r5, r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68da      	ldr	r2, [r3, #12]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800500a:	f023 030c 	bic.w	r3, r3, #12
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	6812      	ldr	r2, [r2, #0]
 8005012:	68f9      	ldr	r1, [r7, #12]
 8005014:	430b      	orrs	r3, r1
 8005016:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699a      	ldr	r2, [r3, #24]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	430a      	orrs	r2, r1
 800502c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a6f      	ldr	r2, [pc, #444]	; (80051f0 <UART_SetConfig+0x228>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d16b      	bne.n	8005110 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005038:	f7ff fa34 	bl	80044a4 <HAL_RCC_GetPCLK2Freq>
 800503c:	4602      	mov	r2, r0
 800503e:	4613      	mov	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	009a      	lsls	r2, r3, #2
 8005046:	441a      	add	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005052:	4a68      	ldr	r2, [pc, #416]	; (80051f4 <UART_SetConfig+0x22c>)
 8005054:	fba2 2303 	umull	r2, r3, r2, r3
 8005058:	095b      	lsrs	r3, r3, #5
 800505a:	011c      	lsls	r4, r3, #4
 800505c:	f7ff fa22 	bl	80044a4 <HAL_RCC_GetPCLK2Freq>
 8005060:	4602      	mov	r2, r0
 8005062:	4613      	mov	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	009a      	lsls	r2, r3, #2
 800506a:	441a      	add	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	fbb2 f5f3 	udiv	r5, r2, r3
 8005076:	f7ff fa15 	bl	80044a4 <HAL_RCC_GetPCLK2Freq>
 800507a:	4602      	mov	r2, r0
 800507c:	4613      	mov	r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4413      	add	r3, r2
 8005082:	009a      	lsls	r2, r3, #2
 8005084:	441a      	add	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005090:	4a58      	ldr	r2, [pc, #352]	; (80051f4 <UART_SetConfig+0x22c>)
 8005092:	fba2 2303 	umull	r2, r3, r2, r3
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	2264      	movs	r2, #100	; 0x64
 800509a:	fb02 f303 	mul.w	r3, r2, r3
 800509e:	1aeb      	subs	r3, r5, r3
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	3332      	adds	r3, #50	; 0x32
 80050a4:	4a53      	ldr	r2, [pc, #332]	; (80051f4 <UART_SetConfig+0x22c>)
 80050a6:	fba2 2303 	umull	r2, r3, r2, r3
 80050aa:	095b      	lsrs	r3, r3, #5
 80050ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050b0:	441c      	add	r4, r3
 80050b2:	f7ff f9f7 	bl	80044a4 <HAL_RCC_GetPCLK2Freq>
 80050b6:	4602      	mov	r2, r0
 80050b8:	4613      	mov	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4413      	add	r3, r2
 80050be:	009a      	lsls	r2, r3, #2
 80050c0:	441a      	add	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	fbb2 f5f3 	udiv	r5, r2, r3
 80050cc:	f7ff f9ea 	bl	80044a4 <HAL_RCC_GetPCLK2Freq>
 80050d0:	4602      	mov	r2, r0
 80050d2:	4613      	mov	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	4413      	add	r3, r2
 80050d8:	009a      	lsls	r2, r3, #2
 80050da:	441a      	add	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e6:	4a43      	ldr	r2, [pc, #268]	; (80051f4 <UART_SetConfig+0x22c>)
 80050e8:	fba2 2303 	umull	r2, r3, r2, r3
 80050ec:	095b      	lsrs	r3, r3, #5
 80050ee:	2264      	movs	r2, #100	; 0x64
 80050f0:	fb02 f303 	mul.w	r3, r2, r3
 80050f4:	1aeb      	subs	r3, r5, r3
 80050f6:	011b      	lsls	r3, r3, #4
 80050f8:	3332      	adds	r3, #50	; 0x32
 80050fa:	4a3e      	ldr	r2, [pc, #248]	; (80051f4 <UART_SetConfig+0x22c>)
 80050fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005100:	095b      	lsrs	r3, r3, #5
 8005102:	f003 020f 	and.w	r2, r3, #15
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4422      	add	r2, r4
 800510c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800510e:	e06a      	b.n	80051e6 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005110:	f7ff f9b4 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 8005114:	4602      	mov	r2, r0
 8005116:	4613      	mov	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	009a      	lsls	r2, r3, #2
 800511e:	441a      	add	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	fbb2 f3f3 	udiv	r3, r2, r3
 800512a:	4a32      	ldr	r2, [pc, #200]	; (80051f4 <UART_SetConfig+0x22c>)
 800512c:	fba2 2303 	umull	r2, r3, r2, r3
 8005130:	095b      	lsrs	r3, r3, #5
 8005132:	011c      	lsls	r4, r3, #4
 8005134:	f7ff f9a2 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 8005138:	4602      	mov	r2, r0
 800513a:	4613      	mov	r3, r2
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	009a      	lsls	r2, r3, #2
 8005142:	441a      	add	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	fbb2 f5f3 	udiv	r5, r2, r3
 800514e:	f7ff f995 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 8005152:	4602      	mov	r2, r0
 8005154:	4613      	mov	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	009a      	lsls	r2, r3, #2
 800515c:	441a      	add	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	fbb2 f3f3 	udiv	r3, r2, r3
 8005168:	4a22      	ldr	r2, [pc, #136]	; (80051f4 <UART_SetConfig+0x22c>)
 800516a:	fba2 2303 	umull	r2, r3, r2, r3
 800516e:	095b      	lsrs	r3, r3, #5
 8005170:	2264      	movs	r2, #100	; 0x64
 8005172:	fb02 f303 	mul.w	r3, r2, r3
 8005176:	1aeb      	subs	r3, r5, r3
 8005178:	011b      	lsls	r3, r3, #4
 800517a:	3332      	adds	r3, #50	; 0x32
 800517c:	4a1d      	ldr	r2, [pc, #116]	; (80051f4 <UART_SetConfig+0x22c>)
 800517e:	fba2 2303 	umull	r2, r3, r2, r3
 8005182:	095b      	lsrs	r3, r3, #5
 8005184:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005188:	441c      	add	r4, r3
 800518a:	f7ff f977 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 800518e:	4602      	mov	r2, r0
 8005190:	4613      	mov	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	009a      	lsls	r2, r3, #2
 8005198:	441a      	add	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	fbb2 f5f3 	udiv	r5, r2, r3
 80051a4:	f7ff f96a 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 80051a8:	4602      	mov	r2, r0
 80051aa:	4613      	mov	r3, r2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	4413      	add	r3, r2
 80051b0:	009a      	lsls	r2, r3, #2
 80051b2:	441a      	add	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80051be:	4a0d      	ldr	r2, [pc, #52]	; (80051f4 <UART_SetConfig+0x22c>)
 80051c0:	fba2 2303 	umull	r2, r3, r2, r3
 80051c4:	095b      	lsrs	r3, r3, #5
 80051c6:	2264      	movs	r2, #100	; 0x64
 80051c8:	fb02 f303 	mul.w	r3, r2, r3
 80051cc:	1aeb      	subs	r3, r5, r3
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	3332      	adds	r3, #50	; 0x32
 80051d2:	4a08      	ldr	r2, [pc, #32]	; (80051f4 <UART_SetConfig+0x22c>)
 80051d4:	fba2 2303 	umull	r2, r3, r2, r3
 80051d8:	095b      	lsrs	r3, r3, #5
 80051da:	f003 020f 	and.w	r2, r3, #15
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4422      	add	r2, r4
 80051e4:	609a      	str	r2, [r3, #8]
}
 80051e6:	bf00      	nop
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bdb0      	pop	{r4, r5, r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40013800 	.word	0x40013800
 80051f4:	51eb851f 	.word	0x51eb851f

080051f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80051f8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80051fa:	e003      	b.n	8005204 <LoopCopyDataInit>

080051fc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80051fc:	4b12      	ldr	r3, [pc, #72]	; (8005248 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80051fe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005200:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005202:	3104      	adds	r1, #4

08005204 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005204:	4811      	ldr	r0, [pc, #68]	; (800524c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005206:	4b12      	ldr	r3, [pc, #72]	; (8005250 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005208:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800520a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800520c:	d3f6      	bcc.n	80051fc <CopyDataInit>
  ldr r2, =_sbss
 800520e:	4a11      	ldr	r2, [pc, #68]	; (8005254 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8005210:	e002      	b.n	8005218 <LoopFillZerobss>

08005212 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005212:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005214:	f842 3b04 	str.w	r3, [r2], #4

08005218 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005218:	4b0f      	ldr	r3, [pc, #60]	; (8005258 <LoopPaintStack+0x30>)
  cmp r2, r3
 800521a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800521c:	d3f9      	bcc.n	8005212 <FillZerobss>

  ldr r3, =0x55555555
 800521e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8005222:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8005226:	4a0c      	ldr	r2, [pc, #48]	; (8005258 <LoopPaintStack+0x30>)

08005228 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8005228:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800522c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800522e:	d1fb      	bne.n	8005228 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005230:	f7fd fa3c 	bl	80026ac <SystemInit>
    bl  SystemCoreClockUpdate
 8005234:	f7fd fa6e 	bl	8002714 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005238:	f7fc fa24 	bl	8001684 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 800523c:	f000 f816 	bl	800526c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005240:	f7fb fe38 	bl	8000eb4 <main>
  b Infinite_Loop
 8005244:	f000 b80a 	b.w	800525c <Default_Handler>
  ldr r3, =_sidata
 8005248:	0800caf0 	.word	0x0800caf0
  ldr r0, =_sdata
 800524c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005250:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8005254:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8005258:	20000fa0 	.word	0x20000fa0

0800525c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800525c:	e7fe      	b.n	800525c <Default_Handler>
	...

08005260 <__errno>:
 8005260:	4b01      	ldr	r3, [pc, #4]	; (8005268 <__errno+0x8>)
 8005262:	6818      	ldr	r0, [r3, #0]
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop
 8005268:	20000028 	.word	0x20000028

0800526c <__libc_init_array>:
 800526c:	b570      	push	{r4, r5, r6, lr}
 800526e:	2600      	movs	r6, #0
 8005270:	4d0c      	ldr	r5, [pc, #48]	; (80052a4 <__libc_init_array+0x38>)
 8005272:	4c0d      	ldr	r4, [pc, #52]	; (80052a8 <__libc_init_array+0x3c>)
 8005274:	1b64      	subs	r4, r4, r5
 8005276:	10a4      	asrs	r4, r4, #2
 8005278:	42a6      	cmp	r6, r4
 800527a:	d109      	bne.n	8005290 <__libc_init_array+0x24>
 800527c:	f006 f8f8 	bl	800b470 <_init>
 8005280:	2600      	movs	r6, #0
 8005282:	4d0a      	ldr	r5, [pc, #40]	; (80052ac <__libc_init_array+0x40>)
 8005284:	4c0a      	ldr	r4, [pc, #40]	; (80052b0 <__libc_init_array+0x44>)
 8005286:	1b64      	subs	r4, r4, r5
 8005288:	10a4      	asrs	r4, r4, #2
 800528a:	42a6      	cmp	r6, r4
 800528c:	d105      	bne.n	800529a <__libc_init_array+0x2e>
 800528e:	bd70      	pop	{r4, r5, r6, pc}
 8005290:	f855 3b04 	ldr.w	r3, [r5], #4
 8005294:	4798      	blx	r3
 8005296:	3601      	adds	r6, #1
 8005298:	e7ee      	b.n	8005278 <__libc_init_array+0xc>
 800529a:	f855 3b04 	ldr.w	r3, [r5], #4
 800529e:	4798      	blx	r3
 80052a0:	3601      	adds	r6, #1
 80052a2:	e7f2      	b.n	800528a <__libc_init_array+0x1e>
 80052a4:	0800cae4 	.word	0x0800cae4
 80052a8:	0800cae4 	.word	0x0800cae4
 80052ac:	0800cae4 	.word	0x0800cae4
 80052b0:	0800caec 	.word	0x0800caec

080052b4 <malloc>:
 80052b4:	4b02      	ldr	r3, [pc, #8]	; (80052c0 <malloc+0xc>)
 80052b6:	4601      	mov	r1, r0
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	f000 b803 	b.w	80052c4 <_malloc_r>
 80052be:	bf00      	nop
 80052c0:	20000028 	.word	0x20000028

080052c4 <_malloc_r>:
 80052c4:	f101 030b 	add.w	r3, r1, #11
 80052c8:	2b16      	cmp	r3, #22
 80052ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ce:	4605      	mov	r5, r0
 80052d0:	d906      	bls.n	80052e0 <_malloc_r+0x1c>
 80052d2:	f033 0707 	bics.w	r7, r3, #7
 80052d6:	d504      	bpl.n	80052e2 <_malloc_r+0x1e>
 80052d8:	230c      	movs	r3, #12
 80052da:	602b      	str	r3, [r5, #0]
 80052dc:	2400      	movs	r4, #0
 80052de:	e1a3      	b.n	8005628 <_malloc_r+0x364>
 80052e0:	2710      	movs	r7, #16
 80052e2:	42b9      	cmp	r1, r7
 80052e4:	d8f8      	bhi.n	80052d8 <_malloc_r+0x14>
 80052e6:	4628      	mov	r0, r5
 80052e8:	f000 fa30 	bl	800574c <__malloc_lock>
 80052ec:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80052f0:	4eaf      	ldr	r6, [pc, #700]	; (80055b0 <_malloc_r+0x2ec>)
 80052f2:	d237      	bcs.n	8005364 <_malloc_r+0xa0>
 80052f4:	f107 0208 	add.w	r2, r7, #8
 80052f8:	4432      	add	r2, r6
 80052fa:	6854      	ldr	r4, [r2, #4]
 80052fc:	f1a2 0108 	sub.w	r1, r2, #8
 8005300:	428c      	cmp	r4, r1
 8005302:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8005306:	d102      	bne.n	800530e <_malloc_r+0x4a>
 8005308:	68d4      	ldr	r4, [r2, #12]
 800530a:	42a2      	cmp	r2, r4
 800530c:	d010      	beq.n	8005330 <_malloc_r+0x6c>
 800530e:	6863      	ldr	r3, [r4, #4]
 8005310:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005314:	f023 0303 	bic.w	r3, r3, #3
 8005318:	60ca      	str	r2, [r1, #12]
 800531a:	4423      	add	r3, r4
 800531c:	6091      	str	r1, [r2, #8]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	f042 0201 	orr.w	r2, r2, #1
 8005324:	605a      	str	r2, [r3, #4]
 8005326:	4628      	mov	r0, r5
 8005328:	f000 fa16 	bl	8005758 <__malloc_unlock>
 800532c:	3408      	adds	r4, #8
 800532e:	e17b      	b.n	8005628 <_malloc_r+0x364>
 8005330:	3302      	adds	r3, #2
 8005332:	6934      	ldr	r4, [r6, #16]
 8005334:	499f      	ldr	r1, [pc, #636]	; (80055b4 <_malloc_r+0x2f0>)
 8005336:	428c      	cmp	r4, r1
 8005338:	d077      	beq.n	800542a <_malloc_r+0x166>
 800533a:	6862      	ldr	r2, [r4, #4]
 800533c:	f022 0c03 	bic.w	ip, r2, #3
 8005340:	ebac 0007 	sub.w	r0, ip, r7
 8005344:	280f      	cmp	r0, #15
 8005346:	dd48      	ble.n	80053da <_malloc_r+0x116>
 8005348:	19e2      	adds	r2, r4, r7
 800534a:	f040 0301 	orr.w	r3, r0, #1
 800534e:	f047 0701 	orr.w	r7, r7, #1
 8005352:	6067      	str	r7, [r4, #4]
 8005354:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005358:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800535c:	6053      	str	r3, [r2, #4]
 800535e:	f844 000c 	str.w	r0, [r4, ip]
 8005362:	e7e0      	b.n	8005326 <_malloc_r+0x62>
 8005364:	0a7b      	lsrs	r3, r7, #9
 8005366:	d02a      	beq.n	80053be <_malloc_r+0xfa>
 8005368:	2b04      	cmp	r3, #4
 800536a:	d812      	bhi.n	8005392 <_malloc_r+0xce>
 800536c:	09bb      	lsrs	r3, r7, #6
 800536e:	3338      	adds	r3, #56	; 0x38
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005376:	6854      	ldr	r4, [r2, #4]
 8005378:	f1a2 0c08 	sub.w	ip, r2, #8
 800537c:	4564      	cmp	r4, ip
 800537e:	d006      	beq.n	800538e <_malloc_r+0xca>
 8005380:	6862      	ldr	r2, [r4, #4]
 8005382:	f022 0203 	bic.w	r2, r2, #3
 8005386:	1bd0      	subs	r0, r2, r7
 8005388:	280f      	cmp	r0, #15
 800538a:	dd1c      	ble.n	80053c6 <_malloc_r+0x102>
 800538c:	3b01      	subs	r3, #1
 800538e:	3301      	adds	r3, #1
 8005390:	e7cf      	b.n	8005332 <_malloc_r+0x6e>
 8005392:	2b14      	cmp	r3, #20
 8005394:	d801      	bhi.n	800539a <_malloc_r+0xd6>
 8005396:	335b      	adds	r3, #91	; 0x5b
 8005398:	e7ea      	b.n	8005370 <_malloc_r+0xac>
 800539a:	2b54      	cmp	r3, #84	; 0x54
 800539c:	d802      	bhi.n	80053a4 <_malloc_r+0xe0>
 800539e:	0b3b      	lsrs	r3, r7, #12
 80053a0:	336e      	adds	r3, #110	; 0x6e
 80053a2:	e7e5      	b.n	8005370 <_malloc_r+0xac>
 80053a4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80053a8:	d802      	bhi.n	80053b0 <_malloc_r+0xec>
 80053aa:	0bfb      	lsrs	r3, r7, #15
 80053ac:	3377      	adds	r3, #119	; 0x77
 80053ae:	e7df      	b.n	8005370 <_malloc_r+0xac>
 80053b0:	f240 5254 	movw	r2, #1364	; 0x554
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d804      	bhi.n	80053c2 <_malloc_r+0xfe>
 80053b8:	0cbb      	lsrs	r3, r7, #18
 80053ba:	337c      	adds	r3, #124	; 0x7c
 80053bc:	e7d8      	b.n	8005370 <_malloc_r+0xac>
 80053be:	233f      	movs	r3, #63	; 0x3f
 80053c0:	e7d6      	b.n	8005370 <_malloc_r+0xac>
 80053c2:	237e      	movs	r3, #126	; 0x7e
 80053c4:	e7d4      	b.n	8005370 <_malloc_r+0xac>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	68e1      	ldr	r1, [r4, #12]
 80053ca:	db04      	blt.n	80053d6 <_malloc_r+0x112>
 80053cc:	68a3      	ldr	r3, [r4, #8]
 80053ce:	60d9      	str	r1, [r3, #12]
 80053d0:	608b      	str	r3, [r1, #8]
 80053d2:	18a3      	adds	r3, r4, r2
 80053d4:	e7a3      	b.n	800531e <_malloc_r+0x5a>
 80053d6:	460c      	mov	r4, r1
 80053d8:	e7d0      	b.n	800537c <_malloc_r+0xb8>
 80053da:	2800      	cmp	r0, #0
 80053dc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80053e0:	db07      	blt.n	80053f2 <_malloc_r+0x12e>
 80053e2:	44a4      	add	ip, r4
 80053e4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80053e8:	f043 0301 	orr.w	r3, r3, #1
 80053ec:	f8cc 3004 	str.w	r3, [ip, #4]
 80053f0:	e799      	b.n	8005326 <_malloc_r+0x62>
 80053f2:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80053f6:	6870      	ldr	r0, [r6, #4]
 80053f8:	f080 8094 	bcs.w	8005524 <_malloc_r+0x260>
 80053fc:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005400:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005404:	f04f 0c01 	mov.w	ip, #1
 8005408:	fa0c fc0e 	lsl.w	ip, ip, lr
 800540c:	ea4c 0000 	orr.w	r0, ip, r0
 8005410:	3201      	adds	r2, #1
 8005412:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005416:	6070      	str	r0, [r6, #4]
 8005418:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800541c:	3808      	subs	r0, #8
 800541e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005422:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005426:	f8cc 400c 	str.w	r4, [ip, #12]
 800542a:	2001      	movs	r0, #1
 800542c:	109a      	asrs	r2, r3, #2
 800542e:	fa00 f202 	lsl.w	r2, r0, r2
 8005432:	6870      	ldr	r0, [r6, #4]
 8005434:	4290      	cmp	r0, r2
 8005436:	d326      	bcc.n	8005486 <_malloc_r+0x1c2>
 8005438:	4210      	tst	r0, r2
 800543a:	d106      	bne.n	800544a <_malloc_r+0x186>
 800543c:	f023 0303 	bic.w	r3, r3, #3
 8005440:	0052      	lsls	r2, r2, #1
 8005442:	4210      	tst	r0, r2
 8005444:	f103 0304 	add.w	r3, r3, #4
 8005448:	d0fa      	beq.n	8005440 <_malloc_r+0x17c>
 800544a:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800544e:	46c1      	mov	r9, r8
 8005450:	469e      	mov	lr, r3
 8005452:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005456:	454c      	cmp	r4, r9
 8005458:	f040 80b8 	bne.w	80055cc <_malloc_r+0x308>
 800545c:	f10e 0e01 	add.w	lr, lr, #1
 8005460:	f01e 0f03 	tst.w	lr, #3
 8005464:	f109 0908 	add.w	r9, r9, #8
 8005468:	d1f3      	bne.n	8005452 <_malloc_r+0x18e>
 800546a:	0798      	lsls	r0, r3, #30
 800546c:	f040 80e2 	bne.w	8005634 <_malloc_r+0x370>
 8005470:	6873      	ldr	r3, [r6, #4]
 8005472:	ea23 0302 	bic.w	r3, r3, r2
 8005476:	6073      	str	r3, [r6, #4]
 8005478:	6870      	ldr	r0, [r6, #4]
 800547a:	0052      	lsls	r2, r2, #1
 800547c:	4290      	cmp	r0, r2
 800547e:	d302      	bcc.n	8005486 <_malloc_r+0x1c2>
 8005480:	2a00      	cmp	r2, #0
 8005482:	f040 80e3 	bne.w	800564c <_malloc_r+0x388>
 8005486:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800548a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800548e:	f023 0903 	bic.w	r9, r3, #3
 8005492:	45b9      	cmp	r9, r7
 8005494:	d304      	bcc.n	80054a0 <_malloc_r+0x1dc>
 8005496:	eba9 0207 	sub.w	r2, r9, r7
 800549a:	2a0f      	cmp	r2, #15
 800549c:	f300 8141 	bgt.w	8005722 <_malloc_r+0x45e>
 80054a0:	4b45      	ldr	r3, [pc, #276]	; (80055b8 <_malloc_r+0x2f4>)
 80054a2:	2008      	movs	r0, #8
 80054a4:	6819      	ldr	r1, [r3, #0]
 80054a6:	eb0a 0b09 	add.w	fp, sl, r9
 80054aa:	3110      	adds	r1, #16
 80054ac:	4439      	add	r1, r7
 80054ae:	9101      	str	r1, [sp, #4]
 80054b0:	f001 fbf6 	bl	8006ca0 <sysconf>
 80054b4:	4a41      	ldr	r2, [pc, #260]	; (80055bc <_malloc_r+0x2f8>)
 80054b6:	9901      	ldr	r1, [sp, #4]
 80054b8:	6813      	ldr	r3, [r2, #0]
 80054ba:	4680      	mov	r8, r0
 80054bc:	3301      	adds	r3, #1
 80054be:	bf1f      	itttt	ne
 80054c0:	f101 31ff 	addne.w	r1, r1, #4294967295
 80054c4:	1809      	addne	r1, r1, r0
 80054c6:	4243      	negne	r3, r0
 80054c8:	4019      	andne	r1, r3
 80054ca:	4628      	mov	r0, r5
 80054cc:	9101      	str	r1, [sp, #4]
 80054ce:	f7fc f975 	bl	80017bc <_sbrk_r>
 80054d2:	1c42      	adds	r2, r0, #1
 80054d4:	4604      	mov	r4, r0
 80054d6:	f000 80f7 	beq.w	80056c8 <_malloc_r+0x404>
 80054da:	4583      	cmp	fp, r0
 80054dc:	9901      	ldr	r1, [sp, #4]
 80054de:	4a37      	ldr	r2, [pc, #220]	; (80055bc <_malloc_r+0x2f8>)
 80054e0:	d902      	bls.n	80054e8 <_malloc_r+0x224>
 80054e2:	45b2      	cmp	sl, r6
 80054e4:	f040 80f0 	bne.w	80056c8 <_malloc_r+0x404>
 80054e8:	4b35      	ldr	r3, [pc, #212]	; (80055c0 <_malloc_r+0x2fc>)
 80054ea:	45a3      	cmp	fp, r4
 80054ec:	6818      	ldr	r0, [r3, #0]
 80054ee:	f108 3cff 	add.w	ip, r8, #4294967295
 80054f2:	4408      	add	r0, r1
 80054f4:	6018      	str	r0, [r3, #0]
 80054f6:	f040 80ab 	bne.w	8005650 <_malloc_r+0x38c>
 80054fa:	ea1b 0f0c 	tst.w	fp, ip
 80054fe:	f040 80a7 	bne.w	8005650 <_malloc_r+0x38c>
 8005502:	68b2      	ldr	r2, [r6, #8]
 8005504:	4449      	add	r1, r9
 8005506:	f041 0101 	orr.w	r1, r1, #1
 800550a:	6051      	str	r1, [r2, #4]
 800550c:	4a2d      	ldr	r2, [pc, #180]	; (80055c4 <_malloc_r+0x300>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6811      	ldr	r1, [r2, #0]
 8005512:	428b      	cmp	r3, r1
 8005514:	bf88      	it	hi
 8005516:	6013      	strhi	r3, [r2, #0]
 8005518:	4a2b      	ldr	r2, [pc, #172]	; (80055c8 <_malloc_r+0x304>)
 800551a:	6811      	ldr	r1, [r2, #0]
 800551c:	428b      	cmp	r3, r1
 800551e:	bf88      	it	hi
 8005520:	6013      	strhi	r3, [r2, #0]
 8005522:	e0d1      	b.n	80056c8 <_malloc_r+0x404>
 8005524:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8005528:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800552c:	d218      	bcs.n	8005560 <_malloc_r+0x29c>
 800552e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005532:	3238      	adds	r2, #56	; 0x38
 8005534:	f102 0e01 	add.w	lr, r2, #1
 8005538:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800553c:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8005540:	45f0      	cmp	r8, lr
 8005542:	d12b      	bne.n	800559c <_malloc_r+0x2d8>
 8005544:	f04f 0c01 	mov.w	ip, #1
 8005548:	1092      	asrs	r2, r2, #2
 800554a:	fa0c f202 	lsl.w	r2, ip, r2
 800554e:	4310      	orrs	r0, r2
 8005550:	6070      	str	r0, [r6, #4]
 8005552:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005556:	f8c8 4008 	str.w	r4, [r8, #8]
 800555a:	f8ce 400c 	str.w	r4, [lr, #12]
 800555e:	e764      	b.n	800542a <_malloc_r+0x166>
 8005560:	2a14      	cmp	r2, #20
 8005562:	d801      	bhi.n	8005568 <_malloc_r+0x2a4>
 8005564:	325b      	adds	r2, #91	; 0x5b
 8005566:	e7e5      	b.n	8005534 <_malloc_r+0x270>
 8005568:	2a54      	cmp	r2, #84	; 0x54
 800556a:	d803      	bhi.n	8005574 <_malloc_r+0x2b0>
 800556c:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005570:	326e      	adds	r2, #110	; 0x6e
 8005572:	e7df      	b.n	8005534 <_malloc_r+0x270>
 8005574:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005578:	d803      	bhi.n	8005582 <_malloc_r+0x2be>
 800557a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800557e:	3277      	adds	r2, #119	; 0x77
 8005580:	e7d8      	b.n	8005534 <_malloc_r+0x270>
 8005582:	f240 5e54 	movw	lr, #1364	; 0x554
 8005586:	4572      	cmp	r2, lr
 8005588:	bf96      	itet	ls
 800558a:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800558e:	227e      	movhi	r2, #126	; 0x7e
 8005590:	327c      	addls	r2, #124	; 0x7c
 8005592:	e7cf      	b.n	8005534 <_malloc_r+0x270>
 8005594:	f8de e008 	ldr.w	lr, [lr, #8]
 8005598:	45f0      	cmp	r8, lr
 800559a:	d005      	beq.n	80055a8 <_malloc_r+0x2e4>
 800559c:	f8de 2004 	ldr.w	r2, [lr, #4]
 80055a0:	f022 0203 	bic.w	r2, r2, #3
 80055a4:	4562      	cmp	r2, ip
 80055a6:	d8f5      	bhi.n	8005594 <_malloc_r+0x2d0>
 80055a8:	f8de 800c 	ldr.w	r8, [lr, #12]
 80055ac:	e7d1      	b.n	8005552 <_malloc_r+0x28e>
 80055ae:	bf00      	nop
 80055b0:	20000458 	.word	0x20000458
 80055b4:	20000460 	.word	0x20000460
 80055b8:	20000ef4 	.word	0x20000ef4
 80055bc:	20000860 	.word	0x20000860
 80055c0:	20000ec4 	.word	0x20000ec4
 80055c4:	20000eec 	.word	0x20000eec
 80055c8:	20000ef0 	.word	0x20000ef0
 80055cc:	6860      	ldr	r0, [r4, #4]
 80055ce:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80055d2:	f020 0003 	bic.w	r0, r0, #3
 80055d6:	eba0 0a07 	sub.w	sl, r0, r7
 80055da:	f1ba 0f0f 	cmp.w	sl, #15
 80055de:	dd12      	ble.n	8005606 <_malloc_r+0x342>
 80055e0:	68a3      	ldr	r3, [r4, #8]
 80055e2:	19e2      	adds	r2, r4, r7
 80055e4:	f047 0701 	orr.w	r7, r7, #1
 80055e8:	6067      	str	r7, [r4, #4]
 80055ea:	f8c3 c00c 	str.w	ip, [r3, #12]
 80055ee:	f8cc 3008 	str.w	r3, [ip, #8]
 80055f2:	f04a 0301 	orr.w	r3, sl, #1
 80055f6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80055fa:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80055fe:	6053      	str	r3, [r2, #4]
 8005600:	f844 a000 	str.w	sl, [r4, r0]
 8005604:	e68f      	b.n	8005326 <_malloc_r+0x62>
 8005606:	f1ba 0f00 	cmp.w	sl, #0
 800560a:	db11      	blt.n	8005630 <_malloc_r+0x36c>
 800560c:	4420      	add	r0, r4
 800560e:	6843      	ldr	r3, [r0, #4]
 8005610:	f043 0301 	orr.w	r3, r3, #1
 8005614:	6043      	str	r3, [r0, #4]
 8005616:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800561a:	4628      	mov	r0, r5
 800561c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005620:	f8cc 3008 	str.w	r3, [ip, #8]
 8005624:	f000 f898 	bl	8005758 <__malloc_unlock>
 8005628:	4620      	mov	r0, r4
 800562a:	b003      	add	sp, #12
 800562c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005630:	4664      	mov	r4, ip
 8005632:	e710      	b.n	8005456 <_malloc_r+0x192>
 8005634:	f858 0908 	ldr.w	r0, [r8], #-8
 8005638:	3b01      	subs	r3, #1
 800563a:	4540      	cmp	r0, r8
 800563c:	f43f af15 	beq.w	800546a <_malloc_r+0x1a6>
 8005640:	e71a      	b.n	8005478 <_malloc_r+0x1b4>
 8005642:	3304      	adds	r3, #4
 8005644:	0052      	lsls	r2, r2, #1
 8005646:	4210      	tst	r0, r2
 8005648:	d0fb      	beq.n	8005642 <_malloc_r+0x37e>
 800564a:	e6fe      	b.n	800544a <_malloc_r+0x186>
 800564c:	4673      	mov	r3, lr
 800564e:	e7fa      	b.n	8005646 <_malloc_r+0x382>
 8005650:	f8d2 e000 	ldr.w	lr, [r2]
 8005654:	f1be 3fff 	cmp.w	lr, #4294967295
 8005658:	bf1b      	ittet	ne
 800565a:	eba4 0b0b 	subne.w	fp, r4, fp
 800565e:	eb0b 0200 	addne.w	r2, fp, r0
 8005662:	6014      	streq	r4, [r2, #0]
 8005664:	601a      	strne	r2, [r3, #0]
 8005666:	f014 0b07 	ands.w	fp, r4, #7
 800566a:	bf0e      	itee	eq
 800566c:	4658      	moveq	r0, fp
 800566e:	f1cb 0008 	rsbne	r0, fp, #8
 8005672:	1824      	addne	r4, r4, r0
 8005674:	1862      	adds	r2, r4, r1
 8005676:	ea02 010c 	and.w	r1, r2, ip
 800567a:	4480      	add	r8, r0
 800567c:	eba8 0801 	sub.w	r8, r8, r1
 8005680:	ea08 080c 	and.w	r8, r8, ip
 8005684:	4641      	mov	r1, r8
 8005686:	4628      	mov	r0, r5
 8005688:	9201      	str	r2, [sp, #4]
 800568a:	f7fc f897 	bl	80017bc <_sbrk_r>
 800568e:	1c43      	adds	r3, r0, #1
 8005690:	9a01      	ldr	r2, [sp, #4]
 8005692:	4b29      	ldr	r3, [pc, #164]	; (8005738 <_malloc_r+0x474>)
 8005694:	d107      	bne.n	80056a6 <_malloc_r+0x3e2>
 8005696:	f1bb 0f00 	cmp.w	fp, #0
 800569a:	d023      	beq.n	80056e4 <_malloc_r+0x420>
 800569c:	f04f 0800 	mov.w	r8, #0
 80056a0:	f1ab 0008 	sub.w	r0, fp, #8
 80056a4:	4410      	add	r0, r2
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	1b00      	subs	r0, r0, r4
 80056aa:	4440      	add	r0, r8
 80056ac:	4442      	add	r2, r8
 80056ae:	f040 0001 	orr.w	r0, r0, #1
 80056b2:	45b2      	cmp	sl, r6
 80056b4:	60b4      	str	r4, [r6, #8]
 80056b6:	601a      	str	r2, [r3, #0]
 80056b8:	6060      	str	r0, [r4, #4]
 80056ba:	f43f af27 	beq.w	800550c <_malloc_r+0x248>
 80056be:	f1b9 0f0f 	cmp.w	r9, #15
 80056c2:	d812      	bhi.n	80056ea <_malloc_r+0x426>
 80056c4:	2301      	movs	r3, #1
 80056c6:	6063      	str	r3, [r4, #4]
 80056c8:	68b3      	ldr	r3, [r6, #8]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f023 0303 	bic.w	r3, r3, #3
 80056d0:	42bb      	cmp	r3, r7
 80056d2:	eba3 0207 	sub.w	r2, r3, r7
 80056d6:	d301      	bcc.n	80056dc <_malloc_r+0x418>
 80056d8:	2a0f      	cmp	r2, #15
 80056da:	dc22      	bgt.n	8005722 <_malloc_r+0x45e>
 80056dc:	4628      	mov	r0, r5
 80056de:	f000 f83b 	bl	8005758 <__malloc_unlock>
 80056e2:	e5fb      	b.n	80052dc <_malloc_r+0x18>
 80056e4:	4610      	mov	r0, r2
 80056e6:	46d8      	mov	r8, fp
 80056e8:	e7dd      	b.n	80056a6 <_malloc_r+0x3e2>
 80056ea:	2105      	movs	r1, #5
 80056ec:	f8da 2004 	ldr.w	r2, [sl, #4]
 80056f0:	f1a9 090c 	sub.w	r9, r9, #12
 80056f4:	f029 0907 	bic.w	r9, r9, #7
 80056f8:	f002 0201 	and.w	r2, r2, #1
 80056fc:	ea42 0209 	orr.w	r2, r2, r9
 8005700:	f8ca 2004 	str.w	r2, [sl, #4]
 8005704:	f1b9 0f0f 	cmp.w	r9, #15
 8005708:	eb0a 0209 	add.w	r2, sl, r9
 800570c:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8005710:	f67f aefc 	bls.w	800550c <_malloc_r+0x248>
 8005714:	4628      	mov	r0, r5
 8005716:	f10a 0108 	add.w	r1, sl, #8
 800571a:	f003 fd97 	bl	800924c <_free_r>
 800571e:	4b06      	ldr	r3, [pc, #24]	; (8005738 <_malloc_r+0x474>)
 8005720:	e6f4      	b.n	800550c <_malloc_r+0x248>
 8005722:	68b4      	ldr	r4, [r6, #8]
 8005724:	f047 0301 	orr.w	r3, r7, #1
 8005728:	f042 0201 	orr.w	r2, r2, #1
 800572c:	4427      	add	r7, r4
 800572e:	6063      	str	r3, [r4, #4]
 8005730:	60b7      	str	r7, [r6, #8]
 8005732:	607a      	str	r2, [r7, #4]
 8005734:	e5f7      	b.n	8005326 <_malloc_r+0x62>
 8005736:	bf00      	nop
 8005738:	20000ec4 	.word	0x20000ec4

0800573c <memset>:
 800573c:	4603      	mov	r3, r0
 800573e:	4402      	add	r2, r0
 8005740:	4293      	cmp	r3, r2
 8005742:	d100      	bne.n	8005746 <memset+0xa>
 8005744:	4770      	bx	lr
 8005746:	f803 1b01 	strb.w	r1, [r3], #1
 800574a:	e7f9      	b.n	8005740 <memset+0x4>

0800574c <__malloc_lock>:
 800574c:	4801      	ldr	r0, [pc, #4]	; (8005754 <__malloc_lock+0x8>)
 800574e:	f003 bfab 	b.w	80096a8 <__retarget_lock_acquire_recursive>
 8005752:	bf00      	nop
 8005754:	20000ef9 	.word	0x20000ef9

08005758 <__malloc_unlock>:
 8005758:	4801      	ldr	r0, [pc, #4]	; (8005760 <__malloc_unlock+0x8>)
 800575a:	f003 bfa6 	b.w	80096aa <__retarget_lock_release_recursive>
 800575e:	bf00      	nop
 8005760:	20000ef9 	.word	0x20000ef9

08005764 <printf>:
 8005764:	b40f      	push	{r0, r1, r2, r3}
 8005766:	b507      	push	{r0, r1, r2, lr}
 8005768:	4906      	ldr	r1, [pc, #24]	; (8005784 <printf+0x20>)
 800576a:	ab04      	add	r3, sp, #16
 800576c:	6808      	ldr	r0, [r1, #0]
 800576e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005772:	6881      	ldr	r1, [r0, #8]
 8005774:	9301      	str	r3, [sp, #4]
 8005776:	f001 faa1 	bl	8006cbc <_vfprintf_r>
 800577a:	b003      	add	sp, #12
 800577c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005780:	b004      	add	sp, #16
 8005782:	4770      	bx	lr
 8005784:	20000028 	.word	0x20000028

08005788 <setvbuf>:
 8005788:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800578c:	461d      	mov	r5, r3
 800578e:	4b59      	ldr	r3, [pc, #356]	; (80058f4 <setvbuf+0x16c>)
 8005790:	4604      	mov	r4, r0
 8005792:	681f      	ldr	r7, [r3, #0]
 8005794:	460e      	mov	r6, r1
 8005796:	4690      	mov	r8, r2
 8005798:	b127      	cbz	r7, 80057a4 <setvbuf+0x1c>
 800579a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579c:	b913      	cbnz	r3, 80057a4 <setvbuf+0x1c>
 800579e:	4638      	mov	r0, r7
 80057a0:	f003 fcc4 	bl	800912c <__sinit>
 80057a4:	f1b8 0f02 	cmp.w	r8, #2
 80057a8:	d006      	beq.n	80057b8 <setvbuf+0x30>
 80057aa:	f1b8 0f01 	cmp.w	r8, #1
 80057ae:	f200 809b 	bhi.w	80058e8 <setvbuf+0x160>
 80057b2:	2d00      	cmp	r5, #0
 80057b4:	f2c0 8098 	blt.w	80058e8 <setvbuf+0x160>
 80057b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057ba:	07db      	lsls	r3, r3, #31
 80057bc:	d405      	bmi.n	80057ca <setvbuf+0x42>
 80057be:	89a3      	ldrh	r3, [r4, #12]
 80057c0:	0598      	lsls	r0, r3, #22
 80057c2:	d402      	bmi.n	80057ca <setvbuf+0x42>
 80057c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057c6:	f003 ff6f 	bl	80096a8 <__retarget_lock_acquire_recursive>
 80057ca:	4621      	mov	r1, r4
 80057cc:	4638      	mov	r0, r7
 80057ce:	f003 fc41 	bl	8009054 <_fflush_r>
 80057d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80057d4:	b141      	cbz	r1, 80057e8 <setvbuf+0x60>
 80057d6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80057da:	4299      	cmp	r1, r3
 80057dc:	d002      	beq.n	80057e4 <setvbuf+0x5c>
 80057de:	4638      	mov	r0, r7
 80057e0:	f003 fd34 	bl	800924c <_free_r>
 80057e4:	2300      	movs	r3, #0
 80057e6:	6323      	str	r3, [r4, #48]	; 0x30
 80057e8:	2300      	movs	r3, #0
 80057ea:	61a3      	str	r3, [r4, #24]
 80057ec:	6063      	str	r3, [r4, #4]
 80057ee:	89a3      	ldrh	r3, [r4, #12]
 80057f0:	0619      	lsls	r1, r3, #24
 80057f2:	d503      	bpl.n	80057fc <setvbuf+0x74>
 80057f4:	4638      	mov	r0, r7
 80057f6:	6921      	ldr	r1, [r4, #16]
 80057f8:	f003 fd28 	bl	800924c <_free_r>
 80057fc:	89a3      	ldrh	r3, [r4, #12]
 80057fe:	f1b8 0f02 	cmp.w	r8, #2
 8005802:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005806:	f023 0303 	bic.w	r3, r3, #3
 800580a:	81a3      	strh	r3, [r4, #12]
 800580c:	d068      	beq.n	80058e0 <setvbuf+0x158>
 800580e:	ab01      	add	r3, sp, #4
 8005810:	466a      	mov	r2, sp
 8005812:	4621      	mov	r1, r4
 8005814:	4638      	mov	r0, r7
 8005816:	f003 ff49 	bl	80096ac <__swhatbuf_r>
 800581a:	89a3      	ldrh	r3, [r4, #12]
 800581c:	4318      	orrs	r0, r3
 800581e:	81a0      	strh	r0, [r4, #12]
 8005820:	bb35      	cbnz	r5, 8005870 <setvbuf+0xe8>
 8005822:	9d00      	ldr	r5, [sp, #0]
 8005824:	4628      	mov	r0, r5
 8005826:	f7ff fd45 	bl	80052b4 <malloc>
 800582a:	4606      	mov	r6, r0
 800582c:	2800      	cmp	r0, #0
 800582e:	d152      	bne.n	80058d6 <setvbuf+0x14e>
 8005830:	f8dd 9000 	ldr.w	r9, [sp]
 8005834:	45a9      	cmp	r9, r5
 8005836:	d147      	bne.n	80058c8 <setvbuf+0x140>
 8005838:	f04f 35ff 	mov.w	r5, #4294967295
 800583c:	2200      	movs	r2, #0
 800583e:	60a2      	str	r2, [r4, #8]
 8005840:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005844:	6022      	str	r2, [r4, #0]
 8005846:	6122      	str	r2, [r4, #16]
 8005848:	2201      	movs	r2, #1
 800584a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800584e:	6162      	str	r2, [r4, #20]
 8005850:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005852:	f043 0302 	orr.w	r3, r3, #2
 8005856:	07d2      	lsls	r2, r2, #31
 8005858:	81a3      	strh	r3, [r4, #12]
 800585a:	d405      	bmi.n	8005868 <setvbuf+0xe0>
 800585c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005860:	d102      	bne.n	8005868 <setvbuf+0xe0>
 8005862:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005864:	f003 ff21 	bl	80096aa <__retarget_lock_release_recursive>
 8005868:	4628      	mov	r0, r5
 800586a:	b003      	add	sp, #12
 800586c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005870:	2e00      	cmp	r6, #0
 8005872:	d0d7      	beq.n	8005824 <setvbuf+0x9c>
 8005874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005876:	b913      	cbnz	r3, 800587e <setvbuf+0xf6>
 8005878:	4638      	mov	r0, r7
 800587a:	f003 fc57 	bl	800912c <__sinit>
 800587e:	9b00      	ldr	r3, [sp, #0]
 8005880:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005884:	42ab      	cmp	r3, r5
 8005886:	bf18      	it	ne
 8005888:	89a3      	ldrhne	r3, [r4, #12]
 800588a:	6026      	str	r6, [r4, #0]
 800588c:	bf1c      	itt	ne
 800588e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8005892:	81a3      	strhne	r3, [r4, #12]
 8005894:	f1b8 0f01 	cmp.w	r8, #1
 8005898:	bf02      	ittt	eq
 800589a:	89a3      	ldrheq	r3, [r4, #12]
 800589c:	f043 0301 	orreq.w	r3, r3, #1
 80058a0:	81a3      	strheq	r3, [r4, #12]
 80058a2:	89a2      	ldrh	r2, [r4, #12]
 80058a4:	f012 0308 	ands.w	r3, r2, #8
 80058a8:	d01c      	beq.n	80058e4 <setvbuf+0x15c>
 80058aa:	07d3      	lsls	r3, r2, #31
 80058ac:	bf41      	itttt	mi
 80058ae:	2300      	movmi	r3, #0
 80058b0:	426d      	negmi	r5, r5
 80058b2:	60a3      	strmi	r3, [r4, #8]
 80058b4:	61a5      	strmi	r5, [r4, #24]
 80058b6:	bf58      	it	pl
 80058b8:	60a5      	strpl	r5, [r4, #8]
 80058ba:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80058bc:	f015 0501 	ands.w	r5, r5, #1
 80058c0:	d115      	bne.n	80058ee <setvbuf+0x166>
 80058c2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80058c6:	e7cb      	b.n	8005860 <setvbuf+0xd8>
 80058c8:	4648      	mov	r0, r9
 80058ca:	f7ff fcf3 	bl	80052b4 <malloc>
 80058ce:	4606      	mov	r6, r0
 80058d0:	2800      	cmp	r0, #0
 80058d2:	d0b1      	beq.n	8005838 <setvbuf+0xb0>
 80058d4:	464d      	mov	r5, r9
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058dc:	81a3      	strh	r3, [r4, #12]
 80058de:	e7c9      	b.n	8005874 <setvbuf+0xec>
 80058e0:	2500      	movs	r5, #0
 80058e2:	e7ab      	b.n	800583c <setvbuf+0xb4>
 80058e4:	60a3      	str	r3, [r4, #8]
 80058e6:	e7e8      	b.n	80058ba <setvbuf+0x132>
 80058e8:	f04f 35ff 	mov.w	r5, #4294967295
 80058ec:	e7bc      	b.n	8005868 <setvbuf+0xe0>
 80058ee:	2500      	movs	r5, #0
 80058f0:	e7ba      	b.n	8005868 <setvbuf+0xe0>
 80058f2:	bf00      	nop
 80058f4:	20000028 	.word	0x20000028

080058f8 <_svfprintf_r>:
 80058f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058fc:	b0d3      	sub	sp, #332	; 0x14c
 80058fe:	468b      	mov	fp, r1
 8005900:	4692      	mov	sl, r2
 8005902:	461e      	mov	r6, r3
 8005904:	4681      	mov	r9, r0
 8005906:	f003 fec9 	bl	800969c <_localeconv_r>
 800590a:	6803      	ldr	r3, [r0, #0]
 800590c:	4618      	mov	r0, r3
 800590e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005910:	f7fa fc1e 	bl	8000150 <strlen>
 8005914:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005918:	9012      	str	r0, [sp, #72]	; 0x48
 800591a:	0618      	lsls	r0, r3, #24
 800591c:	d518      	bpl.n	8005950 <_svfprintf_r+0x58>
 800591e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005922:	b9ab      	cbnz	r3, 8005950 <_svfprintf_r+0x58>
 8005924:	2140      	movs	r1, #64	; 0x40
 8005926:	4648      	mov	r0, r9
 8005928:	f7ff fccc 	bl	80052c4 <_malloc_r>
 800592c:	f8cb 0000 	str.w	r0, [fp]
 8005930:	f8cb 0010 	str.w	r0, [fp, #16]
 8005934:	b948      	cbnz	r0, 800594a <_svfprintf_r+0x52>
 8005936:	230c      	movs	r3, #12
 8005938:	f8c9 3000 	str.w	r3, [r9]
 800593c:	f04f 33ff 	mov.w	r3, #4294967295
 8005940:	930f      	str	r3, [sp, #60]	; 0x3c
 8005942:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005944:	b053      	add	sp, #332	; 0x14c
 8005946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800594a:	2340      	movs	r3, #64	; 0x40
 800594c:	f8cb 3014 	str.w	r3, [fp, #20]
 8005950:	2500      	movs	r5, #0
 8005952:	2200      	movs	r2, #0
 8005954:	2300      	movs	r3, #0
 8005956:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800595a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800595e:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8005962:	ac29      	add	r4, sp, #164	; 0xa4
 8005964:	9426      	str	r4, [sp, #152]	; 0x98
 8005966:	9509      	str	r5, [sp, #36]	; 0x24
 8005968:	950d      	str	r5, [sp, #52]	; 0x34
 800596a:	9515      	str	r5, [sp, #84]	; 0x54
 800596c:	9518      	str	r5, [sp, #96]	; 0x60
 800596e:	950f      	str	r5, [sp, #60]	; 0x3c
 8005970:	4653      	mov	r3, sl
 8005972:	461d      	mov	r5, r3
 8005974:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005978:	b10a      	cbz	r2, 800597e <_svfprintf_r+0x86>
 800597a:	2a25      	cmp	r2, #37	; 0x25
 800597c:	d1f9      	bne.n	8005972 <_svfprintf_r+0x7a>
 800597e:	ebb5 070a 	subs.w	r7, r5, sl
 8005982:	d00d      	beq.n	80059a0 <_svfprintf_r+0xa8>
 8005984:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005986:	e9c4 a700 	strd	sl, r7, [r4]
 800598a:	443b      	add	r3, r7
 800598c:	9328      	str	r3, [sp, #160]	; 0xa0
 800598e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005990:	3301      	adds	r3, #1
 8005992:	2b07      	cmp	r3, #7
 8005994:	9327      	str	r3, [sp, #156]	; 0x9c
 8005996:	dc79      	bgt.n	8005a8c <_svfprintf_r+0x194>
 8005998:	3408      	adds	r4, #8
 800599a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800599c:	443b      	add	r3, r7
 800599e:	930f      	str	r3, [sp, #60]	; 0x3c
 80059a0:	782b      	ldrb	r3, [r5, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f001 813a 	beq.w	8006c1c <_svfprintf_r+0x1324>
 80059a8:	2300      	movs	r3, #0
 80059aa:	f04f 32ff 	mov.w	r2, #4294967295
 80059ae:	4698      	mov	r8, r3
 80059b0:	9207      	str	r2, [sp, #28]
 80059b2:	270a      	movs	r7, #10
 80059b4:	222b      	movs	r2, #43	; 0x2b
 80059b6:	3501      	adds	r5, #1
 80059b8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80059bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80059be:	462b      	mov	r3, r5
 80059c0:	f813 1b01 	ldrb.w	r1, [r3], #1
 80059c4:	910a      	str	r1, [sp, #40]	; 0x28
 80059c6:	930e      	str	r3, [sp, #56]	; 0x38
 80059c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059ca:	3b20      	subs	r3, #32
 80059cc:	2b5a      	cmp	r3, #90	; 0x5a
 80059ce:	f200 85ac 	bhi.w	800652a <_svfprintf_r+0xc32>
 80059d2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80059d6:	007e      	.short	0x007e
 80059d8:	05aa05aa 	.word	0x05aa05aa
 80059dc:	05aa0086 	.word	0x05aa0086
 80059e0:	05aa05aa 	.word	0x05aa05aa
 80059e4:	05aa0065 	.word	0x05aa0065
 80059e8:	008905aa 	.word	0x008905aa
 80059ec:	05aa0093 	.word	0x05aa0093
 80059f0:	00960090 	.word	0x00960090
 80059f4:	00b305aa 	.word	0x00b305aa
 80059f8:	00b600b6 	.word	0x00b600b6
 80059fc:	00b600b6 	.word	0x00b600b6
 8005a00:	00b600b6 	.word	0x00b600b6
 8005a04:	00b600b6 	.word	0x00b600b6
 8005a08:	05aa00b6 	.word	0x05aa00b6
 8005a0c:	05aa05aa 	.word	0x05aa05aa
 8005a10:	05aa05aa 	.word	0x05aa05aa
 8005a14:	05aa05aa 	.word	0x05aa05aa
 8005a18:	05aa0125 	.word	0x05aa0125
 8005a1c:	00f600e3 	.word	0x00f600e3
 8005a20:	01250125 	.word	0x01250125
 8005a24:	05aa0125 	.word	0x05aa0125
 8005a28:	05aa05aa 	.word	0x05aa05aa
 8005a2c:	00c605aa 	.word	0x00c605aa
 8005a30:	05aa05aa 	.word	0x05aa05aa
 8005a34:	05aa0482 	.word	0x05aa0482
 8005a38:	05aa05aa 	.word	0x05aa05aa
 8005a3c:	05aa04cd 	.word	0x05aa04cd
 8005a40:	05aa04ee 	.word	0x05aa04ee
 8005a44:	051005aa 	.word	0x051005aa
 8005a48:	05aa05aa 	.word	0x05aa05aa
 8005a4c:	05aa05aa 	.word	0x05aa05aa
 8005a50:	05aa05aa 	.word	0x05aa05aa
 8005a54:	05aa05aa 	.word	0x05aa05aa
 8005a58:	05aa0125 	.word	0x05aa0125
 8005a5c:	00f800e3 	.word	0x00f800e3
 8005a60:	01250125 	.word	0x01250125
 8005a64:	00c90125 	.word	0x00c90125
 8005a68:	00dd00f8 	.word	0x00dd00f8
 8005a6c:	00d605aa 	.word	0x00d605aa
 8005a70:	045d05aa 	.word	0x045d05aa
 8005a74:	04bb0484 	.word	0x04bb0484
 8005a78:	05aa00dd 	.word	0x05aa00dd
 8005a7c:	007c04cd 	.word	0x007c04cd
 8005a80:	05aa04f0 	.word	0x05aa04f0
 8005a84:	052f05aa 	.word	0x052f05aa
 8005a88:	007c05aa 	.word	0x007c05aa
 8005a8c:	4659      	mov	r1, fp
 8005a8e:	4648      	mov	r0, r9
 8005a90:	aa26      	add	r2, sp, #152	; 0x98
 8005a92:	f004 fc13 	bl	800a2bc <__ssprint_r>
 8005a96:	2800      	cmp	r0, #0
 8005a98:	f040 812f 	bne.w	8005cfa <_svfprintf_r+0x402>
 8005a9c:	ac29      	add	r4, sp, #164	; 0xa4
 8005a9e:	e77c      	b.n	800599a <_svfprintf_r+0xa2>
 8005aa0:	4648      	mov	r0, r9
 8005aa2:	f003 fdfb 	bl	800969c <_localeconv_r>
 8005aa6:	6843      	ldr	r3, [r0, #4]
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	9318      	str	r3, [sp, #96]	; 0x60
 8005aac:	f7fa fb50 	bl	8000150 <strlen>
 8005ab0:	9015      	str	r0, [sp, #84]	; 0x54
 8005ab2:	4648      	mov	r0, r9
 8005ab4:	f003 fdf2 	bl	800969c <_localeconv_r>
 8005ab8:	6883      	ldr	r3, [r0, #8]
 8005aba:	222b      	movs	r2, #43	; 0x2b
 8005abc:	930d      	str	r3, [sp, #52]	; 0x34
 8005abe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ac0:	b12b      	cbz	r3, 8005ace <_svfprintf_r+0x1d6>
 8005ac2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ac4:	b11b      	cbz	r3, 8005ace <_svfprintf_r+0x1d6>
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	b10b      	cbz	r3, 8005ace <_svfprintf_r+0x1d6>
 8005aca:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8005ace:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005ad0:	e775      	b.n	80059be <_svfprintf_r+0xc6>
 8005ad2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f9      	bne.n	8005ace <_svfprintf_r+0x1d6>
 8005ada:	2320      	movs	r3, #32
 8005adc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005ae0:	e7f5      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005ae2:	f048 0801 	orr.w	r8, r8, #1
 8005ae6:	e7f2      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005ae8:	f856 3b04 	ldr.w	r3, [r6], #4
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	9313      	str	r3, [sp, #76]	; 0x4c
 8005af0:	daed      	bge.n	8005ace <_svfprintf_r+0x1d6>
 8005af2:	425b      	negs	r3, r3
 8005af4:	9313      	str	r3, [sp, #76]	; 0x4c
 8005af6:	f048 0804 	orr.w	r8, r8, #4
 8005afa:	e7e8      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005afc:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8005b00:	e7e5      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005b02:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005b04:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005b08:	2b2a      	cmp	r3, #42	; 0x2a
 8005b0a:	930a      	str	r3, [sp, #40]	; 0x28
 8005b0c:	d113      	bne.n	8005b36 <_svfprintf_r+0x23e>
 8005b0e:	f856 0b04 	ldr.w	r0, [r6], #4
 8005b12:	950e      	str	r5, [sp, #56]	; 0x38
 8005b14:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8005b18:	9307      	str	r3, [sp, #28]
 8005b1a:	e7d8      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005b1c:	9907      	ldr	r1, [sp, #28]
 8005b1e:	fb07 3301 	mla	r3, r7, r1, r3
 8005b22:	9307      	str	r3, [sp, #28]
 8005b24:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005b28:	930a      	str	r3, [sp, #40]	; 0x28
 8005b2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b2c:	3b30      	subs	r3, #48	; 0x30
 8005b2e:	2b09      	cmp	r3, #9
 8005b30:	d9f4      	bls.n	8005b1c <_svfprintf_r+0x224>
 8005b32:	950e      	str	r5, [sp, #56]	; 0x38
 8005b34:	e748      	b.n	80059c8 <_svfprintf_r+0xd0>
 8005b36:	2300      	movs	r3, #0
 8005b38:	9307      	str	r3, [sp, #28]
 8005b3a:	e7f6      	b.n	8005b2a <_svfprintf_r+0x232>
 8005b3c:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8005b40:	e7c5      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005b42:	2300      	movs	r3, #0
 8005b44:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005b46:	9313      	str	r3, [sp, #76]	; 0x4c
 8005b48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b4a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005b4c:	3b30      	subs	r3, #48	; 0x30
 8005b4e:	fb07 3301 	mla	r3, r7, r1, r3
 8005b52:	9313      	str	r3, [sp, #76]	; 0x4c
 8005b54:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005b58:	930a      	str	r3, [sp, #40]	; 0x28
 8005b5a:	3b30      	subs	r3, #48	; 0x30
 8005b5c:	2b09      	cmp	r3, #9
 8005b5e:	d9f3      	bls.n	8005b48 <_svfprintf_r+0x250>
 8005b60:	e7e7      	b.n	8005b32 <_svfprintf_r+0x23a>
 8005b62:	f048 0808 	orr.w	r8, r8, #8
 8005b66:	e7b2      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005b68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	2b68      	cmp	r3, #104	; 0x68
 8005b6e:	bf01      	itttt	eq
 8005b70:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8005b72:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8005b76:	3301      	addeq	r3, #1
 8005b78:	930e      	streq	r3, [sp, #56]	; 0x38
 8005b7a:	bf18      	it	ne
 8005b7c:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8005b80:	e7a5      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	2b6c      	cmp	r3, #108	; 0x6c
 8005b88:	d105      	bne.n	8005b96 <_svfprintf_r+0x29e>
 8005b8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	930e      	str	r3, [sp, #56]	; 0x38
 8005b90:	f048 0820 	orr.w	r8, r8, #32
 8005b94:	e79b      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005b96:	f048 0810 	orr.w	r8, r8, #16
 8005b9a:	e798      	b.n	8005ace <_svfprintf_r+0x1d6>
 8005b9c:	4632      	mov	r2, r6
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	f852 3b04 	ldr.w	r3, [r2], #4
 8005ba4:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8005ba8:	920b      	str	r2, [sp, #44]	; 0x2c
 8005baa:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4607      	mov	r7, r0
 8005bb2:	4606      	mov	r6, r0
 8005bb4:	4605      	mov	r5, r0
 8005bb6:	9008      	str	r0, [sp, #32]
 8005bb8:	9307      	str	r3, [sp, #28]
 8005bba:	900c      	str	r0, [sp, #48]	; 0x30
 8005bbc:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8005bc0:	e1b0      	b.n	8005f24 <_svfprintf_r+0x62c>
 8005bc2:	f048 0810 	orr.w	r8, r8, #16
 8005bc6:	f018 0f20 	tst.w	r8, #32
 8005bca:	d011      	beq.n	8005bf0 <_svfprintf_r+0x2f8>
 8005bcc:	1df3      	adds	r3, r6, #7
 8005bce:	f023 0307 	bic.w	r3, r3, #7
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f852 6b08 	ldr.w	r6, [r2], #8
 8005bd8:	685f      	ldr	r7, [r3, #4]
 8005bda:	920b      	str	r2, [sp, #44]	; 0x2c
 8005bdc:	2f00      	cmp	r7, #0
 8005bde:	da05      	bge.n	8005bec <_svfprintf_r+0x2f4>
 8005be0:	232d      	movs	r3, #45	; 0x2d
 8005be2:	4276      	negs	r6, r6
 8005be4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005be8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005bec:	2301      	movs	r3, #1
 8005bee:	e387      	b.n	8006300 <_svfprintf_r+0xa08>
 8005bf0:	4633      	mov	r3, r6
 8005bf2:	f853 7b04 	ldr.w	r7, [r3], #4
 8005bf6:	f018 0f10 	tst.w	r8, #16
 8005bfa:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bfc:	d002      	beq.n	8005c04 <_svfprintf_r+0x30c>
 8005bfe:	463e      	mov	r6, r7
 8005c00:	17ff      	asrs	r7, r7, #31
 8005c02:	e7eb      	b.n	8005bdc <_svfprintf_r+0x2e4>
 8005c04:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005c08:	d003      	beq.n	8005c12 <_svfprintf_r+0x31a>
 8005c0a:	b23e      	sxth	r6, r7
 8005c0c:	f347 37c0 	sbfx	r7, r7, #15, #1
 8005c10:	e7e4      	b.n	8005bdc <_svfprintf_r+0x2e4>
 8005c12:	f418 7f00 	tst.w	r8, #512	; 0x200
 8005c16:	d0f2      	beq.n	8005bfe <_svfprintf_r+0x306>
 8005c18:	b27e      	sxtb	r6, r7
 8005c1a:	f347 17c0 	sbfx	r7, r7, #7, #1
 8005c1e:	e7dd      	b.n	8005bdc <_svfprintf_r+0x2e4>
 8005c20:	3607      	adds	r6, #7
 8005c22:	f026 0307 	bic.w	r3, r6, #7
 8005c26:	4619      	mov	r1, r3
 8005c28:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005c2c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005c30:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005c34:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005c38:	910b      	str	r1, [sp, #44]	; 0x2c
 8005c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c3e:	4630      	mov	r0, r6
 8005c40:	4629      	mov	r1, r5
 8005c42:	4b3a      	ldr	r3, [pc, #232]	; (8005d2c <_svfprintf_r+0x434>)
 8005c44:	f7fa fee2 	bl	8000a0c <__aeabi_dcmpun>
 8005c48:	bb18      	cbnz	r0, 8005c92 <_svfprintf_r+0x39a>
 8005c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c4e:	4630      	mov	r0, r6
 8005c50:	4629      	mov	r1, r5
 8005c52:	4b36      	ldr	r3, [pc, #216]	; (8005d2c <_svfprintf_r+0x434>)
 8005c54:	f7fa febc 	bl	80009d0 <__aeabi_dcmple>
 8005c58:	b9d8      	cbnz	r0, 8005c92 <_svfprintf_r+0x39a>
 8005c5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005c5e:	2200      	movs	r2, #0
 8005c60:	2300      	movs	r3, #0
 8005c62:	f7fa feab 	bl	80009bc <__aeabi_dcmplt>
 8005c66:	b110      	cbz	r0, 8005c6e <_svfprintf_r+0x376>
 8005c68:	232d      	movs	r3, #45	; 0x2d
 8005c6a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005c6e:	4a30      	ldr	r2, [pc, #192]	; (8005d30 <_svfprintf_r+0x438>)
 8005c70:	4830      	ldr	r0, [pc, #192]	; (8005d34 <_svfprintf_r+0x43c>)
 8005c72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c74:	2100      	movs	r1, #0
 8005c76:	2b47      	cmp	r3, #71	; 0x47
 8005c78:	bfd4      	ite	le
 8005c7a:	4692      	movle	sl, r2
 8005c7c:	4682      	movgt	sl, r0
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8005c84:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8005c88:	2700      	movs	r7, #0
 8005c8a:	463e      	mov	r6, r7
 8005c8c:	463b      	mov	r3, r7
 8005c8e:	f000 bfff 	b.w	8006c90 <_svfprintf_r+0x1398>
 8005c92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c96:	4610      	mov	r0, r2
 8005c98:	4619      	mov	r1, r3
 8005c9a:	f7fa feb7 	bl	8000a0c <__aeabi_dcmpun>
 8005c9e:	b148      	cbz	r0, 8005cb4 <_svfprintf_r+0x3bc>
 8005ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ca2:	4a25      	ldr	r2, [pc, #148]	; (8005d38 <_svfprintf_r+0x440>)
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	bfb8      	it	lt
 8005ca8:	232d      	movlt	r3, #45	; 0x2d
 8005caa:	4824      	ldr	r0, [pc, #144]	; (8005d3c <_svfprintf_r+0x444>)
 8005cac:	bfb8      	it	lt
 8005cae:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8005cb2:	e7de      	b.n	8005c72 <_svfprintf_r+0x37a>
 8005cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cb6:	f023 0320 	bic.w	r3, r3, #32
 8005cba:	2b41      	cmp	r3, #65	; 0x41
 8005cbc:	930c      	str	r3, [sp, #48]	; 0x30
 8005cbe:	d125      	bne.n	8005d0c <_svfprintf_r+0x414>
 8005cc0:	2330      	movs	r3, #48	; 0x30
 8005cc2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005cc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cc8:	f048 0802 	orr.w	r8, r8, #2
 8005ccc:	2b61      	cmp	r3, #97	; 0x61
 8005cce:	bf0c      	ite	eq
 8005cd0:	2378      	moveq	r3, #120	; 0x78
 8005cd2:	2358      	movne	r3, #88	; 0x58
 8005cd4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005cd8:	9b07      	ldr	r3, [sp, #28]
 8005cda:	2b63      	cmp	r3, #99	; 0x63
 8005cdc:	dd30      	ble.n	8005d40 <_svfprintf_r+0x448>
 8005cde:	4648      	mov	r0, r9
 8005ce0:	1c59      	adds	r1, r3, #1
 8005ce2:	f7ff faef 	bl	80052c4 <_malloc_r>
 8005ce6:	4682      	mov	sl, r0
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	f040 81f7 	bne.w	80060dc <_svfprintf_r+0x7e4>
 8005cee:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005cf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cf6:	f8ab 300c 	strh.w	r3, [fp, #12]
 8005cfa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005cfe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005d02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d04:	bf18      	it	ne
 8005d06:	f04f 33ff 	movne.w	r3, #4294967295
 8005d0a:	e619      	b.n	8005940 <_svfprintf_r+0x48>
 8005d0c:	9b07      	ldr	r3, [sp, #28]
 8005d0e:	3301      	adds	r3, #1
 8005d10:	f000 81e6 	beq.w	80060e0 <_svfprintf_r+0x7e8>
 8005d14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d16:	2b47      	cmp	r3, #71	; 0x47
 8005d18:	f040 81e5 	bne.w	80060e6 <_svfprintf_r+0x7ee>
 8005d1c:	9b07      	ldr	r3, [sp, #28]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f040 81e1 	bne.w	80060e6 <_svfprintf_r+0x7ee>
 8005d24:	9308      	str	r3, [sp, #32]
 8005d26:	2301      	movs	r3, #1
 8005d28:	9307      	str	r3, [sp, #28]
 8005d2a:	e00c      	b.n	8005d46 <_svfprintf_r+0x44e>
 8005d2c:	7fefffff 	.word	0x7fefffff
 8005d30:	0800c72c 	.word	0x0800c72c
 8005d34:	0800c730 	.word	0x0800c730
 8005d38:	0800c734 	.word	0x0800c734
 8005d3c:	0800c738 	.word	0x0800c738
 8005d40:	9008      	str	r0, [sp, #32]
 8005d42:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8005d46:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8005d4a:	9314      	str	r3, [sp, #80]	; 0x50
 8005d4c:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8005d50:	1e1d      	subs	r5, r3, #0
 8005d52:	bfae      	itee	ge
 8005d54:	2300      	movge	r3, #0
 8005d56:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005d5a:	232d      	movlt	r3, #45	; 0x2d
 8005d5c:	931c      	str	r3, [sp, #112]	; 0x70
 8005d5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d60:	2b41      	cmp	r3, #65	; 0x41
 8005d62:	f040 81d8 	bne.w	8006116 <_svfprintf_r+0x81e>
 8005d66:	4638      	mov	r0, r7
 8005d68:	aa20      	add	r2, sp, #128	; 0x80
 8005d6a:	4629      	mov	r1, r5
 8005d6c:	f004 fa1c 	bl	800a1a8 <frexp>
 8005d70:	2200      	movs	r2, #0
 8005d72:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005d76:	f7fa fbaf 	bl	80004d8 <__aeabi_dmul>
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	4606      	mov	r6, r0
 8005d80:	460f      	mov	r7, r1
 8005d82:	f7fa fe11 	bl	80009a8 <__aeabi_dcmpeq>
 8005d86:	b108      	cbz	r0, 8005d8c <_svfprintf_r+0x494>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	9320      	str	r3, [sp, #128]	; 0x80
 8005d8c:	4bad      	ldr	r3, [pc, #692]	; (8006044 <_svfprintf_r+0x74c>)
 8005d8e:	4aae      	ldr	r2, [pc, #696]	; (8006048 <_svfprintf_r+0x750>)
 8005d90:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d92:	4655      	mov	r5, sl
 8005d94:	2961      	cmp	r1, #97	; 0x61
 8005d96:	bf18      	it	ne
 8005d98:	461a      	movne	r2, r3
 8005d9a:	9b07      	ldr	r3, [sp, #28]
 8005d9c:	921b      	str	r2, [sp, #108]	; 0x6c
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	9309      	str	r3, [sp, #36]	; 0x24
 8005da2:	2200      	movs	r2, #0
 8005da4:	4ba9      	ldr	r3, [pc, #676]	; (800604c <_svfprintf_r+0x754>)
 8005da6:	4630      	mov	r0, r6
 8005da8:	4639      	mov	r1, r7
 8005daa:	f7fa fb95 	bl	80004d8 <__aeabi_dmul>
 8005dae:	460f      	mov	r7, r1
 8005db0:	4606      	mov	r6, r0
 8005db2:	f7fa fe41 	bl	8000a38 <__aeabi_d2iz>
 8005db6:	901d      	str	r0, [sp, #116]	; 0x74
 8005db8:	f7fa fb24 	bl	8000404 <__aeabi_i2d>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	4639      	mov	r1, r7
 8005dc4:	f7fa f9d0 	bl	8000168 <__aeabi_dsub>
 8005dc8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005dca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005dcc:	4606      	mov	r6, r0
 8005dce:	5c9b      	ldrb	r3, [r3, r2]
 8005dd0:	460f      	mov	r7, r1
 8005dd2:	f805 3b01 	strb.w	r3, [r5], #1
 8005dd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dd8:	1c5a      	adds	r2, r3, #1
 8005dda:	9316      	str	r3, [sp, #88]	; 0x58
 8005ddc:	d007      	beq.n	8005dee <_svfprintf_r+0x4f6>
 8005dde:	3b01      	subs	r3, #1
 8005de0:	9309      	str	r3, [sp, #36]	; 0x24
 8005de2:	2200      	movs	r2, #0
 8005de4:	2300      	movs	r3, #0
 8005de6:	f7fa fddf 	bl	80009a8 <__aeabi_dcmpeq>
 8005dea:	2800      	cmp	r0, #0
 8005dec:	d0d9      	beq.n	8005da2 <_svfprintf_r+0x4aa>
 8005dee:	2200      	movs	r2, #0
 8005df0:	4630      	mov	r0, r6
 8005df2:	4639      	mov	r1, r7
 8005df4:	4b96      	ldr	r3, [pc, #600]	; (8006050 <_svfprintf_r+0x758>)
 8005df6:	f7fa fdff 	bl	80009f8 <__aeabi_dcmpgt>
 8005dfa:	b960      	cbnz	r0, 8005e16 <_svfprintf_r+0x51e>
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	4630      	mov	r0, r6
 8005e00:	4639      	mov	r1, r7
 8005e02:	4b93      	ldr	r3, [pc, #588]	; (8006050 <_svfprintf_r+0x758>)
 8005e04:	f7fa fdd0 	bl	80009a8 <__aeabi_dcmpeq>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	f000 817f 	beq.w	800610c <_svfprintf_r+0x814>
 8005e0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005e10:	07db      	lsls	r3, r3, #31
 8005e12:	f140 817b 	bpl.w	800610c <_svfprintf_r+0x814>
 8005e16:	2030      	movs	r0, #48	; 0x30
 8005e18:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005e1a:	9524      	str	r5, [sp, #144]	; 0x90
 8005e1c:	7bd9      	ldrb	r1, [r3, #15]
 8005e1e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005e20:	1e53      	subs	r3, r2, #1
 8005e22:	9324      	str	r3, [sp, #144]	; 0x90
 8005e24:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005e28:	428b      	cmp	r3, r1
 8005e2a:	f000 815e 	beq.w	80060ea <_svfprintf_r+0x7f2>
 8005e2e:	2b39      	cmp	r3, #57	; 0x39
 8005e30:	bf0b      	itete	eq
 8005e32:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8005e34:	3301      	addne	r3, #1
 8005e36:	7a9b      	ldrbeq	r3, [r3, #10]
 8005e38:	b2db      	uxtbne	r3, r3
 8005e3a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005e3e:	eba5 030a 	sub.w	r3, r5, sl
 8005e42:	9309      	str	r3, [sp, #36]	; 0x24
 8005e44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e46:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005e48:	2b47      	cmp	r3, #71	; 0x47
 8005e4a:	f040 81b1 	bne.w	80061b0 <_svfprintf_r+0x8b8>
 8005e4e:	1cef      	adds	r7, r5, #3
 8005e50:	db03      	blt.n	8005e5a <_svfprintf_r+0x562>
 8005e52:	9b07      	ldr	r3, [sp, #28]
 8005e54:	42ab      	cmp	r3, r5
 8005e56:	f280 81d6 	bge.w	8006206 <_svfprintf_r+0x90e>
 8005e5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e5c:	3b02      	subs	r3, #2
 8005e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e60:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e62:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8005e66:	f021 0120 	bic.w	r1, r1, #32
 8005e6a:	2941      	cmp	r1, #65	; 0x41
 8005e6c:	bf08      	it	eq
 8005e6e:	320f      	addeq	r2, #15
 8005e70:	f105 33ff 	add.w	r3, r5, #4294967295
 8005e74:	bf06      	itte	eq
 8005e76:	b2d2      	uxtbeq	r2, r2
 8005e78:	2101      	moveq	r1, #1
 8005e7a:	2100      	movne	r1, #0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8005e82:	bfb4      	ite	lt
 8005e84:	222d      	movlt	r2, #45	; 0x2d
 8005e86:	222b      	movge	r2, #43	; 0x2b
 8005e88:	9320      	str	r3, [sp, #128]	; 0x80
 8005e8a:	bfb8      	it	lt
 8005e8c:	f1c5 0301 	rsblt	r3, r5, #1
 8005e90:	2b09      	cmp	r3, #9
 8005e92:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8005e96:	f340 81a4 	ble.w	80061e2 <_svfprintf_r+0x8ea>
 8005e9a:	260a      	movs	r6, #10
 8005e9c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005ea0:	fb93 f5f6 	sdiv	r5, r3, r6
 8005ea4:	4611      	mov	r1, r2
 8005ea6:	fb06 3015 	mls	r0, r6, r5, r3
 8005eaa:	3030      	adds	r0, #48	; 0x30
 8005eac:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	2863      	cmp	r0, #99	; 0x63
 8005eb4:	462b      	mov	r3, r5
 8005eb6:	f102 32ff 	add.w	r2, r2, #4294967295
 8005eba:	dcf1      	bgt.n	8005ea0 <_svfprintf_r+0x5a8>
 8005ebc:	3330      	adds	r3, #48	; 0x30
 8005ebe:	1e88      	subs	r0, r1, #2
 8005ec0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005eca:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005ece:	42ab      	cmp	r3, r5
 8005ed0:	f0c0 8182 	bcc.w	80061d8 <_svfprintf_r+0x8e0>
 8005ed4:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005ed8:	1a52      	subs	r2, r2, r1
 8005eda:	42a8      	cmp	r0, r5
 8005edc:	bf88      	it	hi
 8005ede:	2200      	movhi	r2, #0
 8005ee0:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8005ee4:	441a      	add	r2, r3
 8005ee6:	ab22      	add	r3, sp, #136	; 0x88
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eec:	9319      	str	r3, [sp, #100]	; 0x64
 8005eee:	2a01      	cmp	r2, #1
 8005ef0:	4413      	add	r3, r2
 8005ef2:	9307      	str	r3, [sp, #28]
 8005ef4:	dc02      	bgt.n	8005efc <_svfprintf_r+0x604>
 8005ef6:	f018 0f01 	tst.w	r8, #1
 8005efa:	d003      	beq.n	8005f04 <_svfprintf_r+0x60c>
 8005efc:	9b07      	ldr	r3, [sp, #28]
 8005efe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f00:	4413      	add	r3, r2
 8005f02:	9307      	str	r3, [sp, #28]
 8005f04:	2600      	movs	r6, #0
 8005f06:	4635      	mov	r5, r6
 8005f08:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8005f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f10:	9314      	str	r3, [sp, #80]	; 0x50
 8005f12:	960c      	str	r6, [sp, #48]	; 0x30
 8005f14:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005f16:	b113      	cbz	r3, 8005f1e <_svfprintf_r+0x626>
 8005f18:	232d      	movs	r3, #45	; 0x2d
 8005f1a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005f1e:	2700      	movs	r7, #0
 8005f20:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005f24:	9b07      	ldr	r3, [sp, #28]
 8005f26:	42bb      	cmp	r3, r7
 8005f28:	bfb8      	it	lt
 8005f2a:	463b      	movlt	r3, r7
 8005f2c:	9314      	str	r3, [sp, #80]	; 0x50
 8005f2e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005f32:	b113      	cbz	r3, 8005f3a <_svfprintf_r+0x642>
 8005f34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f36:	3301      	adds	r3, #1
 8005f38:	9314      	str	r3, [sp, #80]	; 0x50
 8005f3a:	f018 0302 	ands.w	r3, r8, #2
 8005f3e:	931b      	str	r3, [sp, #108]	; 0x6c
 8005f40:	bf1e      	ittt	ne
 8005f42:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8005f44:	3302      	addne	r3, #2
 8005f46:	9314      	strne	r3, [sp, #80]	; 0x50
 8005f48:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8005f4c:	931c      	str	r3, [sp, #112]	; 0x70
 8005f4e:	d121      	bne.n	8005f94 <_svfprintf_r+0x69c>
 8005f50:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005f54:	1a9b      	subs	r3, r3, r2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	9316      	str	r3, [sp, #88]	; 0x58
 8005f5a:	dd1b      	ble.n	8005f94 <_svfprintf_r+0x69c>
 8005f5c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005f60:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005f62:	3201      	adds	r2, #1
 8005f64:	2810      	cmp	r0, #16
 8005f66:	483b      	ldr	r0, [pc, #236]	; (8006054 <_svfprintf_r+0x75c>)
 8005f68:	f104 0108 	add.w	r1, r4, #8
 8005f6c:	6020      	str	r0, [r4, #0]
 8005f6e:	f300 82eb 	bgt.w	8006548 <_svfprintf_r+0xc50>
 8005f72:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005f74:	2a07      	cmp	r2, #7
 8005f76:	4403      	add	r3, r0
 8005f78:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005f7c:	6060      	str	r0, [r4, #4]
 8005f7e:	f340 82f8 	ble.w	8006572 <_svfprintf_r+0xc7a>
 8005f82:	4659      	mov	r1, fp
 8005f84:	4648      	mov	r0, r9
 8005f86:	aa26      	add	r2, sp, #152	; 0x98
 8005f88:	f004 f998 	bl	800a2bc <__ssprint_r>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	f040 8623 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8005f92:	ac29      	add	r4, sp, #164	; 0xa4
 8005f94:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005f98:	b173      	cbz	r3, 8005fb8 <_svfprintf_r+0x6c0>
 8005f9a:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005f9e:	6023      	str	r3, [r4, #0]
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	6063      	str	r3, [r4, #4]
 8005fa4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	9328      	str	r3, [sp, #160]	; 0xa0
 8005faa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005fac:	3301      	adds	r3, #1
 8005fae:	2b07      	cmp	r3, #7
 8005fb0:	9327      	str	r3, [sp, #156]	; 0x9c
 8005fb2:	f300 82e0 	bgt.w	8006576 <_svfprintf_r+0xc7e>
 8005fb6:	3408      	adds	r4, #8
 8005fb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005fba:	b16b      	cbz	r3, 8005fd8 <_svfprintf_r+0x6e0>
 8005fbc:	ab1f      	add	r3, sp, #124	; 0x7c
 8005fbe:	6023      	str	r3, [r4, #0]
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	6063      	str	r3, [r4, #4]
 8005fc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005fc6:	3302      	adds	r3, #2
 8005fc8:	9328      	str	r3, [sp, #160]	; 0xa0
 8005fca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005fcc:	3301      	adds	r3, #1
 8005fce:	2b07      	cmp	r3, #7
 8005fd0:	9327      	str	r3, [sp, #156]	; 0x9c
 8005fd2:	f300 82da 	bgt.w	800658a <_svfprintf_r+0xc92>
 8005fd6:	3408      	adds	r4, #8
 8005fd8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005fda:	2b80      	cmp	r3, #128	; 0x80
 8005fdc:	d121      	bne.n	8006022 <_svfprintf_r+0x72a>
 8005fde:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005fe2:	1a9b      	subs	r3, r3, r2
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	9316      	str	r3, [sp, #88]	; 0x58
 8005fe8:	dd1b      	ble.n	8006022 <_svfprintf_r+0x72a>
 8005fea:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005fee:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005ff0:	3201      	adds	r2, #1
 8005ff2:	2810      	cmp	r0, #16
 8005ff4:	4818      	ldr	r0, [pc, #96]	; (8006058 <_svfprintf_r+0x760>)
 8005ff6:	f104 0108 	add.w	r1, r4, #8
 8005ffa:	6020      	str	r0, [r4, #0]
 8005ffc:	f300 82cf 	bgt.w	800659e <_svfprintf_r+0xca6>
 8006000:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006002:	2a07      	cmp	r2, #7
 8006004:	4403      	add	r3, r0
 8006006:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800600a:	6060      	str	r0, [r4, #4]
 800600c:	f340 82dc 	ble.w	80065c8 <_svfprintf_r+0xcd0>
 8006010:	4659      	mov	r1, fp
 8006012:	4648      	mov	r0, r9
 8006014:	aa26      	add	r2, sp, #152	; 0x98
 8006016:	f004 f951 	bl	800a2bc <__ssprint_r>
 800601a:	2800      	cmp	r0, #0
 800601c:	f040 85dc 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006020:	ac29      	add	r4, sp, #164	; 0xa4
 8006022:	9b07      	ldr	r3, [sp, #28]
 8006024:	1aff      	subs	r7, r7, r3
 8006026:	2f00      	cmp	r7, #0
 8006028:	dd28      	ble.n	800607c <_svfprintf_r+0x784>
 800602a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800602e:	480a      	ldr	r0, [pc, #40]	; (8006058 <_svfprintf_r+0x760>)
 8006030:	2f10      	cmp	r7, #16
 8006032:	f103 0301 	add.w	r3, r3, #1
 8006036:	f104 0108 	add.w	r1, r4, #8
 800603a:	6020      	str	r0, [r4, #0]
 800603c:	f300 82c6 	bgt.w	80065cc <_svfprintf_r+0xcd4>
 8006040:	e00c      	b.n	800605c <_svfprintf_r+0x764>
 8006042:	bf00      	nop
 8006044:	0800c74d 	.word	0x0800c74d
 8006048:	0800c73c 	.word	0x0800c73c
 800604c:	40300000 	.word	0x40300000
 8006050:	3fe00000 	.word	0x3fe00000
 8006054:	0800c760 	.word	0x0800c760
 8006058:	0800c770 	.word	0x0800c770
 800605c:	6067      	str	r7, [r4, #4]
 800605e:	2b07      	cmp	r3, #7
 8006060:	4417      	add	r7, r2
 8006062:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006066:	f340 82c4 	ble.w	80065f2 <_svfprintf_r+0xcfa>
 800606a:	4659      	mov	r1, fp
 800606c:	4648      	mov	r0, r9
 800606e:	aa26      	add	r2, sp, #152	; 0x98
 8006070:	f004 f924 	bl	800a2bc <__ssprint_r>
 8006074:	2800      	cmp	r0, #0
 8006076:	f040 85af 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 800607a:	ac29      	add	r4, sp, #164	; 0xa4
 800607c:	f418 7f80 	tst.w	r8, #256	; 0x100
 8006080:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 8006082:	f040 82bd 	bne.w	8006600 <_svfprintf_r+0xd08>
 8006086:	9b07      	ldr	r3, [sp, #28]
 8006088:	f8c4 a000 	str.w	sl, [r4]
 800608c:	441f      	add	r7, r3
 800608e:	6063      	str	r3, [r4, #4]
 8006090:	9728      	str	r7, [sp, #160]	; 0xa0
 8006092:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006094:	3301      	adds	r3, #1
 8006096:	2b07      	cmp	r3, #7
 8006098:	9327      	str	r3, [sp, #156]	; 0x9c
 800609a:	f300 82f6 	bgt.w	800668a <_svfprintf_r+0xd92>
 800609e:	3408      	adds	r4, #8
 80060a0:	f018 0f04 	tst.w	r8, #4
 80060a4:	f040 857a 	bne.w	8006b9c <_svfprintf_r+0x12a4>
 80060a8:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 80060ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060ae:	428a      	cmp	r2, r1
 80060b0:	bfac      	ite	ge
 80060b2:	189b      	addge	r3, r3, r2
 80060b4:	185b      	addlt	r3, r3, r1
 80060b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80060b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80060ba:	b13b      	cbz	r3, 80060cc <_svfprintf_r+0x7d4>
 80060bc:	4659      	mov	r1, fp
 80060be:	4648      	mov	r0, r9
 80060c0:	aa26      	add	r2, sp, #152	; 0x98
 80060c2:	f004 f8fb 	bl	800a2bc <__ssprint_r>
 80060c6:	2800      	cmp	r0, #0
 80060c8:	f040 8586 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80060cc:	2300      	movs	r3, #0
 80060ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80060d0:	9b08      	ldr	r3, [sp, #32]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f040 859c 	bne.w	8006c10 <_svfprintf_r+0x1318>
 80060d8:	ac29      	add	r4, sp, #164	; 0xa4
 80060da:	e0e4      	b.n	80062a6 <_svfprintf_r+0x9ae>
 80060dc:	9008      	str	r0, [sp, #32]
 80060de:	e632      	b.n	8005d46 <_svfprintf_r+0x44e>
 80060e0:	2306      	movs	r3, #6
 80060e2:	9008      	str	r0, [sp, #32]
 80060e4:	e620      	b.n	8005d28 <_svfprintf_r+0x430>
 80060e6:	9008      	str	r0, [sp, #32]
 80060e8:	e62d      	b.n	8005d46 <_svfprintf_r+0x44e>
 80060ea:	f802 0c01 	strb.w	r0, [r2, #-1]
 80060ee:	e696      	b.n	8005e1e <_svfprintf_r+0x526>
 80060f0:	f803 0b01 	strb.w	r0, [r3], #1
 80060f4:	1aca      	subs	r2, r1, r3
 80060f6:	2a00      	cmp	r2, #0
 80060f8:	dafa      	bge.n	80060f0 <_svfprintf_r+0x7f8>
 80060fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80060fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80060fe:	3201      	adds	r2, #1
 8006100:	f103 0301 	add.w	r3, r3, #1
 8006104:	bfb8      	it	lt
 8006106:	2300      	movlt	r3, #0
 8006108:	441d      	add	r5, r3
 800610a:	e698      	b.n	8005e3e <_svfprintf_r+0x546>
 800610c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800610e:	462b      	mov	r3, r5
 8006110:	2030      	movs	r0, #48	; 0x30
 8006112:	18a9      	adds	r1, r5, r2
 8006114:	e7ee      	b.n	80060f4 <_svfprintf_r+0x7fc>
 8006116:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006118:	2b46      	cmp	r3, #70	; 0x46
 800611a:	d005      	beq.n	8006128 <_svfprintf_r+0x830>
 800611c:	2b45      	cmp	r3, #69	; 0x45
 800611e:	d11b      	bne.n	8006158 <_svfprintf_r+0x860>
 8006120:	9b07      	ldr	r3, [sp, #28]
 8006122:	1c5e      	adds	r6, r3, #1
 8006124:	2302      	movs	r3, #2
 8006126:	e001      	b.n	800612c <_svfprintf_r+0x834>
 8006128:	2303      	movs	r3, #3
 800612a:	9e07      	ldr	r6, [sp, #28]
 800612c:	aa24      	add	r2, sp, #144	; 0x90
 800612e:	9204      	str	r2, [sp, #16]
 8006130:	aa21      	add	r2, sp, #132	; 0x84
 8006132:	9203      	str	r2, [sp, #12]
 8006134:	aa20      	add	r2, sp, #128	; 0x80
 8006136:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	463a      	mov	r2, r7
 800613e:	462b      	mov	r3, r5
 8006140:	4648      	mov	r0, r9
 8006142:	f002 f949 	bl	80083d8 <_dtoa_r>
 8006146:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006148:	4682      	mov	sl, r0
 800614a:	2b47      	cmp	r3, #71	; 0x47
 800614c:	d106      	bne.n	800615c <_svfprintf_r+0x864>
 800614e:	f018 0f01 	tst.w	r8, #1
 8006152:	d103      	bne.n	800615c <_svfprintf_r+0x864>
 8006154:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006156:	e672      	b.n	8005e3e <_svfprintf_r+0x546>
 8006158:	9e07      	ldr	r6, [sp, #28]
 800615a:	e7e3      	b.n	8006124 <_svfprintf_r+0x82c>
 800615c:	eb0a 0306 	add.w	r3, sl, r6
 8006160:	9309      	str	r3, [sp, #36]	; 0x24
 8006162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006164:	2b46      	cmp	r3, #70	; 0x46
 8006166:	d111      	bne.n	800618c <_svfprintf_r+0x894>
 8006168:	f89a 3000 	ldrb.w	r3, [sl]
 800616c:	2b30      	cmp	r3, #48	; 0x30
 800616e:	d109      	bne.n	8006184 <_svfprintf_r+0x88c>
 8006170:	2200      	movs	r2, #0
 8006172:	2300      	movs	r3, #0
 8006174:	4638      	mov	r0, r7
 8006176:	4629      	mov	r1, r5
 8006178:	f7fa fc16 	bl	80009a8 <__aeabi_dcmpeq>
 800617c:	b910      	cbnz	r0, 8006184 <_svfprintf_r+0x88c>
 800617e:	f1c6 0601 	rsb	r6, r6, #1
 8006182:	9620      	str	r6, [sp, #128]	; 0x80
 8006184:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006186:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006188:	441a      	add	r2, r3
 800618a:	9209      	str	r2, [sp, #36]	; 0x24
 800618c:	2200      	movs	r2, #0
 800618e:	2300      	movs	r3, #0
 8006190:	4638      	mov	r0, r7
 8006192:	4629      	mov	r1, r5
 8006194:	f7fa fc08 	bl	80009a8 <__aeabi_dcmpeq>
 8006198:	b108      	cbz	r0, 800619e <_svfprintf_r+0x8a6>
 800619a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800619c:	9324      	str	r3, [sp, #144]	; 0x90
 800619e:	2230      	movs	r2, #48	; 0x30
 80061a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80061a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061a4:	4299      	cmp	r1, r3
 80061a6:	d9d5      	bls.n	8006154 <_svfprintf_r+0x85c>
 80061a8:	1c59      	adds	r1, r3, #1
 80061aa:	9124      	str	r1, [sp, #144]	; 0x90
 80061ac:	701a      	strb	r2, [r3, #0]
 80061ae:	e7f7      	b.n	80061a0 <_svfprintf_r+0x8a8>
 80061b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061b2:	2b46      	cmp	r3, #70	; 0x46
 80061b4:	f47f ae54 	bne.w	8005e60 <_svfprintf_r+0x568>
 80061b8:	9a07      	ldr	r2, [sp, #28]
 80061ba:	f008 0301 	and.w	r3, r8, #1
 80061be:	2d00      	cmp	r5, #0
 80061c0:	ea43 0302 	orr.w	r3, r3, r2
 80061c4:	dd1a      	ble.n	80061fc <_svfprintf_r+0x904>
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d034      	beq.n	8006234 <_svfprintf_r+0x93c>
 80061ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061cc:	18eb      	adds	r3, r5, r3
 80061ce:	441a      	add	r2, r3
 80061d0:	9207      	str	r2, [sp, #28]
 80061d2:	2366      	movs	r3, #102	; 0x66
 80061d4:	930a      	str	r3, [sp, #40]	; 0x28
 80061d6:	e033      	b.n	8006240 <_svfprintf_r+0x948>
 80061d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80061dc:	f802 6b01 	strb.w	r6, [r2], #1
 80061e0:	e675      	b.n	8005ece <_svfprintf_r+0x5d6>
 80061e2:	b941      	cbnz	r1, 80061f6 <_svfprintf_r+0x8fe>
 80061e4:	2230      	movs	r2, #48	; 0x30
 80061e6:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80061ea:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80061ee:	3330      	adds	r3, #48	; 0x30
 80061f0:	f802 3b01 	strb.w	r3, [r2], #1
 80061f4:	e677      	b.n	8005ee6 <_svfprintf_r+0x5ee>
 80061f6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80061fa:	e7f8      	b.n	80061ee <_svfprintf_r+0x8f6>
 80061fc:	b1e3      	cbz	r3, 8006238 <_svfprintf_r+0x940>
 80061fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006200:	9a07      	ldr	r2, [sp, #28]
 8006202:	3301      	adds	r3, #1
 8006204:	e7e3      	b.n	80061ce <_svfprintf_r+0x8d6>
 8006206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006208:	429d      	cmp	r5, r3
 800620a:	db07      	blt.n	800621c <_svfprintf_r+0x924>
 800620c:	f018 0f01 	tst.w	r8, #1
 8006210:	d02b      	beq.n	800626a <_svfprintf_r+0x972>
 8006212:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006214:	18eb      	adds	r3, r5, r3
 8006216:	9307      	str	r3, [sp, #28]
 8006218:	2367      	movs	r3, #103	; 0x67
 800621a:	e7db      	b.n	80061d4 <_svfprintf_r+0x8dc>
 800621c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800621e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006220:	2d00      	cmp	r5, #0
 8006222:	4413      	add	r3, r2
 8006224:	9307      	str	r3, [sp, #28]
 8006226:	dcf7      	bgt.n	8006218 <_svfprintf_r+0x920>
 8006228:	9a07      	ldr	r2, [sp, #28]
 800622a:	f1c5 0301 	rsb	r3, r5, #1
 800622e:	441a      	add	r2, r3
 8006230:	9207      	str	r2, [sp, #28]
 8006232:	e7f1      	b.n	8006218 <_svfprintf_r+0x920>
 8006234:	9507      	str	r5, [sp, #28]
 8006236:	e7cc      	b.n	80061d2 <_svfprintf_r+0x8da>
 8006238:	2366      	movs	r3, #102	; 0x66
 800623a:	930a      	str	r3, [sp, #40]	; 0x28
 800623c:	2301      	movs	r3, #1
 800623e:	9307      	str	r3, [sp, #28]
 8006240:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8006244:	930c      	str	r3, [sp, #48]	; 0x30
 8006246:	d021      	beq.n	800628c <_svfprintf_r+0x994>
 8006248:	2600      	movs	r6, #0
 800624a:	2d00      	cmp	r5, #0
 800624c:	960c      	str	r6, [sp, #48]	; 0x30
 800624e:	f77f ae61 	ble.w	8005f14 <_svfprintf_r+0x61c>
 8006252:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	2bff      	cmp	r3, #255	; 0xff
 8006258:	d109      	bne.n	800626e <_svfprintf_r+0x976>
 800625a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800625c:	9a07      	ldr	r2, [sp, #28]
 800625e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006260:	4433      	add	r3, r6
 8006262:	fb01 2303 	mla	r3, r1, r3, r2
 8006266:	9307      	str	r3, [sp, #28]
 8006268:	e654      	b.n	8005f14 <_svfprintf_r+0x61c>
 800626a:	9507      	str	r5, [sp, #28]
 800626c:	e7d4      	b.n	8006218 <_svfprintf_r+0x920>
 800626e:	42ab      	cmp	r3, r5
 8006270:	daf3      	bge.n	800625a <_svfprintf_r+0x962>
 8006272:	1aed      	subs	r5, r5, r3
 8006274:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006276:	785b      	ldrb	r3, [r3, #1]
 8006278:	b133      	cbz	r3, 8006288 <_svfprintf_r+0x990>
 800627a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800627c:	3301      	adds	r3, #1
 800627e:	930c      	str	r3, [sp, #48]	; 0x30
 8006280:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006282:	3301      	adds	r3, #1
 8006284:	930d      	str	r3, [sp, #52]	; 0x34
 8006286:	e7e4      	b.n	8006252 <_svfprintf_r+0x95a>
 8006288:	3601      	adds	r6, #1
 800628a:	e7e2      	b.n	8006252 <_svfprintf_r+0x95a>
 800628c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800628e:	e641      	b.n	8005f14 <_svfprintf_r+0x61c>
 8006290:	1d33      	adds	r3, r6, #4
 8006292:	f018 0f20 	tst.w	r8, #32
 8006296:	930b      	str	r3, [sp, #44]	; 0x2c
 8006298:	d00a      	beq.n	80062b0 <_svfprintf_r+0x9b8>
 800629a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800629c:	6833      	ldr	r3, [r6, #0]
 800629e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80062a0:	17d2      	asrs	r2, r2, #31
 80062a2:	e9c3 1200 	strd	r1, r2, [r3]
 80062a6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80062a8:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 80062ac:	f7ff bb60 	b.w	8005970 <_svfprintf_r+0x78>
 80062b0:	f018 0f10 	tst.w	r8, #16
 80062b4:	d003      	beq.n	80062be <_svfprintf_r+0x9c6>
 80062b6:	6833      	ldr	r3, [r6, #0]
 80062b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062ba:	601a      	str	r2, [r3, #0]
 80062bc:	e7f3      	b.n	80062a6 <_svfprintf_r+0x9ae>
 80062be:	f018 0f40 	tst.w	r8, #64	; 0x40
 80062c2:	d003      	beq.n	80062cc <_svfprintf_r+0x9d4>
 80062c4:	6833      	ldr	r3, [r6, #0]
 80062c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062c8:	801a      	strh	r2, [r3, #0]
 80062ca:	e7ec      	b.n	80062a6 <_svfprintf_r+0x9ae>
 80062cc:	f418 7f00 	tst.w	r8, #512	; 0x200
 80062d0:	d0f1      	beq.n	80062b6 <_svfprintf_r+0x9be>
 80062d2:	6833      	ldr	r3, [r6, #0]
 80062d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062d6:	701a      	strb	r2, [r3, #0]
 80062d8:	e7e5      	b.n	80062a6 <_svfprintf_r+0x9ae>
 80062da:	f048 0810 	orr.w	r8, r8, #16
 80062de:	f018 0320 	ands.w	r3, r8, #32
 80062e2:	d020      	beq.n	8006326 <_svfprintf_r+0xa2e>
 80062e4:	1df3      	adds	r3, r6, #7
 80062e6:	f023 0307 	bic.w	r3, r3, #7
 80062ea:	461a      	mov	r2, r3
 80062ec:	f852 6b08 	ldr.w	r6, [r2], #8
 80062f0:	685f      	ldr	r7, [r3, #4]
 80062f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80062f4:	2300      	movs	r3, #0
 80062f6:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80062fa:	2200      	movs	r2, #0
 80062fc:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8006300:	9a07      	ldr	r2, [sp, #28]
 8006302:	3201      	adds	r2, #1
 8006304:	f000 8495 	beq.w	8006c32 <_svfprintf_r+0x133a>
 8006308:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800630c:	9208      	str	r2, [sp, #32]
 800630e:	ea56 0207 	orrs.w	r2, r6, r7
 8006312:	f040 8494 	bne.w	8006c3e <_svfprintf_r+0x1346>
 8006316:	9a07      	ldr	r2, [sp, #28]
 8006318:	2a00      	cmp	r2, #0
 800631a:	f000 80fb 	beq.w	8006514 <_svfprintf_r+0xc1c>
 800631e:	2b01      	cmp	r3, #1
 8006320:	f040 8490 	bne.w	8006c44 <_svfprintf_r+0x134c>
 8006324:	e09f      	b.n	8006466 <_svfprintf_r+0xb6e>
 8006326:	4632      	mov	r2, r6
 8006328:	f852 6b04 	ldr.w	r6, [r2], #4
 800632c:	f018 0710 	ands.w	r7, r8, #16
 8006330:	920b      	str	r2, [sp, #44]	; 0x2c
 8006332:	d001      	beq.n	8006338 <_svfprintf_r+0xa40>
 8006334:	461f      	mov	r7, r3
 8006336:	e7dd      	b.n	80062f4 <_svfprintf_r+0x9fc>
 8006338:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800633c:	d001      	beq.n	8006342 <_svfprintf_r+0xa4a>
 800633e:	b2b6      	uxth	r6, r6
 8006340:	e7d8      	b.n	80062f4 <_svfprintf_r+0x9fc>
 8006342:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8006346:	d0d5      	beq.n	80062f4 <_svfprintf_r+0x9fc>
 8006348:	b2f6      	uxtb	r6, r6
 800634a:	e7f3      	b.n	8006334 <_svfprintf_r+0xa3c>
 800634c:	4633      	mov	r3, r6
 800634e:	f853 6b04 	ldr.w	r6, [r3], #4
 8006352:	2278      	movs	r2, #120	; 0x78
 8006354:	930b      	str	r3, [sp, #44]	; 0x2c
 8006356:	2330      	movs	r3, #48	; 0x30
 8006358:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800635c:	4ba6      	ldr	r3, [pc, #664]	; (80065f8 <_svfprintf_r+0xd00>)
 800635e:	2700      	movs	r7, #0
 8006360:	931a      	str	r3, [sp, #104]	; 0x68
 8006362:	f048 0802 	orr.w	r8, r8, #2
 8006366:	2302      	movs	r3, #2
 8006368:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800636c:	920a      	str	r2, [sp, #40]	; 0x28
 800636e:	e7c4      	b.n	80062fa <_svfprintf_r+0xa02>
 8006370:	4633      	mov	r3, r6
 8006372:	2500      	movs	r5, #0
 8006374:	f853 ab04 	ldr.w	sl, [r3], #4
 8006378:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800637c:	930b      	str	r3, [sp, #44]	; 0x2c
 800637e:	9b07      	ldr	r3, [sp, #28]
 8006380:	1c58      	adds	r0, r3, #1
 8006382:	d010      	beq.n	80063a6 <_svfprintf_r+0xaae>
 8006384:	461a      	mov	r2, r3
 8006386:	4629      	mov	r1, r5
 8006388:	4650      	mov	r0, sl
 800638a:	f003 f9fb 	bl	8009784 <memchr>
 800638e:	9008      	str	r0, [sp, #32]
 8006390:	2800      	cmp	r0, #0
 8006392:	f000 80d6 	beq.w	8006542 <_svfprintf_r+0xc4a>
 8006396:	eba0 030a 	sub.w	r3, r0, sl
 800639a:	462f      	mov	r7, r5
 800639c:	462e      	mov	r6, r5
 800639e:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80063a2:	950c      	str	r5, [sp, #48]	; 0x30
 80063a4:	e5be      	b.n	8005f24 <_svfprintf_r+0x62c>
 80063a6:	4650      	mov	r0, sl
 80063a8:	f7f9 fed2 	bl	8000150 <strlen>
 80063ac:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80063b0:	e46a      	b.n	8005c88 <_svfprintf_r+0x390>
 80063b2:	f048 0810 	orr.w	r8, r8, #16
 80063b6:	f018 0320 	ands.w	r3, r8, #32
 80063ba:	d009      	beq.n	80063d0 <_svfprintf_r+0xad8>
 80063bc:	1df3      	adds	r3, r6, #7
 80063be:	f023 0307 	bic.w	r3, r3, #7
 80063c2:	461a      	mov	r2, r3
 80063c4:	f852 6b08 	ldr.w	r6, [r2], #8
 80063c8:	685f      	ldr	r7, [r3, #4]
 80063ca:	920b      	str	r2, [sp, #44]	; 0x2c
 80063cc:	2301      	movs	r3, #1
 80063ce:	e794      	b.n	80062fa <_svfprintf_r+0xa02>
 80063d0:	4632      	mov	r2, r6
 80063d2:	f852 6b04 	ldr.w	r6, [r2], #4
 80063d6:	f018 0710 	ands.w	r7, r8, #16
 80063da:	920b      	str	r2, [sp, #44]	; 0x2c
 80063dc:	d001      	beq.n	80063e2 <_svfprintf_r+0xaea>
 80063de:	461f      	mov	r7, r3
 80063e0:	e7f4      	b.n	80063cc <_svfprintf_r+0xad4>
 80063e2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 80063e6:	d001      	beq.n	80063ec <_svfprintf_r+0xaf4>
 80063e8:	b2b6      	uxth	r6, r6
 80063ea:	e7ef      	b.n	80063cc <_svfprintf_r+0xad4>
 80063ec:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 80063f0:	d0ec      	beq.n	80063cc <_svfprintf_r+0xad4>
 80063f2:	b2f6      	uxtb	r6, r6
 80063f4:	e7f3      	b.n	80063de <_svfprintf_r+0xae6>
 80063f6:	4b81      	ldr	r3, [pc, #516]	; (80065fc <_svfprintf_r+0xd04>)
 80063f8:	931a      	str	r3, [sp, #104]	; 0x68
 80063fa:	f018 0320 	ands.w	r3, r8, #32
 80063fe:	d01b      	beq.n	8006438 <_svfprintf_r+0xb40>
 8006400:	1df3      	adds	r3, r6, #7
 8006402:	f023 0307 	bic.w	r3, r3, #7
 8006406:	461a      	mov	r2, r3
 8006408:	f852 6b08 	ldr.w	r6, [r2], #8
 800640c:	685f      	ldr	r7, [r3, #4]
 800640e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006410:	f018 0f01 	tst.w	r8, #1
 8006414:	d00a      	beq.n	800642c <_svfprintf_r+0xb34>
 8006416:	ea56 0307 	orrs.w	r3, r6, r7
 800641a:	d007      	beq.n	800642c <_svfprintf_r+0xb34>
 800641c:	2330      	movs	r3, #48	; 0x30
 800641e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006424:	f048 0802 	orr.w	r8, r8, #2
 8006428:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800642c:	2302      	movs	r3, #2
 800642e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8006432:	e762      	b.n	80062fa <_svfprintf_r+0xa02>
 8006434:	4b70      	ldr	r3, [pc, #448]	; (80065f8 <_svfprintf_r+0xd00>)
 8006436:	e7df      	b.n	80063f8 <_svfprintf_r+0xb00>
 8006438:	4632      	mov	r2, r6
 800643a:	f852 6b04 	ldr.w	r6, [r2], #4
 800643e:	f018 0710 	ands.w	r7, r8, #16
 8006442:	920b      	str	r2, [sp, #44]	; 0x2c
 8006444:	d001      	beq.n	800644a <_svfprintf_r+0xb52>
 8006446:	461f      	mov	r7, r3
 8006448:	e7e2      	b.n	8006410 <_svfprintf_r+0xb18>
 800644a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800644e:	d001      	beq.n	8006454 <_svfprintf_r+0xb5c>
 8006450:	b2b6      	uxth	r6, r6
 8006452:	e7dd      	b.n	8006410 <_svfprintf_r+0xb18>
 8006454:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8006458:	d0da      	beq.n	8006410 <_svfprintf_r+0xb18>
 800645a:	b2f6      	uxtb	r6, r6
 800645c:	e7f3      	b.n	8006446 <_svfprintf_r+0xb4e>
 800645e:	2e0a      	cmp	r6, #10
 8006460:	f177 0300 	sbcs.w	r3, r7, #0
 8006464:	d206      	bcs.n	8006474 <_svfprintf_r+0xb7c>
 8006466:	3630      	adds	r6, #48	; 0x30
 8006468:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800646c:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 8006470:	f000 bc04 	b.w	8006c7c <_svfprintf_r+0x1384>
 8006474:	2300      	movs	r3, #0
 8006476:	9309      	str	r3, [sp, #36]	; 0x24
 8006478:	9b08      	ldr	r3, [sp, #32]
 800647a:	ad52      	add	r5, sp, #328	; 0x148
 800647c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8006480:	220a      	movs	r2, #10
 8006482:	2300      	movs	r3, #0
 8006484:	4630      	mov	r0, r6
 8006486:	4639      	mov	r1, r7
 8006488:	f7fa fafe 	bl	8000a88 <__aeabi_uldivmod>
 800648c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800648e:	3230      	adds	r2, #48	; 0x30
 8006490:	3301      	adds	r3, #1
 8006492:	f105 3aff 	add.w	sl, r5, #4294967295
 8006496:	f805 2c01 	strb.w	r2, [r5, #-1]
 800649a:	9309      	str	r3, [sp, #36]	; 0x24
 800649c:	f1b8 0f00 	cmp.w	r8, #0
 80064a0:	d019      	beq.n	80064d6 <_svfprintf_r+0xbde>
 80064a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d114      	bne.n	80064d6 <_svfprintf_r+0xbde>
 80064ac:	2aff      	cmp	r2, #255	; 0xff
 80064ae:	d012      	beq.n	80064d6 <_svfprintf_r+0xbde>
 80064b0:	2e0a      	cmp	r6, #10
 80064b2:	f177 0300 	sbcs.w	r3, r7, #0
 80064b6:	d30e      	bcc.n	80064d6 <_svfprintf_r+0xbde>
 80064b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064ba:	9918      	ldr	r1, [sp, #96]	; 0x60
 80064bc:	ebaa 0a03 	sub.w	sl, sl, r3
 80064c0:	461a      	mov	r2, r3
 80064c2:	4650      	mov	r0, sl
 80064c4:	f003 fee7 	bl	800a296 <strncpy>
 80064c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064ca:	785d      	ldrb	r5, [r3, #1]
 80064cc:	b195      	cbz	r5, 80064f4 <_svfprintf_r+0xbfc>
 80064ce:	3301      	adds	r3, #1
 80064d0:	930d      	str	r3, [sp, #52]	; 0x34
 80064d2:	2300      	movs	r3, #0
 80064d4:	9309      	str	r3, [sp, #36]	; 0x24
 80064d6:	2300      	movs	r3, #0
 80064d8:	220a      	movs	r2, #10
 80064da:	4630      	mov	r0, r6
 80064dc:	4639      	mov	r1, r7
 80064de:	f7fa fad3 	bl	8000a88 <__aeabi_uldivmod>
 80064e2:	2e0a      	cmp	r6, #10
 80064e4:	f177 0300 	sbcs.w	r3, r7, #0
 80064e8:	f0c0 83c8 	bcc.w	8006c7c <_svfprintf_r+0x1384>
 80064ec:	4606      	mov	r6, r0
 80064ee:	460f      	mov	r7, r1
 80064f0:	4655      	mov	r5, sl
 80064f2:	e7c5      	b.n	8006480 <_svfprintf_r+0xb88>
 80064f4:	9509      	str	r5, [sp, #36]	; 0x24
 80064f6:	e7ee      	b.n	80064d6 <_svfprintf_r+0xbde>
 80064f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80064fa:	f006 030f 	and.w	r3, r6, #15
 80064fe:	5cd3      	ldrb	r3, [r2, r3]
 8006500:	0936      	lsrs	r6, r6, #4
 8006502:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8006506:	093f      	lsrs	r7, r7, #4
 8006508:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800650c:	ea56 0307 	orrs.w	r3, r6, r7
 8006510:	d1f2      	bne.n	80064f8 <_svfprintf_r+0xc00>
 8006512:	e3b3      	b.n	8006c7c <_svfprintf_r+0x1384>
 8006514:	b933      	cbnz	r3, 8006524 <_svfprintf_r+0xc2c>
 8006516:	f018 0f01 	tst.w	r8, #1
 800651a:	d003      	beq.n	8006524 <_svfprintf_r+0xc2c>
 800651c:	2330      	movs	r3, #48	; 0x30
 800651e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006522:	e7a3      	b.n	800646c <_svfprintf_r+0xb74>
 8006524:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8006528:	e3a8      	b.n	8006c7c <_svfprintf_r+0x1384>
 800652a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 8375 	beq.w	8006c1c <_svfprintf_r+0x1324>
 8006532:	2000      	movs	r0, #0
 8006534:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006538:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800653c:	960b      	str	r6, [sp, #44]	; 0x2c
 800653e:	f7ff bb36 	b.w	8005bae <_svfprintf_r+0x2b6>
 8006542:	9f08      	ldr	r7, [sp, #32]
 8006544:	f7ff bba1 	b.w	8005c8a <_svfprintf_r+0x392>
 8006548:	2010      	movs	r0, #16
 800654a:	2a07      	cmp	r2, #7
 800654c:	4403      	add	r3, r0
 800654e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006552:	6060      	str	r0, [r4, #4]
 8006554:	dd08      	ble.n	8006568 <_svfprintf_r+0xc70>
 8006556:	4659      	mov	r1, fp
 8006558:	4648      	mov	r0, r9
 800655a:	aa26      	add	r2, sp, #152	; 0x98
 800655c:	f003 feae 	bl	800a2bc <__ssprint_r>
 8006560:	2800      	cmp	r0, #0
 8006562:	f040 8339 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006566:	a929      	add	r1, sp, #164	; 0xa4
 8006568:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800656a:	460c      	mov	r4, r1
 800656c:	3b10      	subs	r3, #16
 800656e:	9316      	str	r3, [sp, #88]	; 0x58
 8006570:	e4f4      	b.n	8005f5c <_svfprintf_r+0x664>
 8006572:	460c      	mov	r4, r1
 8006574:	e50e      	b.n	8005f94 <_svfprintf_r+0x69c>
 8006576:	4659      	mov	r1, fp
 8006578:	4648      	mov	r0, r9
 800657a:	aa26      	add	r2, sp, #152	; 0x98
 800657c:	f003 fe9e 	bl	800a2bc <__ssprint_r>
 8006580:	2800      	cmp	r0, #0
 8006582:	f040 8329 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006586:	ac29      	add	r4, sp, #164	; 0xa4
 8006588:	e516      	b.n	8005fb8 <_svfprintf_r+0x6c0>
 800658a:	4659      	mov	r1, fp
 800658c:	4648      	mov	r0, r9
 800658e:	aa26      	add	r2, sp, #152	; 0x98
 8006590:	f003 fe94 	bl	800a2bc <__ssprint_r>
 8006594:	2800      	cmp	r0, #0
 8006596:	f040 831f 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 800659a:	ac29      	add	r4, sp, #164	; 0xa4
 800659c:	e51c      	b.n	8005fd8 <_svfprintf_r+0x6e0>
 800659e:	2010      	movs	r0, #16
 80065a0:	2a07      	cmp	r2, #7
 80065a2:	4403      	add	r3, r0
 80065a4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80065a8:	6060      	str	r0, [r4, #4]
 80065aa:	dd08      	ble.n	80065be <_svfprintf_r+0xcc6>
 80065ac:	4659      	mov	r1, fp
 80065ae:	4648      	mov	r0, r9
 80065b0:	aa26      	add	r2, sp, #152	; 0x98
 80065b2:	f003 fe83 	bl	800a2bc <__ssprint_r>
 80065b6:	2800      	cmp	r0, #0
 80065b8:	f040 830e 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80065bc:	a929      	add	r1, sp, #164	; 0xa4
 80065be:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80065c0:	460c      	mov	r4, r1
 80065c2:	3b10      	subs	r3, #16
 80065c4:	9316      	str	r3, [sp, #88]	; 0x58
 80065c6:	e510      	b.n	8005fea <_svfprintf_r+0x6f2>
 80065c8:	460c      	mov	r4, r1
 80065ca:	e52a      	b.n	8006022 <_svfprintf_r+0x72a>
 80065cc:	2010      	movs	r0, #16
 80065ce:	2b07      	cmp	r3, #7
 80065d0:	4402      	add	r2, r0
 80065d2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80065d6:	6060      	str	r0, [r4, #4]
 80065d8:	dd08      	ble.n	80065ec <_svfprintf_r+0xcf4>
 80065da:	4659      	mov	r1, fp
 80065dc:	4648      	mov	r0, r9
 80065de:	aa26      	add	r2, sp, #152	; 0x98
 80065e0:	f003 fe6c 	bl	800a2bc <__ssprint_r>
 80065e4:	2800      	cmp	r0, #0
 80065e6:	f040 82f7 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80065ea:	a929      	add	r1, sp, #164	; 0xa4
 80065ec:	460c      	mov	r4, r1
 80065ee:	3f10      	subs	r7, #16
 80065f0:	e51b      	b.n	800602a <_svfprintf_r+0x732>
 80065f2:	460c      	mov	r4, r1
 80065f4:	e542      	b.n	800607c <_svfprintf_r+0x784>
 80065f6:	bf00      	nop
 80065f8:	0800c73c 	.word	0x0800c73c
 80065fc:	0800c74d 	.word	0x0800c74d
 8006600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006602:	2b65      	cmp	r3, #101	; 0x65
 8006604:	f340 8230 	ble.w	8006a68 <_svfprintf_r+0x1170>
 8006608:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800660c:	2200      	movs	r2, #0
 800660e:	2300      	movs	r3, #0
 8006610:	f7fa f9ca 	bl	80009a8 <__aeabi_dcmpeq>
 8006614:	2800      	cmp	r0, #0
 8006616:	d068      	beq.n	80066ea <_svfprintf_r+0xdf2>
 8006618:	4b6d      	ldr	r3, [pc, #436]	; (80067d0 <_svfprintf_r+0xed8>)
 800661a:	6023      	str	r3, [r4, #0]
 800661c:	2301      	movs	r3, #1
 800661e:	441f      	add	r7, r3
 8006620:	6063      	str	r3, [r4, #4]
 8006622:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006624:	9728      	str	r7, [sp, #160]	; 0xa0
 8006626:	3301      	adds	r3, #1
 8006628:	2b07      	cmp	r3, #7
 800662a:	9327      	str	r3, [sp, #156]	; 0x9c
 800662c:	dc37      	bgt.n	800669e <_svfprintf_r+0xda6>
 800662e:	3408      	adds	r4, #8
 8006630:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006632:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006634:	4293      	cmp	r3, r2
 8006636:	db03      	blt.n	8006640 <_svfprintf_r+0xd48>
 8006638:	f018 0f01 	tst.w	r8, #1
 800663c:	f43f ad30 	beq.w	80060a0 <_svfprintf_r+0x7a8>
 8006640:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006642:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006648:	6063      	str	r3, [r4, #4]
 800664a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800664c:	4413      	add	r3, r2
 800664e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006650:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006652:	3301      	adds	r3, #1
 8006654:	2b07      	cmp	r3, #7
 8006656:	9327      	str	r3, [sp, #156]	; 0x9c
 8006658:	dc2b      	bgt.n	80066b2 <_svfprintf_r+0xdba>
 800665a:	3408      	adds	r4, #8
 800665c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800665e:	1e5d      	subs	r5, r3, #1
 8006660:	2d00      	cmp	r5, #0
 8006662:	f77f ad1d 	ble.w	80060a0 <_svfprintf_r+0x7a8>
 8006666:	2710      	movs	r7, #16
 8006668:	4e5a      	ldr	r6, [pc, #360]	; (80067d4 <_svfprintf_r+0xedc>)
 800666a:	2d10      	cmp	r5, #16
 800666c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006670:	f104 0108 	add.w	r1, r4, #8
 8006674:	f103 0301 	add.w	r3, r3, #1
 8006678:	6026      	str	r6, [r4, #0]
 800667a:	dc24      	bgt.n	80066c6 <_svfprintf_r+0xdce>
 800667c:	6065      	str	r5, [r4, #4]
 800667e:	2b07      	cmp	r3, #7
 8006680:	4415      	add	r5, r2
 8006682:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006686:	f340 8286 	ble.w	8006b96 <_svfprintf_r+0x129e>
 800668a:	4659      	mov	r1, fp
 800668c:	4648      	mov	r0, r9
 800668e:	aa26      	add	r2, sp, #152	; 0x98
 8006690:	f003 fe14 	bl	800a2bc <__ssprint_r>
 8006694:	2800      	cmp	r0, #0
 8006696:	f040 829f 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 800669a:	ac29      	add	r4, sp, #164	; 0xa4
 800669c:	e500      	b.n	80060a0 <_svfprintf_r+0x7a8>
 800669e:	4659      	mov	r1, fp
 80066a0:	4648      	mov	r0, r9
 80066a2:	aa26      	add	r2, sp, #152	; 0x98
 80066a4:	f003 fe0a 	bl	800a2bc <__ssprint_r>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	f040 8295 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80066ae:	ac29      	add	r4, sp, #164	; 0xa4
 80066b0:	e7be      	b.n	8006630 <_svfprintf_r+0xd38>
 80066b2:	4659      	mov	r1, fp
 80066b4:	4648      	mov	r0, r9
 80066b6:	aa26      	add	r2, sp, #152	; 0x98
 80066b8:	f003 fe00 	bl	800a2bc <__ssprint_r>
 80066bc:	2800      	cmp	r0, #0
 80066be:	f040 828b 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80066c2:	ac29      	add	r4, sp, #164	; 0xa4
 80066c4:	e7ca      	b.n	800665c <_svfprintf_r+0xd64>
 80066c6:	3210      	adds	r2, #16
 80066c8:	2b07      	cmp	r3, #7
 80066ca:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80066ce:	6067      	str	r7, [r4, #4]
 80066d0:	dd08      	ble.n	80066e4 <_svfprintf_r+0xdec>
 80066d2:	4659      	mov	r1, fp
 80066d4:	4648      	mov	r0, r9
 80066d6:	aa26      	add	r2, sp, #152	; 0x98
 80066d8:	f003 fdf0 	bl	800a2bc <__ssprint_r>
 80066dc:	2800      	cmp	r0, #0
 80066de:	f040 827b 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80066e2:	a929      	add	r1, sp, #164	; 0xa4
 80066e4:	460c      	mov	r4, r1
 80066e6:	3d10      	subs	r5, #16
 80066e8:	e7bf      	b.n	800666a <_svfprintf_r+0xd72>
 80066ea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	dc73      	bgt.n	80067d8 <_svfprintf_r+0xee0>
 80066f0:	4b37      	ldr	r3, [pc, #220]	; (80067d0 <_svfprintf_r+0xed8>)
 80066f2:	6023      	str	r3, [r4, #0]
 80066f4:	2301      	movs	r3, #1
 80066f6:	441f      	add	r7, r3
 80066f8:	6063      	str	r3, [r4, #4]
 80066fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066fc:	9728      	str	r7, [sp, #160]	; 0xa0
 80066fe:	3301      	adds	r3, #1
 8006700:	2b07      	cmp	r3, #7
 8006702:	9327      	str	r3, [sp, #156]	; 0x9c
 8006704:	dc3d      	bgt.n	8006782 <_svfprintf_r+0xe8a>
 8006706:	3408      	adds	r4, #8
 8006708:	9909      	ldr	r1, [sp, #36]	; 0x24
 800670a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800670c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800670e:	430a      	orrs	r2, r1
 8006710:	f008 0101 	and.w	r1, r8, #1
 8006714:	430a      	orrs	r2, r1
 8006716:	f43f acc3 	beq.w	80060a0 <_svfprintf_r+0x7a8>
 800671a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800671c:	6022      	str	r2, [r4, #0]
 800671e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006720:	4413      	add	r3, r2
 8006722:	9328      	str	r3, [sp, #160]	; 0xa0
 8006724:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006726:	6062      	str	r2, [r4, #4]
 8006728:	3301      	adds	r3, #1
 800672a:	2b07      	cmp	r3, #7
 800672c:	9327      	str	r3, [sp, #156]	; 0x9c
 800672e:	dc32      	bgt.n	8006796 <_svfprintf_r+0xe9e>
 8006730:	3408      	adds	r4, #8
 8006732:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006734:	2d00      	cmp	r5, #0
 8006736:	da1b      	bge.n	8006770 <_svfprintf_r+0xe78>
 8006738:	4623      	mov	r3, r4
 800673a:	2710      	movs	r7, #16
 800673c:	4e25      	ldr	r6, [pc, #148]	; (80067d4 <_svfprintf_r+0xedc>)
 800673e:	426d      	negs	r5, r5
 8006740:	2d10      	cmp	r5, #16
 8006742:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006746:	f104 0408 	add.w	r4, r4, #8
 800674a:	f102 0201 	add.w	r2, r2, #1
 800674e:	601e      	str	r6, [r3, #0]
 8006750:	dc2b      	bgt.n	80067aa <_svfprintf_r+0xeb2>
 8006752:	605d      	str	r5, [r3, #4]
 8006754:	2a07      	cmp	r2, #7
 8006756:	440d      	add	r5, r1
 8006758:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800675c:	dd08      	ble.n	8006770 <_svfprintf_r+0xe78>
 800675e:	4659      	mov	r1, fp
 8006760:	4648      	mov	r0, r9
 8006762:	aa26      	add	r2, sp, #152	; 0x98
 8006764:	f003 fdaa 	bl	800a2bc <__ssprint_r>
 8006768:	2800      	cmp	r0, #0
 800676a:	f040 8235 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 800676e:	ac29      	add	r4, sp, #164	; 0xa4
 8006770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006772:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006774:	6063      	str	r3, [r4, #4]
 8006776:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006778:	f8c4 a000 	str.w	sl, [r4]
 800677c:	4413      	add	r3, r2
 800677e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006780:	e487      	b.n	8006092 <_svfprintf_r+0x79a>
 8006782:	4659      	mov	r1, fp
 8006784:	4648      	mov	r0, r9
 8006786:	aa26      	add	r2, sp, #152	; 0x98
 8006788:	f003 fd98 	bl	800a2bc <__ssprint_r>
 800678c:	2800      	cmp	r0, #0
 800678e:	f040 8223 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006792:	ac29      	add	r4, sp, #164	; 0xa4
 8006794:	e7b8      	b.n	8006708 <_svfprintf_r+0xe10>
 8006796:	4659      	mov	r1, fp
 8006798:	4648      	mov	r0, r9
 800679a:	aa26      	add	r2, sp, #152	; 0x98
 800679c:	f003 fd8e 	bl	800a2bc <__ssprint_r>
 80067a0:	2800      	cmp	r0, #0
 80067a2:	f040 8219 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80067a6:	ac29      	add	r4, sp, #164	; 0xa4
 80067a8:	e7c3      	b.n	8006732 <_svfprintf_r+0xe3a>
 80067aa:	3110      	adds	r1, #16
 80067ac:	2a07      	cmp	r2, #7
 80067ae:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80067b2:	605f      	str	r7, [r3, #4]
 80067b4:	dd08      	ble.n	80067c8 <_svfprintf_r+0xed0>
 80067b6:	4659      	mov	r1, fp
 80067b8:	4648      	mov	r0, r9
 80067ba:	aa26      	add	r2, sp, #152	; 0x98
 80067bc:	f003 fd7e 	bl	800a2bc <__ssprint_r>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	f040 8209 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80067c6:	ac29      	add	r4, sp, #164	; 0xa4
 80067c8:	4623      	mov	r3, r4
 80067ca:	3d10      	subs	r5, #16
 80067cc:	e7b8      	b.n	8006740 <_svfprintf_r+0xe48>
 80067ce:	bf00      	nop
 80067d0:	0800c75e 	.word	0x0800c75e
 80067d4:	0800c770 	.word	0x0800c770
 80067d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067da:	42ab      	cmp	r3, r5
 80067dc:	bfa8      	it	ge
 80067de:	462b      	movge	r3, r5
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	9307      	str	r3, [sp, #28]
 80067e4:	dd0a      	ble.n	80067fc <_svfprintf_r+0xf04>
 80067e6:	441f      	add	r7, r3
 80067e8:	e9c4 a300 	strd	sl, r3, [r4]
 80067ec:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067ee:	9728      	str	r7, [sp, #160]	; 0xa0
 80067f0:	3301      	adds	r3, #1
 80067f2:	2b07      	cmp	r3, #7
 80067f4:	9327      	str	r3, [sp, #156]	; 0x9c
 80067f6:	f300 8085 	bgt.w	8006904 <_svfprintf_r+0x100c>
 80067fa:	3408      	adds	r4, #8
 80067fc:	9b07      	ldr	r3, [sp, #28]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	bfb4      	ite	lt
 8006802:	462f      	movlt	r7, r5
 8006804:	1aef      	subge	r7, r5, r3
 8006806:	2f00      	cmp	r7, #0
 8006808:	dd19      	ble.n	800683e <_svfprintf_r+0xf46>
 800680a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800680e:	4895      	ldr	r0, [pc, #596]	; (8006a64 <_svfprintf_r+0x116c>)
 8006810:	2f10      	cmp	r7, #16
 8006812:	f103 0301 	add.w	r3, r3, #1
 8006816:	f104 0108 	add.w	r1, r4, #8
 800681a:	6020      	str	r0, [r4, #0]
 800681c:	dc7c      	bgt.n	8006918 <_svfprintf_r+0x1020>
 800681e:	6067      	str	r7, [r4, #4]
 8006820:	2b07      	cmp	r3, #7
 8006822:	4417      	add	r7, r2
 8006824:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006828:	f340 8089 	ble.w	800693e <_svfprintf_r+0x1046>
 800682c:	4659      	mov	r1, fp
 800682e:	4648      	mov	r0, r9
 8006830:	aa26      	add	r2, sp, #152	; 0x98
 8006832:	f003 fd43 	bl	800a2bc <__ssprint_r>
 8006836:	2800      	cmp	r0, #0
 8006838:	f040 81ce 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 800683c:	ac29      	add	r4, sp, #164	; 0xa4
 800683e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8006842:	4455      	add	r5, sl
 8006844:	d009      	beq.n	800685a <_svfprintf_r+0xf62>
 8006846:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006848:	2b00      	cmp	r3, #0
 800684a:	d17a      	bne.n	8006942 <_svfprintf_r+0x104a>
 800684c:	2e00      	cmp	r6, #0
 800684e:	d17a      	bne.n	8006946 <_svfprintf_r+0x104e>
 8006850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006852:	4453      	add	r3, sl
 8006854:	429d      	cmp	r5, r3
 8006856:	bf28      	it	cs
 8006858:	461d      	movcs	r5, r3
 800685a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800685c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800685e:	4293      	cmp	r3, r2
 8006860:	db02      	blt.n	8006868 <_svfprintf_r+0xf70>
 8006862:	f018 0f01 	tst.w	r8, #1
 8006866:	d00e      	beq.n	8006886 <_svfprintf_r+0xf8e>
 8006868:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800686a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800686c:	6023      	str	r3, [r4, #0]
 800686e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006870:	6063      	str	r3, [r4, #4]
 8006872:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006874:	4413      	add	r3, r2
 8006876:	9328      	str	r3, [sp, #160]	; 0xa0
 8006878:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800687a:	3301      	adds	r3, #1
 800687c:	2b07      	cmp	r3, #7
 800687e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006880:	f300 80db 	bgt.w	8006a3a <_svfprintf_r+0x1142>
 8006884:	3408      	adds	r4, #8
 8006886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006888:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800688a:	eb0a 0203 	add.w	r2, sl, r3
 800688e:	1b9e      	subs	r6, r3, r6
 8006890:	1b52      	subs	r2, r2, r5
 8006892:	4296      	cmp	r6, r2
 8006894:	bfa8      	it	ge
 8006896:	4616      	movge	r6, r2
 8006898:	2e00      	cmp	r6, #0
 800689a:	dd0b      	ble.n	80068b4 <_svfprintf_r+0xfbc>
 800689c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800689e:	e9c4 5600 	strd	r5, r6, [r4]
 80068a2:	4433      	add	r3, r6
 80068a4:	9328      	str	r3, [sp, #160]	; 0xa0
 80068a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80068a8:	3301      	adds	r3, #1
 80068aa:	2b07      	cmp	r3, #7
 80068ac:	9327      	str	r3, [sp, #156]	; 0x9c
 80068ae:	f300 80ce 	bgt.w	8006a4e <_svfprintf_r+0x1156>
 80068b2:	3408      	adds	r4, #8
 80068b4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80068b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b8:	2e00      	cmp	r6, #0
 80068ba:	eba3 0505 	sub.w	r5, r3, r5
 80068be:	bfa8      	it	ge
 80068c0:	1bad      	subge	r5, r5, r6
 80068c2:	2d00      	cmp	r5, #0
 80068c4:	f77f abec 	ble.w	80060a0 <_svfprintf_r+0x7a8>
 80068c8:	2710      	movs	r7, #16
 80068ca:	4e66      	ldr	r6, [pc, #408]	; (8006a64 <_svfprintf_r+0x116c>)
 80068cc:	2d10      	cmp	r5, #16
 80068ce:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80068d2:	f104 0108 	add.w	r1, r4, #8
 80068d6:	f103 0301 	add.w	r3, r3, #1
 80068da:	6026      	str	r6, [r4, #0]
 80068dc:	f77f aece 	ble.w	800667c <_svfprintf_r+0xd84>
 80068e0:	3210      	adds	r2, #16
 80068e2:	2b07      	cmp	r3, #7
 80068e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80068e8:	6067      	str	r7, [r4, #4]
 80068ea:	dd08      	ble.n	80068fe <_svfprintf_r+0x1006>
 80068ec:	4659      	mov	r1, fp
 80068ee:	4648      	mov	r0, r9
 80068f0:	aa26      	add	r2, sp, #152	; 0x98
 80068f2:	f003 fce3 	bl	800a2bc <__ssprint_r>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	f040 816e 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80068fc:	a929      	add	r1, sp, #164	; 0xa4
 80068fe:	460c      	mov	r4, r1
 8006900:	3d10      	subs	r5, #16
 8006902:	e7e3      	b.n	80068cc <_svfprintf_r+0xfd4>
 8006904:	4659      	mov	r1, fp
 8006906:	4648      	mov	r0, r9
 8006908:	aa26      	add	r2, sp, #152	; 0x98
 800690a:	f003 fcd7 	bl	800a2bc <__ssprint_r>
 800690e:	2800      	cmp	r0, #0
 8006910:	f040 8162 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006914:	ac29      	add	r4, sp, #164	; 0xa4
 8006916:	e771      	b.n	80067fc <_svfprintf_r+0xf04>
 8006918:	2010      	movs	r0, #16
 800691a:	2b07      	cmp	r3, #7
 800691c:	4402      	add	r2, r0
 800691e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006922:	6060      	str	r0, [r4, #4]
 8006924:	dd08      	ble.n	8006938 <_svfprintf_r+0x1040>
 8006926:	4659      	mov	r1, fp
 8006928:	4648      	mov	r0, r9
 800692a:	aa26      	add	r2, sp, #152	; 0x98
 800692c:	f003 fcc6 	bl	800a2bc <__ssprint_r>
 8006930:	2800      	cmp	r0, #0
 8006932:	f040 8151 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006936:	a929      	add	r1, sp, #164	; 0xa4
 8006938:	460c      	mov	r4, r1
 800693a:	3f10      	subs	r7, #16
 800693c:	e765      	b.n	800680a <_svfprintf_r+0xf12>
 800693e:	460c      	mov	r4, r1
 8006940:	e77d      	b.n	800683e <_svfprintf_r+0xf46>
 8006942:	2e00      	cmp	r6, #0
 8006944:	d049      	beq.n	80069da <_svfprintf_r+0x10e2>
 8006946:	3e01      	subs	r6, #1
 8006948:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800694a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800694c:	6023      	str	r3, [r4, #0]
 800694e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006950:	6063      	str	r3, [r4, #4]
 8006952:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006954:	4413      	add	r3, r2
 8006956:	9328      	str	r3, [sp, #160]	; 0xa0
 8006958:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800695a:	3301      	adds	r3, #1
 800695c:	2b07      	cmp	r3, #7
 800695e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006960:	dc42      	bgt.n	80069e8 <_svfprintf_r+0x10f0>
 8006962:	3408      	adds	r4, #8
 8006964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006966:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006968:	4453      	add	r3, sl
 800696a:	7812      	ldrb	r2, [r2, #0]
 800696c:	1b5b      	subs	r3, r3, r5
 800696e:	429a      	cmp	r2, r3
 8006970:	bfa8      	it	ge
 8006972:	461a      	movge	r2, r3
 8006974:	2a00      	cmp	r2, #0
 8006976:	9207      	str	r2, [sp, #28]
 8006978:	dd0a      	ble.n	8006990 <_svfprintf_r+0x1098>
 800697a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800697c:	e9c4 5200 	strd	r5, r2, [r4]
 8006980:	4413      	add	r3, r2
 8006982:	9328      	str	r3, [sp, #160]	; 0xa0
 8006984:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006986:	3301      	adds	r3, #1
 8006988:	2b07      	cmp	r3, #7
 800698a:	9327      	str	r3, [sp, #156]	; 0x9c
 800698c:	dc36      	bgt.n	80069fc <_svfprintf_r+0x1104>
 800698e:	3408      	adds	r4, #8
 8006990:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006992:	781f      	ldrb	r7, [r3, #0]
 8006994:	9b07      	ldr	r3, [sp, #28]
 8006996:	2b00      	cmp	r3, #0
 8006998:	bfa8      	it	ge
 800699a:	1aff      	subge	r7, r7, r3
 800699c:	2f00      	cmp	r7, #0
 800699e:	dd18      	ble.n	80069d2 <_svfprintf_r+0x10da>
 80069a0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80069a4:	482f      	ldr	r0, [pc, #188]	; (8006a64 <_svfprintf_r+0x116c>)
 80069a6:	2f10      	cmp	r7, #16
 80069a8:	f103 0301 	add.w	r3, r3, #1
 80069ac:	f104 0108 	add.w	r1, r4, #8
 80069b0:	6020      	str	r0, [r4, #0]
 80069b2:	dc2d      	bgt.n	8006a10 <_svfprintf_r+0x1118>
 80069b4:	443a      	add	r2, r7
 80069b6:	2b07      	cmp	r3, #7
 80069b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80069bc:	6067      	str	r7, [r4, #4]
 80069be:	dd3a      	ble.n	8006a36 <_svfprintf_r+0x113e>
 80069c0:	4659      	mov	r1, fp
 80069c2:	4648      	mov	r0, r9
 80069c4:	aa26      	add	r2, sp, #152	; 0x98
 80069c6:	f003 fc79 	bl	800a2bc <__ssprint_r>
 80069ca:	2800      	cmp	r0, #0
 80069cc:	f040 8104 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80069d0:	ac29      	add	r4, sp, #164	; 0xa4
 80069d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	441d      	add	r5, r3
 80069d8:	e735      	b.n	8006846 <_svfprintf_r+0xf4e>
 80069da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069dc:	3b01      	subs	r3, #1
 80069de:	930d      	str	r3, [sp, #52]	; 0x34
 80069e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069e2:	3b01      	subs	r3, #1
 80069e4:	930c      	str	r3, [sp, #48]	; 0x30
 80069e6:	e7af      	b.n	8006948 <_svfprintf_r+0x1050>
 80069e8:	4659      	mov	r1, fp
 80069ea:	4648      	mov	r0, r9
 80069ec:	aa26      	add	r2, sp, #152	; 0x98
 80069ee:	f003 fc65 	bl	800a2bc <__ssprint_r>
 80069f2:	2800      	cmp	r0, #0
 80069f4:	f040 80f0 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 80069f8:	ac29      	add	r4, sp, #164	; 0xa4
 80069fa:	e7b3      	b.n	8006964 <_svfprintf_r+0x106c>
 80069fc:	4659      	mov	r1, fp
 80069fe:	4648      	mov	r0, r9
 8006a00:	aa26      	add	r2, sp, #152	; 0x98
 8006a02:	f003 fc5b 	bl	800a2bc <__ssprint_r>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	f040 80e6 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006a0c:	ac29      	add	r4, sp, #164	; 0xa4
 8006a0e:	e7bf      	b.n	8006990 <_svfprintf_r+0x1098>
 8006a10:	2010      	movs	r0, #16
 8006a12:	2b07      	cmp	r3, #7
 8006a14:	4402      	add	r2, r0
 8006a16:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006a1a:	6060      	str	r0, [r4, #4]
 8006a1c:	dd08      	ble.n	8006a30 <_svfprintf_r+0x1138>
 8006a1e:	4659      	mov	r1, fp
 8006a20:	4648      	mov	r0, r9
 8006a22:	aa26      	add	r2, sp, #152	; 0x98
 8006a24:	f003 fc4a 	bl	800a2bc <__ssprint_r>
 8006a28:	2800      	cmp	r0, #0
 8006a2a:	f040 80d5 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006a2e:	a929      	add	r1, sp, #164	; 0xa4
 8006a30:	460c      	mov	r4, r1
 8006a32:	3f10      	subs	r7, #16
 8006a34:	e7b4      	b.n	80069a0 <_svfprintf_r+0x10a8>
 8006a36:	460c      	mov	r4, r1
 8006a38:	e7cb      	b.n	80069d2 <_svfprintf_r+0x10da>
 8006a3a:	4659      	mov	r1, fp
 8006a3c:	4648      	mov	r0, r9
 8006a3e:	aa26      	add	r2, sp, #152	; 0x98
 8006a40:	f003 fc3c 	bl	800a2bc <__ssprint_r>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	f040 80c7 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006a4a:	ac29      	add	r4, sp, #164	; 0xa4
 8006a4c:	e71b      	b.n	8006886 <_svfprintf_r+0xf8e>
 8006a4e:	4659      	mov	r1, fp
 8006a50:	4648      	mov	r0, r9
 8006a52:	aa26      	add	r2, sp, #152	; 0x98
 8006a54:	f003 fc32 	bl	800a2bc <__ssprint_r>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	f040 80bd 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006a5e:	ac29      	add	r4, sp, #164	; 0xa4
 8006a60:	e728      	b.n	80068b4 <_svfprintf_r+0xfbc>
 8006a62:	bf00      	nop
 8006a64:	0800c770 	.word	0x0800c770
 8006a68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a6a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a6c:	2a01      	cmp	r2, #1
 8006a6e:	f107 0701 	add.w	r7, r7, #1
 8006a72:	f103 0301 	add.w	r3, r3, #1
 8006a76:	f104 0508 	add.w	r5, r4, #8
 8006a7a:	dc02      	bgt.n	8006a82 <_svfprintf_r+0x118a>
 8006a7c:	f018 0f01 	tst.w	r8, #1
 8006a80:	d07e      	beq.n	8006b80 <_svfprintf_r+0x1288>
 8006a82:	2201      	movs	r2, #1
 8006a84:	2b07      	cmp	r3, #7
 8006a86:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006a8a:	f8c4 a000 	str.w	sl, [r4]
 8006a8e:	6062      	str	r2, [r4, #4]
 8006a90:	dd08      	ble.n	8006aa4 <_svfprintf_r+0x11ac>
 8006a92:	4659      	mov	r1, fp
 8006a94:	4648      	mov	r0, r9
 8006a96:	aa26      	add	r2, sp, #152	; 0x98
 8006a98:	f003 fc10 	bl	800a2bc <__ssprint_r>
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	f040 809b 	bne.w	8006bd8 <_svfprintf_r+0x12e0>
 8006aa2:	ad29      	add	r5, sp, #164	; 0xa4
 8006aa4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006aa6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006aa8:	602b      	str	r3, [r5, #0]
 8006aaa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006aac:	606b      	str	r3, [r5, #4]
 8006aae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006ab0:	4413      	add	r3, r2
 8006ab2:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ab4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	2b07      	cmp	r3, #7
 8006aba:	9327      	str	r3, [sp, #156]	; 0x9c
 8006abc:	dc32      	bgt.n	8006b24 <_svfprintf_r+0x122c>
 8006abe:	3508      	adds	r5, #8
 8006ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ac8:	1e5c      	subs	r4, r3, #1
 8006aca:	2300      	movs	r3, #0
 8006acc:	f7f9 ff6c 	bl	80009a8 <__aeabi_dcmpeq>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	d130      	bne.n	8006b36 <_svfprintf_r+0x123e>
 8006ad4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006ad6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ada:	3101      	adds	r1, #1
 8006adc:	3b01      	subs	r3, #1
 8006ade:	f10a 0001 	add.w	r0, sl, #1
 8006ae2:	4413      	add	r3, r2
 8006ae4:	2907      	cmp	r1, #7
 8006ae6:	e9c5 0400 	strd	r0, r4, [r5]
 8006aea:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8006aee:	dd50      	ble.n	8006b92 <_svfprintf_r+0x129a>
 8006af0:	4659      	mov	r1, fp
 8006af2:	4648      	mov	r0, r9
 8006af4:	aa26      	add	r2, sp, #152	; 0x98
 8006af6:	f003 fbe1 	bl	800a2bc <__ssprint_r>
 8006afa:	2800      	cmp	r0, #0
 8006afc:	d16c      	bne.n	8006bd8 <_svfprintf_r+0x12e0>
 8006afe:	ad29      	add	r5, sp, #164	; 0xa4
 8006b00:	ab22      	add	r3, sp, #136	; 0x88
 8006b02:	602b      	str	r3, [r5, #0]
 8006b04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b06:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b08:	606b      	str	r3, [r5, #4]
 8006b0a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006b0c:	4413      	add	r3, r2
 8006b0e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006b10:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b12:	3301      	adds	r3, #1
 8006b14:	2b07      	cmp	r3, #7
 8006b16:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b18:	f73f adb7 	bgt.w	800668a <_svfprintf_r+0xd92>
 8006b1c:	f105 0408 	add.w	r4, r5, #8
 8006b20:	f7ff babe 	b.w	80060a0 <_svfprintf_r+0x7a8>
 8006b24:	4659      	mov	r1, fp
 8006b26:	4648      	mov	r0, r9
 8006b28:	aa26      	add	r2, sp, #152	; 0x98
 8006b2a:	f003 fbc7 	bl	800a2bc <__ssprint_r>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	d152      	bne.n	8006bd8 <_svfprintf_r+0x12e0>
 8006b32:	ad29      	add	r5, sp, #164	; 0xa4
 8006b34:	e7c4      	b.n	8006ac0 <_svfprintf_r+0x11c8>
 8006b36:	2c00      	cmp	r4, #0
 8006b38:	dde2      	ble.n	8006b00 <_svfprintf_r+0x1208>
 8006b3a:	2710      	movs	r7, #16
 8006b3c:	4e56      	ldr	r6, [pc, #344]	; (8006c98 <_svfprintf_r+0x13a0>)
 8006b3e:	2c10      	cmp	r4, #16
 8006b40:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006b44:	f105 0108 	add.w	r1, r5, #8
 8006b48:	f103 0301 	add.w	r3, r3, #1
 8006b4c:	602e      	str	r6, [r5, #0]
 8006b4e:	dc07      	bgt.n	8006b60 <_svfprintf_r+0x1268>
 8006b50:	606c      	str	r4, [r5, #4]
 8006b52:	2b07      	cmp	r3, #7
 8006b54:	4414      	add	r4, r2
 8006b56:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8006b5a:	dcc9      	bgt.n	8006af0 <_svfprintf_r+0x11f8>
 8006b5c:	460d      	mov	r5, r1
 8006b5e:	e7cf      	b.n	8006b00 <_svfprintf_r+0x1208>
 8006b60:	3210      	adds	r2, #16
 8006b62:	2b07      	cmp	r3, #7
 8006b64:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b68:	606f      	str	r7, [r5, #4]
 8006b6a:	dd06      	ble.n	8006b7a <_svfprintf_r+0x1282>
 8006b6c:	4659      	mov	r1, fp
 8006b6e:	4648      	mov	r0, r9
 8006b70:	aa26      	add	r2, sp, #152	; 0x98
 8006b72:	f003 fba3 	bl	800a2bc <__ssprint_r>
 8006b76:	bb78      	cbnz	r0, 8006bd8 <_svfprintf_r+0x12e0>
 8006b78:	a929      	add	r1, sp, #164	; 0xa4
 8006b7a:	460d      	mov	r5, r1
 8006b7c:	3c10      	subs	r4, #16
 8006b7e:	e7de      	b.n	8006b3e <_svfprintf_r+0x1246>
 8006b80:	2201      	movs	r2, #1
 8006b82:	2b07      	cmp	r3, #7
 8006b84:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8006b88:	f8c4 a000 	str.w	sl, [r4]
 8006b8c:	6062      	str	r2, [r4, #4]
 8006b8e:	ddb7      	ble.n	8006b00 <_svfprintf_r+0x1208>
 8006b90:	e7ae      	b.n	8006af0 <_svfprintf_r+0x11f8>
 8006b92:	3508      	adds	r5, #8
 8006b94:	e7b4      	b.n	8006b00 <_svfprintf_r+0x1208>
 8006b96:	460c      	mov	r4, r1
 8006b98:	f7ff ba82 	b.w	80060a0 <_svfprintf_r+0x7a8>
 8006b9c:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006ba0:	1a9d      	subs	r5, r3, r2
 8006ba2:	2d00      	cmp	r5, #0
 8006ba4:	f77f aa80 	ble.w	80060a8 <_svfprintf_r+0x7b0>
 8006ba8:	2710      	movs	r7, #16
 8006baa:	4e3c      	ldr	r6, [pc, #240]	; (8006c9c <_svfprintf_r+0x13a4>)
 8006bac:	2d10      	cmp	r5, #16
 8006bae:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006bb2:	6026      	str	r6, [r4, #0]
 8006bb4:	f103 0301 	add.w	r3, r3, #1
 8006bb8:	dc18      	bgt.n	8006bec <_svfprintf_r+0x12f4>
 8006bba:	6065      	str	r5, [r4, #4]
 8006bbc:	2b07      	cmp	r3, #7
 8006bbe:	4415      	add	r5, r2
 8006bc0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006bc4:	f77f aa70 	ble.w	80060a8 <_svfprintf_r+0x7b0>
 8006bc8:	4659      	mov	r1, fp
 8006bca:	4648      	mov	r0, r9
 8006bcc:	aa26      	add	r2, sp, #152	; 0x98
 8006bce:	f003 fb75 	bl	800a2bc <__ssprint_r>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	f43f aa68 	beq.w	80060a8 <_svfprintf_r+0x7b0>
 8006bd8:	9b08      	ldr	r3, [sp, #32]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	f43f a88d 	beq.w	8005cfa <_svfprintf_r+0x402>
 8006be0:	4619      	mov	r1, r3
 8006be2:	4648      	mov	r0, r9
 8006be4:	f002 fb32 	bl	800924c <_free_r>
 8006be8:	f7ff b887 	b.w	8005cfa <_svfprintf_r+0x402>
 8006bec:	3210      	adds	r2, #16
 8006bee:	2b07      	cmp	r3, #7
 8006bf0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006bf4:	6067      	str	r7, [r4, #4]
 8006bf6:	dc02      	bgt.n	8006bfe <_svfprintf_r+0x1306>
 8006bf8:	3408      	adds	r4, #8
 8006bfa:	3d10      	subs	r5, #16
 8006bfc:	e7d6      	b.n	8006bac <_svfprintf_r+0x12b4>
 8006bfe:	4659      	mov	r1, fp
 8006c00:	4648      	mov	r0, r9
 8006c02:	aa26      	add	r2, sp, #152	; 0x98
 8006c04:	f003 fb5a 	bl	800a2bc <__ssprint_r>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d1e5      	bne.n	8006bd8 <_svfprintf_r+0x12e0>
 8006c0c:	ac29      	add	r4, sp, #164	; 0xa4
 8006c0e:	e7f4      	b.n	8006bfa <_svfprintf_r+0x1302>
 8006c10:	4648      	mov	r0, r9
 8006c12:	9908      	ldr	r1, [sp, #32]
 8006c14:	f002 fb1a 	bl	800924c <_free_r>
 8006c18:	f7ff ba5e 	b.w	80060d8 <_svfprintf_r+0x7e0>
 8006c1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f43f a86b 	beq.w	8005cfa <_svfprintf_r+0x402>
 8006c24:	4659      	mov	r1, fp
 8006c26:	4648      	mov	r0, r9
 8006c28:	aa26      	add	r2, sp, #152	; 0x98
 8006c2a:	f003 fb47 	bl	800a2bc <__ssprint_r>
 8006c2e:	f7ff b864 	b.w	8005cfa <_svfprintf_r+0x402>
 8006c32:	ea56 0207 	orrs.w	r2, r6, r7
 8006c36:	f8cd 8020 	str.w	r8, [sp, #32]
 8006c3a:	f43f ab70 	beq.w	800631e <_svfprintf_r+0xa26>
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	f43f ac0d 	beq.w	800645e <_svfprintf_r+0xb66>
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8006c4a:	f43f ac55 	beq.w	80064f8 <_svfprintf_r+0xc00>
 8006c4e:	f006 0307 	and.w	r3, r6, #7
 8006c52:	08f6      	lsrs	r6, r6, #3
 8006c54:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8006c58:	08ff      	lsrs	r7, r7, #3
 8006c5a:	3330      	adds	r3, #48	; 0x30
 8006c5c:	ea56 0107 	orrs.w	r1, r6, r7
 8006c60:	4652      	mov	r2, sl
 8006c62:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8006c66:	d1f2      	bne.n	8006c4e <_svfprintf_r+0x1356>
 8006c68:	9908      	ldr	r1, [sp, #32]
 8006c6a:	07c9      	lsls	r1, r1, #31
 8006c6c:	d506      	bpl.n	8006c7c <_svfprintf_r+0x1384>
 8006c6e:	2b30      	cmp	r3, #48	; 0x30
 8006c70:	d004      	beq.n	8006c7c <_svfprintf_r+0x1384>
 8006c72:	2330      	movs	r3, #48	; 0x30
 8006c74:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8006c78:	f1a2 0a02 	sub.w	sl, r2, #2
 8006c7c:	ab52      	add	r3, sp, #328	; 0x148
 8006c7e:	eba3 030a 	sub.w	r3, r3, sl
 8006c82:	9f07      	ldr	r7, [sp, #28]
 8006c84:	9307      	str	r3, [sp, #28]
 8006c86:	2300      	movs	r3, #0
 8006c88:	461e      	mov	r6, r3
 8006c8a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c8e:	9308      	str	r3, [sp, #32]
 8006c90:	461d      	mov	r5, r3
 8006c92:	930c      	str	r3, [sp, #48]	; 0x30
 8006c94:	f7ff b946 	b.w	8005f24 <_svfprintf_r+0x62c>
 8006c98:	0800c770 	.word	0x0800c770
 8006c9c:	0800c760 	.word	0x0800c760

08006ca0 <sysconf>:
 8006ca0:	2808      	cmp	r0, #8
 8006ca2:	b508      	push	{r3, lr}
 8006ca4:	d006      	beq.n	8006cb4 <sysconf+0x14>
 8006ca6:	f7fe fadb 	bl	8005260 <__errno>
 8006caa:	2316      	movs	r3, #22
 8006cac:	6003      	str	r3, [r0, #0]
 8006cae:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb2:	bd08      	pop	{r3, pc}
 8006cb4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006cb8:	e7fb      	b.n	8006cb2 <sysconf+0x12>
	...

08006cbc <_vfprintf_r>:
 8006cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc0:	b0d3      	sub	sp, #332	; 0x14c
 8006cc2:	468a      	mov	sl, r1
 8006cc4:	4691      	mov	r9, r2
 8006cc6:	461c      	mov	r4, r3
 8006cc8:	461e      	mov	r6, r3
 8006cca:	4680      	mov	r8, r0
 8006ccc:	f002 fce6 	bl	800969c <_localeconv_r>
 8006cd0:	6803      	ldr	r3, [r0, #0]
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	9317      	str	r3, [sp, #92]	; 0x5c
 8006cd6:	f7f9 fa3b 	bl	8000150 <strlen>
 8006cda:	9012      	str	r0, [sp, #72]	; 0x48
 8006cdc:	f1b8 0f00 	cmp.w	r8, #0
 8006ce0:	d005      	beq.n	8006cee <_vfprintf_r+0x32>
 8006ce2:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 8006ce6:	b913      	cbnz	r3, 8006cee <_vfprintf_r+0x32>
 8006ce8:	4640      	mov	r0, r8
 8006cea:	f002 fa1f 	bl	800912c <__sinit>
 8006cee:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006cf2:	07d8      	lsls	r0, r3, #31
 8006cf4:	d407      	bmi.n	8006d06 <_vfprintf_r+0x4a>
 8006cf6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006cfa:	0599      	lsls	r1, r3, #22
 8006cfc:	d403      	bmi.n	8006d06 <_vfprintf_r+0x4a>
 8006cfe:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006d02:	f002 fcd1 	bl	80096a8 <__retarget_lock_acquire_recursive>
 8006d06:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8006d0a:	049a      	lsls	r2, r3, #18
 8006d0c:	d409      	bmi.n	8006d22 <_vfprintf_r+0x66>
 8006d0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006d12:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006d16:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006d1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d1e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8006d22:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006d26:	071b      	lsls	r3, r3, #28
 8006d28:	d502      	bpl.n	8006d30 <_vfprintf_r+0x74>
 8006d2a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006d2e:	b9c3      	cbnz	r3, 8006d62 <_vfprintf_r+0xa6>
 8006d30:	4651      	mov	r1, sl
 8006d32:	4640      	mov	r0, r8
 8006d34:	f001 fa5a 	bl	80081ec <__swsetup_r>
 8006d38:	b198      	cbz	r0, 8006d62 <_vfprintf_r+0xa6>
 8006d3a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006d3e:	07df      	lsls	r7, r3, #31
 8006d40:	d506      	bpl.n	8006d50 <_vfprintf_r+0x94>
 8006d42:	f04f 33ff 	mov.w	r3, #4294967295
 8006d46:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d48:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006d4a:	b053      	add	sp, #332	; 0x14c
 8006d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d50:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006d54:	059e      	lsls	r6, r3, #22
 8006d56:	d4f4      	bmi.n	8006d42 <_vfprintf_r+0x86>
 8006d58:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006d5c:	f002 fca5 	bl	80096aa <__retarget_lock_release_recursive>
 8006d60:	e7ef      	b.n	8006d42 <_vfprintf_r+0x86>
 8006d62:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006d66:	f003 021a 	and.w	r2, r3, #26
 8006d6a:	2a0a      	cmp	r2, #10
 8006d6c:	d116      	bne.n	8006d9c <_vfprintf_r+0xe0>
 8006d6e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8006d72:	2a00      	cmp	r2, #0
 8006d74:	db12      	blt.n	8006d9c <_vfprintf_r+0xe0>
 8006d76:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8006d7a:	07d5      	lsls	r5, r2, #31
 8006d7c:	d405      	bmi.n	8006d8a <_vfprintf_r+0xce>
 8006d7e:	0598      	lsls	r0, r3, #22
 8006d80:	d403      	bmi.n	8006d8a <_vfprintf_r+0xce>
 8006d82:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006d86:	f002 fc90 	bl	80096aa <__retarget_lock_release_recursive>
 8006d8a:	4623      	mov	r3, r4
 8006d8c:	464a      	mov	r2, r9
 8006d8e:	4651      	mov	r1, sl
 8006d90:	4640      	mov	r0, r8
 8006d92:	b053      	add	sp, #332	; 0x14c
 8006d94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d98:	f001 b9ae 	b.w	80080f8 <__sbprintf>
 8006d9c:	2500      	movs	r5, #0
 8006d9e:	2200      	movs	r2, #0
 8006da0:	2300      	movs	r3, #0
 8006da2:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006da6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006daa:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8006dae:	ac29      	add	r4, sp, #164	; 0xa4
 8006db0:	9426      	str	r4, [sp, #152]	; 0x98
 8006db2:	9509      	str	r5, [sp, #36]	; 0x24
 8006db4:	950e      	str	r5, [sp, #56]	; 0x38
 8006db6:	9516      	str	r5, [sp, #88]	; 0x58
 8006db8:	9518      	str	r5, [sp, #96]	; 0x60
 8006dba:	9513      	str	r5, [sp, #76]	; 0x4c
 8006dbc:	464b      	mov	r3, r9
 8006dbe:	461d      	mov	r5, r3
 8006dc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dc4:	b10a      	cbz	r2, 8006dca <_vfprintf_r+0x10e>
 8006dc6:	2a25      	cmp	r2, #37	; 0x25
 8006dc8:	d1f9      	bne.n	8006dbe <_vfprintf_r+0x102>
 8006dca:	ebb5 0709 	subs.w	r7, r5, r9
 8006dce:	d00d      	beq.n	8006dec <_vfprintf_r+0x130>
 8006dd0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dd2:	e9c4 9700 	strd	r9, r7, [r4]
 8006dd6:	443b      	add	r3, r7
 8006dd8:	9328      	str	r3, [sp, #160]	; 0xa0
 8006dda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ddc:	3301      	adds	r3, #1
 8006dde:	2b07      	cmp	r3, #7
 8006de0:	9327      	str	r3, [sp, #156]	; 0x9c
 8006de2:	dc79      	bgt.n	8006ed8 <_vfprintf_r+0x21c>
 8006de4:	3408      	adds	r4, #8
 8006de6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006de8:	443b      	add	r3, r7
 8006dea:	9313      	str	r3, [sp, #76]	; 0x4c
 8006dec:	782b      	ldrb	r3, [r5, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	f001 813e 	beq.w	8008070 <_vfprintf_r+0x13b4>
 8006df4:	2300      	movs	r3, #0
 8006df6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dfa:	469b      	mov	fp, r3
 8006dfc:	270a      	movs	r7, #10
 8006dfe:	212b      	movs	r1, #43	; 0x2b
 8006e00:	3501      	adds	r5, #1
 8006e02:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006e06:	9207      	str	r2, [sp, #28]
 8006e08:	9314      	str	r3, [sp, #80]	; 0x50
 8006e0a:	462b      	mov	r3, r5
 8006e0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e10:	920a      	str	r2, [sp, #40]	; 0x28
 8006e12:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e16:	3b20      	subs	r3, #32
 8006e18:	2b5a      	cmp	r3, #90	; 0x5a
 8006e1a:	f200 85b3 	bhi.w	8007984 <_vfprintf_r+0xcc8>
 8006e1e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006e22:	007e      	.short	0x007e
 8006e24:	05b105b1 	.word	0x05b105b1
 8006e28:	05b10086 	.word	0x05b10086
 8006e2c:	05b105b1 	.word	0x05b105b1
 8006e30:	05b10065 	.word	0x05b10065
 8006e34:	008905b1 	.word	0x008905b1
 8006e38:	05b10093 	.word	0x05b10093
 8006e3c:	00960090 	.word	0x00960090
 8006e40:	00b205b1 	.word	0x00b205b1
 8006e44:	00b500b5 	.word	0x00b500b5
 8006e48:	00b500b5 	.word	0x00b500b5
 8006e4c:	00b500b5 	.word	0x00b500b5
 8006e50:	00b500b5 	.word	0x00b500b5
 8006e54:	05b100b5 	.word	0x05b100b5
 8006e58:	05b105b1 	.word	0x05b105b1
 8006e5c:	05b105b1 	.word	0x05b105b1
 8006e60:	05b105b1 	.word	0x05b105b1
 8006e64:	05b10124 	.word	0x05b10124
 8006e68:	00f500e2 	.word	0x00f500e2
 8006e6c:	01240124 	.word	0x01240124
 8006e70:	05b10124 	.word	0x05b10124
 8006e74:	05b105b1 	.word	0x05b105b1
 8006e78:	00c505b1 	.word	0x00c505b1
 8006e7c:	05b105b1 	.word	0x05b105b1
 8006e80:	05b1048b 	.word	0x05b1048b
 8006e84:	05b105b1 	.word	0x05b105b1
 8006e88:	05b104d5 	.word	0x05b104d5
 8006e8c:	05b104f6 	.word	0x05b104f6
 8006e90:	051805b1 	.word	0x051805b1
 8006e94:	05b105b1 	.word	0x05b105b1
 8006e98:	05b105b1 	.word	0x05b105b1
 8006e9c:	05b105b1 	.word	0x05b105b1
 8006ea0:	05b105b1 	.word	0x05b105b1
 8006ea4:	05b10124 	.word	0x05b10124
 8006ea8:	00f700e2 	.word	0x00f700e2
 8006eac:	01240124 	.word	0x01240124
 8006eb0:	00c80124 	.word	0x00c80124
 8006eb4:	00dc00f7 	.word	0x00dc00f7
 8006eb8:	00d505b1 	.word	0x00d505b1
 8006ebc:	046605b1 	.word	0x046605b1
 8006ec0:	04c3048d 	.word	0x04c3048d
 8006ec4:	05b100dc 	.word	0x05b100dc
 8006ec8:	007c04d5 	.word	0x007c04d5
 8006ecc:	05b104f8 	.word	0x05b104f8
 8006ed0:	053705b1 	.word	0x053705b1
 8006ed4:	007c05b1 	.word	0x007c05b1
 8006ed8:	4651      	mov	r1, sl
 8006eda:	4640      	mov	r0, r8
 8006edc:	aa26      	add	r2, sp, #152	; 0x98
 8006ede:	f003 fa68 	bl	800a3b2 <__sprint_r>
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	f040 812d 	bne.w	8007142 <_vfprintf_r+0x486>
 8006ee8:	ac29      	add	r4, sp, #164	; 0xa4
 8006eea:	e77c      	b.n	8006de6 <_vfprintf_r+0x12a>
 8006eec:	4640      	mov	r0, r8
 8006eee:	f002 fbd5 	bl	800969c <_localeconv_r>
 8006ef2:	6843      	ldr	r3, [r0, #4]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	9318      	str	r3, [sp, #96]	; 0x60
 8006ef8:	f7f9 f92a 	bl	8000150 <strlen>
 8006efc:	9016      	str	r0, [sp, #88]	; 0x58
 8006efe:	4640      	mov	r0, r8
 8006f00:	f002 fbcc 	bl	800969c <_localeconv_r>
 8006f04:	6883      	ldr	r3, [r0, #8]
 8006f06:	212b      	movs	r1, #43	; 0x2b
 8006f08:	930e      	str	r3, [sp, #56]	; 0x38
 8006f0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f0c:	b12b      	cbz	r3, 8006f1a <_vfprintf_r+0x25e>
 8006f0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f10:	b11b      	cbz	r3, 8006f1a <_vfprintf_r+0x25e>
 8006f12:	781b      	ldrb	r3, [r3, #0]
 8006f14:	b10b      	cbz	r3, 8006f1a <_vfprintf_r+0x25e>
 8006f16:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8006f1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f1c:	e775      	b.n	8006e0a <_vfprintf_r+0x14e>
 8006f1e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1f9      	bne.n	8006f1a <_vfprintf_r+0x25e>
 8006f26:	2320      	movs	r3, #32
 8006f28:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006f2c:	e7f5      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006f2e:	f04b 0b01 	orr.w	fp, fp, #1
 8006f32:	e7f2      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006f34:	f856 3b04 	ldr.w	r3, [r6], #4
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	9314      	str	r3, [sp, #80]	; 0x50
 8006f3c:	daed      	bge.n	8006f1a <_vfprintf_r+0x25e>
 8006f3e:	425b      	negs	r3, r3
 8006f40:	9314      	str	r3, [sp, #80]	; 0x50
 8006f42:	f04b 0b04 	orr.w	fp, fp, #4
 8006f46:	e7e8      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006f48:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006f4c:	e7e5      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006f4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f54:	2a2a      	cmp	r2, #42	; 0x2a
 8006f56:	920a      	str	r2, [sp, #40]	; 0x28
 8006f58:	d112      	bne.n	8006f80 <_vfprintf_r+0x2c4>
 8006f5a:	f856 0b04 	ldr.w	r0, [r6], #4
 8006f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f60:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8006f64:	9207      	str	r2, [sp, #28]
 8006f66:	e7d8      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006f68:	9807      	ldr	r0, [sp, #28]
 8006f6a:	fb07 2200 	mla	r2, r7, r0, r2
 8006f6e:	9207      	str	r2, [sp, #28]
 8006f70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f74:	920a      	str	r2, [sp, #40]	; 0x28
 8006f76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f78:	3a30      	subs	r2, #48	; 0x30
 8006f7a:	2a09      	cmp	r2, #9
 8006f7c:	d9f4      	bls.n	8006f68 <_vfprintf_r+0x2ac>
 8006f7e:	e748      	b.n	8006e12 <_vfprintf_r+0x156>
 8006f80:	2200      	movs	r2, #0
 8006f82:	9207      	str	r2, [sp, #28]
 8006f84:	e7f7      	b.n	8006f76 <_vfprintf_r+0x2ba>
 8006f86:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8006f8a:	e7c6      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f90:	9214      	str	r2, [sp, #80]	; 0x50
 8006f92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f94:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006f96:	3a30      	subs	r2, #48	; 0x30
 8006f98:	fb07 2200 	mla	r2, r7, r0, r2
 8006f9c:	9214      	str	r2, [sp, #80]	; 0x50
 8006f9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fa2:	920a      	str	r2, [sp, #40]	; 0x28
 8006fa4:	3a30      	subs	r2, #48	; 0x30
 8006fa6:	2a09      	cmp	r2, #9
 8006fa8:	d9f3      	bls.n	8006f92 <_vfprintf_r+0x2d6>
 8006faa:	e732      	b.n	8006e12 <_vfprintf_r+0x156>
 8006fac:	f04b 0b08 	orr.w	fp, fp, #8
 8006fb0:	e7b3      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006fb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	2b68      	cmp	r3, #104	; 0x68
 8006fb8:	bf01      	itttt	eq
 8006fba:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006fbc:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8006fc0:	3301      	addeq	r3, #1
 8006fc2:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006fc4:	bf18      	it	ne
 8006fc6:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8006fca:	e7a6      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	2b6c      	cmp	r3, #108	; 0x6c
 8006fd2:	d105      	bne.n	8006fe0 <_vfprintf_r+0x324>
 8006fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fda:	f04b 0b20 	orr.w	fp, fp, #32
 8006fde:	e79c      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006fe0:	f04b 0b10 	orr.w	fp, fp, #16
 8006fe4:	e799      	b.n	8006f1a <_vfprintf_r+0x25e>
 8006fe6:	4632      	mov	r2, r6
 8006fe8:	2000      	movs	r0, #0
 8006fea:	f852 3b04 	ldr.w	r3, [r2], #4
 8006fee:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006ff2:	920b      	str	r2, [sp, #44]	; 0x2c
 8006ff4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007002:	9008      	str	r0, [sp, #32]
 8007004:	9307      	str	r3, [sp, #28]
 8007006:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800700a:	e1ba      	b.n	8007382 <_vfprintf_r+0x6c6>
 800700c:	f04b 0b10 	orr.w	fp, fp, #16
 8007010:	f01b 0f20 	tst.w	fp, #32
 8007014:	d011      	beq.n	800703a <_vfprintf_r+0x37e>
 8007016:	3607      	adds	r6, #7
 8007018:	f026 0307 	bic.w	r3, r6, #7
 800701c:	461a      	mov	r2, r3
 800701e:	f852 6b08 	ldr.w	r6, [r2], #8
 8007022:	685d      	ldr	r5, [r3, #4]
 8007024:	920b      	str	r2, [sp, #44]	; 0x2c
 8007026:	2d00      	cmp	r5, #0
 8007028:	da05      	bge.n	8007036 <_vfprintf_r+0x37a>
 800702a:	232d      	movs	r3, #45	; 0x2d
 800702c:	4276      	negs	r6, r6
 800702e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8007032:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007036:	2301      	movs	r3, #1
 8007038:	e391      	b.n	800775e <_vfprintf_r+0xaa2>
 800703a:	4633      	mov	r3, r6
 800703c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007040:	f01b 0f10 	tst.w	fp, #16
 8007044:	930b      	str	r3, [sp, #44]	; 0x2c
 8007046:	d002      	beq.n	800704e <_vfprintf_r+0x392>
 8007048:	462e      	mov	r6, r5
 800704a:	17ed      	asrs	r5, r5, #31
 800704c:	e7eb      	b.n	8007026 <_vfprintf_r+0x36a>
 800704e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007052:	d003      	beq.n	800705c <_vfprintf_r+0x3a0>
 8007054:	b22e      	sxth	r6, r5
 8007056:	f345 35c0 	sbfx	r5, r5, #15, #1
 800705a:	e7e4      	b.n	8007026 <_vfprintf_r+0x36a>
 800705c:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8007060:	d0f2      	beq.n	8007048 <_vfprintf_r+0x38c>
 8007062:	b26e      	sxtb	r6, r5
 8007064:	f345 15c0 	sbfx	r5, r5, #7, #1
 8007068:	e7dd      	b.n	8007026 <_vfprintf_r+0x36a>
 800706a:	3607      	adds	r6, #7
 800706c:	f026 0307 	bic.w	r3, r6, #7
 8007070:	4619      	mov	r1, r3
 8007072:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007076:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800707a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800707e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007082:	910b      	str	r1, [sp, #44]	; 0x2c
 8007084:	f04f 32ff 	mov.w	r2, #4294967295
 8007088:	4630      	mov	r0, r6
 800708a:	4629      	mov	r1, r5
 800708c:	4b3e      	ldr	r3, [pc, #248]	; (8007188 <_vfprintf_r+0x4cc>)
 800708e:	f7f9 fcbd 	bl	8000a0c <__aeabi_dcmpun>
 8007092:	bb10      	cbnz	r0, 80070da <_vfprintf_r+0x41e>
 8007094:	f04f 32ff 	mov.w	r2, #4294967295
 8007098:	4630      	mov	r0, r6
 800709a:	4629      	mov	r1, r5
 800709c:	4b3a      	ldr	r3, [pc, #232]	; (8007188 <_vfprintf_r+0x4cc>)
 800709e:	f7f9 fc97 	bl	80009d0 <__aeabi_dcmple>
 80070a2:	b9d0      	cbnz	r0, 80070da <_vfprintf_r+0x41e>
 80070a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070a8:	2200      	movs	r2, #0
 80070aa:	2300      	movs	r3, #0
 80070ac:	f7f9 fc86 	bl	80009bc <__aeabi_dcmplt>
 80070b0:	b110      	cbz	r0, 80070b8 <_vfprintf_r+0x3fc>
 80070b2:	232d      	movs	r3, #45	; 0x2d
 80070b4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80070b8:	4a34      	ldr	r2, [pc, #208]	; (800718c <_vfprintf_r+0x4d0>)
 80070ba:	4835      	ldr	r0, [pc, #212]	; (8007190 <_vfprintf_r+0x4d4>)
 80070bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070be:	2100      	movs	r1, #0
 80070c0:	2b47      	cmp	r3, #71	; 0x47
 80070c2:	bfd4      	ite	le
 80070c4:	4691      	movle	r9, r2
 80070c6:	4681      	movgt	r9, r0
 80070c8:	2303      	movs	r3, #3
 80070ca:	e9cd 3107 	strd	r3, r1, [sp, #28]
 80070ce:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 80070d2:	2600      	movs	r6, #0
 80070d4:	4633      	mov	r3, r6
 80070d6:	f001 b805 	b.w	80080e4 <_vfprintf_r+0x1428>
 80070da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070de:	4610      	mov	r0, r2
 80070e0:	4619      	mov	r1, r3
 80070e2:	f7f9 fc93 	bl	8000a0c <__aeabi_dcmpun>
 80070e6:	b148      	cbz	r0, 80070fc <_vfprintf_r+0x440>
 80070e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070ea:	4a2a      	ldr	r2, [pc, #168]	; (8007194 <_vfprintf_r+0x4d8>)
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	bfb8      	it	lt
 80070f0:	232d      	movlt	r3, #45	; 0x2d
 80070f2:	4829      	ldr	r0, [pc, #164]	; (8007198 <_vfprintf_r+0x4dc>)
 80070f4:	bfb8      	it	lt
 80070f6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80070fa:	e7df      	b.n	80070bc <_vfprintf_r+0x400>
 80070fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070fe:	f023 0320 	bic.w	r3, r3, #32
 8007102:	2b41      	cmp	r3, #65	; 0x41
 8007104:	930c      	str	r3, [sp, #48]	; 0x30
 8007106:	d12e      	bne.n	8007166 <_vfprintf_r+0x4aa>
 8007108:	2330      	movs	r3, #48	; 0x30
 800710a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800710e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007110:	f04b 0b02 	orr.w	fp, fp, #2
 8007114:	2b61      	cmp	r3, #97	; 0x61
 8007116:	bf0c      	ite	eq
 8007118:	2378      	moveq	r3, #120	; 0x78
 800711a:	2358      	movne	r3, #88	; 0x58
 800711c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007120:	9b07      	ldr	r3, [sp, #28]
 8007122:	2b63      	cmp	r3, #99	; 0x63
 8007124:	dd3a      	ble.n	800719c <_vfprintf_r+0x4e0>
 8007126:	4640      	mov	r0, r8
 8007128:	1c59      	adds	r1, r3, #1
 800712a:	f7fe f8cb 	bl	80052c4 <_malloc_r>
 800712e:	4681      	mov	r9, r0
 8007130:	2800      	cmp	r0, #0
 8007132:	f040 81fd 	bne.w	8007530 <_vfprintf_r+0x874>
 8007136:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800713a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800713e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007142:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007146:	07d9      	lsls	r1, r3, #31
 8007148:	d407      	bmi.n	800715a <_vfprintf_r+0x49e>
 800714a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800714e:	059a      	lsls	r2, r3, #22
 8007150:	d403      	bmi.n	800715a <_vfprintf_r+0x49e>
 8007152:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007156:	f002 faa8 	bl	80096aa <__retarget_lock_release_recursive>
 800715a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800715e:	065b      	lsls	r3, r3, #25
 8007160:	f57f adf2 	bpl.w	8006d48 <_vfprintf_r+0x8c>
 8007164:	e5ed      	b.n	8006d42 <_vfprintf_r+0x86>
 8007166:	9b07      	ldr	r3, [sp, #28]
 8007168:	3301      	adds	r3, #1
 800716a:	f000 81e3 	beq.w	8007534 <_vfprintf_r+0x878>
 800716e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007170:	2b47      	cmp	r3, #71	; 0x47
 8007172:	f040 81e2 	bne.w	800753a <_vfprintf_r+0x87e>
 8007176:	9b07      	ldr	r3, [sp, #28]
 8007178:	2b00      	cmp	r3, #0
 800717a:	f040 81de 	bne.w	800753a <_vfprintf_r+0x87e>
 800717e:	9308      	str	r3, [sp, #32]
 8007180:	2301      	movs	r3, #1
 8007182:	9307      	str	r3, [sp, #28]
 8007184:	e00d      	b.n	80071a2 <_vfprintf_r+0x4e6>
 8007186:	bf00      	nop
 8007188:	7fefffff 	.word	0x7fefffff
 800718c:	0800c72c 	.word	0x0800c72c
 8007190:	0800c730 	.word	0x0800c730
 8007194:	0800c734 	.word	0x0800c734
 8007198:	0800c738 	.word	0x0800c738
 800719c:	9008      	str	r0, [sp, #32]
 800719e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80071a2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 80071a6:	9315      	str	r3, [sp, #84]	; 0x54
 80071a8:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 80071ac:	1e1d      	subs	r5, r3, #0
 80071ae:	bfae      	itee	ge
 80071b0:	2300      	movge	r3, #0
 80071b2:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80071b6:	232d      	movlt	r3, #45	; 0x2d
 80071b8:	931c      	str	r3, [sp, #112]	; 0x70
 80071ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071bc:	2b41      	cmp	r3, #65	; 0x41
 80071be:	f040 81d4 	bne.w	800756a <_vfprintf_r+0x8ae>
 80071c2:	4638      	mov	r0, r7
 80071c4:	aa20      	add	r2, sp, #128	; 0x80
 80071c6:	4629      	mov	r1, r5
 80071c8:	f002 ffee 	bl	800a1a8 <frexp>
 80071cc:	2200      	movs	r2, #0
 80071ce:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80071d2:	f7f9 f981 	bl	80004d8 <__aeabi_dmul>
 80071d6:	2200      	movs	r2, #0
 80071d8:	2300      	movs	r3, #0
 80071da:	4606      	mov	r6, r0
 80071dc:	460f      	mov	r7, r1
 80071de:	f7f9 fbe3 	bl	80009a8 <__aeabi_dcmpeq>
 80071e2:	b108      	cbz	r0, 80071e8 <_vfprintf_r+0x52c>
 80071e4:	2301      	movs	r3, #1
 80071e6:	9320      	str	r3, [sp, #128]	; 0x80
 80071e8:	4ba6      	ldr	r3, [pc, #664]	; (8007484 <_vfprintf_r+0x7c8>)
 80071ea:	4aa7      	ldr	r2, [pc, #668]	; (8007488 <_vfprintf_r+0x7cc>)
 80071ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 80071ee:	464d      	mov	r5, r9
 80071f0:	2961      	cmp	r1, #97	; 0x61
 80071f2:	bf18      	it	ne
 80071f4:	461a      	movne	r2, r3
 80071f6:	9b07      	ldr	r3, [sp, #28]
 80071f8:	921b      	str	r2, [sp, #108]	; 0x6c
 80071fa:	3b01      	subs	r3, #1
 80071fc:	9309      	str	r3, [sp, #36]	; 0x24
 80071fe:	2200      	movs	r2, #0
 8007200:	4ba2      	ldr	r3, [pc, #648]	; (800748c <_vfprintf_r+0x7d0>)
 8007202:	4630      	mov	r0, r6
 8007204:	4639      	mov	r1, r7
 8007206:	f7f9 f967 	bl	80004d8 <__aeabi_dmul>
 800720a:	460f      	mov	r7, r1
 800720c:	4606      	mov	r6, r0
 800720e:	f7f9 fc13 	bl	8000a38 <__aeabi_d2iz>
 8007212:	901d      	str	r0, [sp, #116]	; 0x74
 8007214:	f7f9 f8f6 	bl	8000404 <__aeabi_i2d>
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	4630      	mov	r0, r6
 800721e:	4639      	mov	r1, r7
 8007220:	f7f8 ffa2 	bl	8000168 <__aeabi_dsub>
 8007224:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007226:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007228:	4606      	mov	r6, r0
 800722a:	5c9b      	ldrb	r3, [r3, r2]
 800722c:	460f      	mov	r7, r1
 800722e:	f805 3b01 	strb.w	r3, [r5], #1
 8007232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007234:	1c5a      	adds	r2, r3, #1
 8007236:	930d      	str	r3, [sp, #52]	; 0x34
 8007238:	d007      	beq.n	800724a <_vfprintf_r+0x58e>
 800723a:	3b01      	subs	r3, #1
 800723c:	9309      	str	r3, [sp, #36]	; 0x24
 800723e:	2200      	movs	r2, #0
 8007240:	2300      	movs	r3, #0
 8007242:	f7f9 fbb1 	bl	80009a8 <__aeabi_dcmpeq>
 8007246:	2800      	cmp	r0, #0
 8007248:	d0d9      	beq.n	80071fe <_vfprintf_r+0x542>
 800724a:	2200      	movs	r2, #0
 800724c:	4630      	mov	r0, r6
 800724e:	4639      	mov	r1, r7
 8007250:	4b8f      	ldr	r3, [pc, #572]	; (8007490 <_vfprintf_r+0x7d4>)
 8007252:	f7f9 fbd1 	bl	80009f8 <__aeabi_dcmpgt>
 8007256:	b960      	cbnz	r0, 8007272 <_vfprintf_r+0x5b6>
 8007258:	2200      	movs	r2, #0
 800725a:	4630      	mov	r0, r6
 800725c:	4639      	mov	r1, r7
 800725e:	4b8c      	ldr	r3, [pc, #560]	; (8007490 <_vfprintf_r+0x7d4>)
 8007260:	f7f9 fba2 	bl	80009a8 <__aeabi_dcmpeq>
 8007264:	2800      	cmp	r0, #0
 8007266:	f000 817b 	beq.w	8007560 <_vfprintf_r+0x8a4>
 800726a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800726c:	07da      	lsls	r2, r3, #31
 800726e:	f140 8177 	bpl.w	8007560 <_vfprintf_r+0x8a4>
 8007272:	2030      	movs	r0, #48	; 0x30
 8007274:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007276:	9524      	str	r5, [sp, #144]	; 0x90
 8007278:	7bd9      	ldrb	r1, [r3, #15]
 800727a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800727c:	1e53      	subs	r3, r2, #1
 800727e:	9324      	str	r3, [sp, #144]	; 0x90
 8007280:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007284:	428b      	cmp	r3, r1
 8007286:	f000 815a 	beq.w	800753e <_vfprintf_r+0x882>
 800728a:	2b39      	cmp	r3, #57	; 0x39
 800728c:	bf0b      	itete	eq
 800728e:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8007290:	3301      	addne	r3, #1
 8007292:	7a9b      	ldrbeq	r3, [r3, #10]
 8007294:	b2db      	uxtbne	r3, r3
 8007296:	f802 3c01 	strb.w	r3, [r2, #-1]
 800729a:	eba5 0309 	sub.w	r3, r5, r9
 800729e:	9309      	str	r3, [sp, #36]	; 0x24
 80072a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072a2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80072a4:	2b47      	cmp	r3, #71	; 0x47
 80072a6:	f040 81ad 	bne.w	8007604 <_vfprintf_r+0x948>
 80072aa:	1ceb      	adds	r3, r5, #3
 80072ac:	db03      	blt.n	80072b6 <_vfprintf_r+0x5fa>
 80072ae:	9b07      	ldr	r3, [sp, #28]
 80072b0:	42ab      	cmp	r3, r5
 80072b2:	f280 81d2 	bge.w	800765a <_vfprintf_r+0x99e>
 80072b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072b8:	3b02      	subs	r3, #2
 80072ba:	930a      	str	r3, [sp, #40]	; 0x28
 80072bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072be:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 80072c2:	f021 0120 	bic.w	r1, r1, #32
 80072c6:	2941      	cmp	r1, #65	; 0x41
 80072c8:	bf08      	it	eq
 80072ca:	320f      	addeq	r2, #15
 80072cc:	f105 33ff 	add.w	r3, r5, #4294967295
 80072d0:	bf06      	itte	eq
 80072d2:	b2d2      	uxtbeq	r2, r2
 80072d4:	2101      	moveq	r1, #1
 80072d6:	2100      	movne	r1, #0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80072de:	bfb4      	ite	lt
 80072e0:	222d      	movlt	r2, #45	; 0x2d
 80072e2:	222b      	movge	r2, #43	; 0x2b
 80072e4:	9320      	str	r3, [sp, #128]	; 0x80
 80072e6:	bfb8      	it	lt
 80072e8:	f1c5 0301 	rsblt	r3, r5, #1
 80072ec:	2b09      	cmp	r3, #9
 80072ee:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80072f2:	f340 81a0 	ble.w	8007636 <_vfprintf_r+0x97a>
 80072f6:	260a      	movs	r6, #10
 80072f8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80072fc:	fb93 f5f6 	sdiv	r5, r3, r6
 8007300:	4611      	mov	r1, r2
 8007302:	fb06 3015 	mls	r0, r6, r5, r3
 8007306:	3030      	adds	r0, #48	; 0x30
 8007308:	f801 0c01 	strb.w	r0, [r1, #-1]
 800730c:	4618      	mov	r0, r3
 800730e:	2863      	cmp	r0, #99	; 0x63
 8007310:	462b      	mov	r3, r5
 8007312:	f102 32ff 	add.w	r2, r2, #4294967295
 8007316:	dcf1      	bgt.n	80072fc <_vfprintf_r+0x640>
 8007318:	3330      	adds	r3, #48	; 0x30
 800731a:	1e88      	subs	r0, r1, #2
 800731c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007320:	4603      	mov	r3, r0
 8007322:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007326:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800732a:	42ab      	cmp	r3, r5
 800732c:	f0c0 817e 	bcc.w	800762c <_vfprintf_r+0x970>
 8007330:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007334:	1a52      	subs	r2, r2, r1
 8007336:	42a8      	cmp	r0, r5
 8007338:	bf88      	it	hi
 800733a:	2200      	movhi	r2, #0
 800733c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007340:	441a      	add	r2, r3
 8007342:	ab22      	add	r3, sp, #136	; 0x88
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007348:	9319      	str	r3, [sp, #100]	; 0x64
 800734a:	2a01      	cmp	r2, #1
 800734c:	4413      	add	r3, r2
 800734e:	9307      	str	r3, [sp, #28]
 8007350:	dc02      	bgt.n	8007358 <_vfprintf_r+0x69c>
 8007352:	f01b 0f01 	tst.w	fp, #1
 8007356:	d003      	beq.n	8007360 <_vfprintf_r+0x6a4>
 8007358:	9b07      	ldr	r3, [sp, #28]
 800735a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800735c:	4413      	add	r3, r2
 800735e:	9307      	str	r3, [sp, #28]
 8007360:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8007364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007368:	9315      	str	r3, [sp, #84]	; 0x54
 800736a:	2300      	movs	r3, #0
 800736c:	461d      	mov	r5, r3
 800736e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007372:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007374:	b113      	cbz	r3, 800737c <_vfprintf_r+0x6c0>
 8007376:	232d      	movs	r3, #45	; 0x2d
 8007378:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800737c:	2600      	movs	r6, #0
 800737e:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 8007382:	9b07      	ldr	r3, [sp, #28]
 8007384:	42b3      	cmp	r3, r6
 8007386:	bfb8      	it	lt
 8007388:	4633      	movlt	r3, r6
 800738a:	9315      	str	r3, [sp, #84]	; 0x54
 800738c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007390:	b113      	cbz	r3, 8007398 <_vfprintf_r+0x6dc>
 8007392:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007394:	3301      	adds	r3, #1
 8007396:	9315      	str	r3, [sp, #84]	; 0x54
 8007398:	f01b 0302 	ands.w	r3, fp, #2
 800739c:	931b      	str	r3, [sp, #108]	; 0x6c
 800739e:	bf1e      	ittt	ne
 80073a0:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80073a2:	3302      	addne	r3, #2
 80073a4:	9315      	strne	r3, [sp, #84]	; 0x54
 80073a6:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 80073aa:	931c      	str	r3, [sp, #112]	; 0x70
 80073ac:	d11f      	bne.n	80073ee <_vfprintf_r+0x732>
 80073ae:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80073b2:	1a9f      	subs	r7, r3, r2
 80073b4:	2f00      	cmp	r7, #0
 80073b6:	dd1a      	ble.n	80073ee <_vfprintf_r+0x732>
 80073b8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80073bc:	4835      	ldr	r0, [pc, #212]	; (8007494 <_vfprintf_r+0x7d8>)
 80073be:	2f10      	cmp	r7, #16
 80073c0:	f103 0301 	add.w	r3, r3, #1
 80073c4:	f104 0108 	add.w	r1, r4, #8
 80073c8:	6020      	str	r0, [r4, #0]
 80073ca:	f300 82ea 	bgt.w	80079a2 <_vfprintf_r+0xce6>
 80073ce:	443a      	add	r2, r7
 80073d0:	2b07      	cmp	r3, #7
 80073d2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80073d6:	6067      	str	r7, [r4, #4]
 80073d8:	f340 82f6 	ble.w	80079c8 <_vfprintf_r+0xd0c>
 80073dc:	4651      	mov	r1, sl
 80073de:	4640      	mov	r0, r8
 80073e0:	aa26      	add	r2, sp, #152	; 0x98
 80073e2:	f002 ffe6 	bl	800a3b2 <__sprint_r>
 80073e6:	2800      	cmp	r0, #0
 80073e8:	f040 8620 	bne.w	800802c <_vfprintf_r+0x1370>
 80073ec:	ac29      	add	r4, sp, #164	; 0xa4
 80073ee:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80073f2:	b173      	cbz	r3, 8007412 <_vfprintf_r+0x756>
 80073f4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	2301      	movs	r3, #1
 80073fc:	6063      	str	r3, [r4, #4]
 80073fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007400:	3301      	adds	r3, #1
 8007402:	9328      	str	r3, [sp, #160]	; 0xa0
 8007404:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007406:	3301      	adds	r3, #1
 8007408:	2b07      	cmp	r3, #7
 800740a:	9327      	str	r3, [sp, #156]	; 0x9c
 800740c:	f300 82de 	bgt.w	80079cc <_vfprintf_r+0xd10>
 8007410:	3408      	adds	r4, #8
 8007412:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007414:	b16b      	cbz	r3, 8007432 <_vfprintf_r+0x776>
 8007416:	ab1f      	add	r3, sp, #124	; 0x7c
 8007418:	6023      	str	r3, [r4, #0]
 800741a:	2302      	movs	r3, #2
 800741c:	6063      	str	r3, [r4, #4]
 800741e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007420:	3302      	adds	r3, #2
 8007422:	9328      	str	r3, [sp, #160]	; 0xa0
 8007424:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007426:	3301      	adds	r3, #1
 8007428:	2b07      	cmp	r3, #7
 800742a:	9327      	str	r3, [sp, #156]	; 0x9c
 800742c:	f300 82d8 	bgt.w	80079e0 <_vfprintf_r+0xd24>
 8007430:	3408      	adds	r4, #8
 8007432:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007434:	2b80      	cmp	r3, #128	; 0x80
 8007436:	d11f      	bne.n	8007478 <_vfprintf_r+0x7bc>
 8007438:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800743c:	1a9f      	subs	r7, r3, r2
 800743e:	2f00      	cmp	r7, #0
 8007440:	dd1a      	ble.n	8007478 <_vfprintf_r+0x7bc>
 8007442:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007446:	4814      	ldr	r0, [pc, #80]	; (8007498 <_vfprintf_r+0x7dc>)
 8007448:	2f10      	cmp	r7, #16
 800744a:	f103 0301 	add.w	r3, r3, #1
 800744e:	f104 0108 	add.w	r1, r4, #8
 8007452:	6020      	str	r0, [r4, #0]
 8007454:	f300 82ce 	bgt.w	80079f4 <_vfprintf_r+0xd38>
 8007458:	6067      	str	r7, [r4, #4]
 800745a:	2b07      	cmp	r3, #7
 800745c:	4417      	add	r7, r2
 800745e:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8007462:	f340 82da 	ble.w	8007a1a <_vfprintf_r+0xd5e>
 8007466:	4651      	mov	r1, sl
 8007468:	4640      	mov	r0, r8
 800746a:	aa26      	add	r2, sp, #152	; 0x98
 800746c:	f002 ffa1 	bl	800a3b2 <__sprint_r>
 8007470:	2800      	cmp	r0, #0
 8007472:	f040 85db 	bne.w	800802c <_vfprintf_r+0x1370>
 8007476:	ac29      	add	r4, sp, #164	; 0xa4
 8007478:	9b07      	ldr	r3, [sp, #28]
 800747a:	1af6      	subs	r6, r6, r3
 800747c:	2e00      	cmp	r6, #0
 800747e:	dd27      	ble.n	80074d0 <_vfprintf_r+0x814>
 8007480:	4f05      	ldr	r7, [pc, #20]	; (8007498 <_vfprintf_r+0x7dc>)
 8007482:	e00b      	b.n	800749c <_vfprintf_r+0x7e0>
 8007484:	0800c74d 	.word	0x0800c74d
 8007488:	0800c73c 	.word	0x0800c73c
 800748c:	40300000 	.word	0x40300000
 8007490:	3fe00000 	.word	0x3fe00000
 8007494:	0800c780 	.word	0x0800c780
 8007498:	0800c790 	.word	0x0800c790
 800749c:	2e10      	cmp	r6, #16
 800749e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80074a2:	f104 0108 	add.w	r1, r4, #8
 80074a6:	f103 0301 	add.w	r3, r3, #1
 80074aa:	6027      	str	r7, [r4, #0]
 80074ac:	f300 82b7 	bgt.w	8007a1e <_vfprintf_r+0xd62>
 80074b0:	6066      	str	r6, [r4, #4]
 80074b2:	2b07      	cmp	r3, #7
 80074b4:	4416      	add	r6, r2
 80074b6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80074ba:	f340 82c3 	ble.w	8007a44 <_vfprintf_r+0xd88>
 80074be:	4651      	mov	r1, sl
 80074c0:	4640      	mov	r0, r8
 80074c2:	aa26      	add	r2, sp, #152	; 0x98
 80074c4:	f002 ff75 	bl	800a3b2 <__sprint_r>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	f040 85af 	bne.w	800802c <_vfprintf_r+0x1370>
 80074ce:	ac29      	add	r4, sp, #164	; 0xa4
 80074d0:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80074d4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80074d6:	f040 82bb 	bne.w	8007a50 <_vfprintf_r+0xd94>
 80074da:	9b07      	ldr	r3, [sp, #28]
 80074dc:	f8c4 9000 	str.w	r9, [r4]
 80074e0:	441e      	add	r6, r3
 80074e2:	6063      	str	r3, [r4, #4]
 80074e4:	9628      	str	r6, [sp, #160]	; 0xa0
 80074e6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80074e8:	3301      	adds	r3, #1
 80074ea:	2b07      	cmp	r3, #7
 80074ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80074ee:	f300 82f4 	bgt.w	8007ada <_vfprintf_r+0xe1e>
 80074f2:	3408      	adds	r4, #8
 80074f4:	f01b 0f04 	tst.w	fp, #4
 80074f8:	f040 857a 	bne.w	8007ff0 <_vfprintf_r+0x1334>
 80074fc:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007500:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007502:	428a      	cmp	r2, r1
 8007504:	bfac      	ite	ge
 8007506:	189b      	addge	r3, r3, r2
 8007508:	185b      	addlt	r3, r3, r1
 800750a:	9313      	str	r3, [sp, #76]	; 0x4c
 800750c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800750e:	b13b      	cbz	r3, 8007520 <_vfprintf_r+0x864>
 8007510:	4651      	mov	r1, sl
 8007512:	4640      	mov	r0, r8
 8007514:	aa26      	add	r2, sp, #152	; 0x98
 8007516:	f002 ff4c 	bl	800a3b2 <__sprint_r>
 800751a:	2800      	cmp	r0, #0
 800751c:	f040 8586 	bne.w	800802c <_vfprintf_r+0x1370>
 8007520:	2300      	movs	r3, #0
 8007522:	9327      	str	r3, [sp, #156]	; 0x9c
 8007524:	9b08      	ldr	r3, [sp, #32]
 8007526:	2b00      	cmp	r3, #0
 8007528:	f040 859c 	bne.w	8008064 <_vfprintf_r+0x13a8>
 800752c:	ac29      	add	r4, sp, #164	; 0xa4
 800752e:	e0e9      	b.n	8007704 <_vfprintf_r+0xa48>
 8007530:	9008      	str	r0, [sp, #32]
 8007532:	e636      	b.n	80071a2 <_vfprintf_r+0x4e6>
 8007534:	2306      	movs	r3, #6
 8007536:	9008      	str	r0, [sp, #32]
 8007538:	e623      	b.n	8007182 <_vfprintf_r+0x4c6>
 800753a:	9008      	str	r0, [sp, #32]
 800753c:	e631      	b.n	80071a2 <_vfprintf_r+0x4e6>
 800753e:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007542:	e69a      	b.n	800727a <_vfprintf_r+0x5be>
 8007544:	f803 0b01 	strb.w	r0, [r3], #1
 8007548:	1aca      	subs	r2, r1, r3
 800754a:	2a00      	cmp	r2, #0
 800754c:	dafa      	bge.n	8007544 <_vfprintf_r+0x888>
 800754e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007550:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007552:	3201      	adds	r2, #1
 8007554:	f103 0301 	add.w	r3, r3, #1
 8007558:	bfb8      	it	lt
 800755a:	2300      	movlt	r3, #0
 800755c:	441d      	add	r5, r3
 800755e:	e69c      	b.n	800729a <_vfprintf_r+0x5de>
 8007560:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007562:	462b      	mov	r3, r5
 8007564:	2030      	movs	r0, #48	; 0x30
 8007566:	18a9      	adds	r1, r5, r2
 8007568:	e7ee      	b.n	8007548 <_vfprintf_r+0x88c>
 800756a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800756c:	2b46      	cmp	r3, #70	; 0x46
 800756e:	d005      	beq.n	800757c <_vfprintf_r+0x8c0>
 8007570:	2b45      	cmp	r3, #69	; 0x45
 8007572:	d11b      	bne.n	80075ac <_vfprintf_r+0x8f0>
 8007574:	9b07      	ldr	r3, [sp, #28]
 8007576:	1c5e      	adds	r6, r3, #1
 8007578:	2302      	movs	r3, #2
 800757a:	e001      	b.n	8007580 <_vfprintf_r+0x8c4>
 800757c:	2303      	movs	r3, #3
 800757e:	9e07      	ldr	r6, [sp, #28]
 8007580:	aa24      	add	r2, sp, #144	; 0x90
 8007582:	9204      	str	r2, [sp, #16]
 8007584:	aa21      	add	r2, sp, #132	; 0x84
 8007586:	9203      	str	r2, [sp, #12]
 8007588:	aa20      	add	r2, sp, #128	; 0x80
 800758a:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800758e:	9300      	str	r3, [sp, #0]
 8007590:	463a      	mov	r2, r7
 8007592:	462b      	mov	r3, r5
 8007594:	4640      	mov	r0, r8
 8007596:	f000 ff1f 	bl	80083d8 <_dtoa_r>
 800759a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800759c:	4681      	mov	r9, r0
 800759e:	2b47      	cmp	r3, #71	; 0x47
 80075a0:	d106      	bne.n	80075b0 <_vfprintf_r+0x8f4>
 80075a2:	f01b 0f01 	tst.w	fp, #1
 80075a6:	d103      	bne.n	80075b0 <_vfprintf_r+0x8f4>
 80075a8:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80075aa:	e676      	b.n	800729a <_vfprintf_r+0x5de>
 80075ac:	9e07      	ldr	r6, [sp, #28]
 80075ae:	e7e3      	b.n	8007578 <_vfprintf_r+0x8bc>
 80075b0:	eb09 0306 	add.w	r3, r9, r6
 80075b4:	9309      	str	r3, [sp, #36]	; 0x24
 80075b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075b8:	2b46      	cmp	r3, #70	; 0x46
 80075ba:	d111      	bne.n	80075e0 <_vfprintf_r+0x924>
 80075bc:	f899 3000 	ldrb.w	r3, [r9]
 80075c0:	2b30      	cmp	r3, #48	; 0x30
 80075c2:	d109      	bne.n	80075d8 <_vfprintf_r+0x91c>
 80075c4:	2200      	movs	r2, #0
 80075c6:	2300      	movs	r3, #0
 80075c8:	4638      	mov	r0, r7
 80075ca:	4629      	mov	r1, r5
 80075cc:	f7f9 f9ec 	bl	80009a8 <__aeabi_dcmpeq>
 80075d0:	b910      	cbnz	r0, 80075d8 <_vfprintf_r+0x91c>
 80075d2:	f1c6 0601 	rsb	r6, r6, #1
 80075d6:	9620      	str	r6, [sp, #128]	; 0x80
 80075d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80075dc:	441a      	add	r2, r3
 80075de:	9209      	str	r2, [sp, #36]	; 0x24
 80075e0:	2200      	movs	r2, #0
 80075e2:	2300      	movs	r3, #0
 80075e4:	4638      	mov	r0, r7
 80075e6:	4629      	mov	r1, r5
 80075e8:	f7f9 f9de 	bl	80009a8 <__aeabi_dcmpeq>
 80075ec:	b108      	cbz	r0, 80075f2 <_vfprintf_r+0x936>
 80075ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f0:	9324      	str	r3, [sp, #144]	; 0x90
 80075f2:	2230      	movs	r2, #48	; 0x30
 80075f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80075f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075f8:	4299      	cmp	r1, r3
 80075fa:	d9d5      	bls.n	80075a8 <_vfprintf_r+0x8ec>
 80075fc:	1c59      	adds	r1, r3, #1
 80075fe:	9124      	str	r1, [sp, #144]	; 0x90
 8007600:	701a      	strb	r2, [r3, #0]
 8007602:	e7f7      	b.n	80075f4 <_vfprintf_r+0x938>
 8007604:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007606:	2b46      	cmp	r3, #70	; 0x46
 8007608:	f47f ae58 	bne.w	80072bc <_vfprintf_r+0x600>
 800760c:	9a07      	ldr	r2, [sp, #28]
 800760e:	f00b 0301 	and.w	r3, fp, #1
 8007612:	2d00      	cmp	r5, #0
 8007614:	ea43 0302 	orr.w	r3, r3, r2
 8007618:	dd1a      	ble.n	8007650 <_vfprintf_r+0x994>
 800761a:	2b00      	cmp	r3, #0
 800761c:	d034      	beq.n	8007688 <_vfprintf_r+0x9cc>
 800761e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007620:	18eb      	adds	r3, r5, r3
 8007622:	441a      	add	r2, r3
 8007624:	9207      	str	r2, [sp, #28]
 8007626:	2366      	movs	r3, #102	; 0x66
 8007628:	930a      	str	r3, [sp, #40]	; 0x28
 800762a:	e033      	b.n	8007694 <_vfprintf_r+0x9d8>
 800762c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007630:	f802 6b01 	strb.w	r6, [r2], #1
 8007634:	e679      	b.n	800732a <_vfprintf_r+0x66e>
 8007636:	b941      	cbnz	r1, 800764a <_vfprintf_r+0x98e>
 8007638:	2230      	movs	r2, #48	; 0x30
 800763a:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800763e:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007642:	3330      	adds	r3, #48	; 0x30
 8007644:	f802 3b01 	strb.w	r3, [r2], #1
 8007648:	e67b      	b.n	8007342 <_vfprintf_r+0x686>
 800764a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800764e:	e7f8      	b.n	8007642 <_vfprintf_r+0x986>
 8007650:	b1e3      	cbz	r3, 800768c <_vfprintf_r+0x9d0>
 8007652:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007654:	9a07      	ldr	r2, [sp, #28]
 8007656:	3301      	adds	r3, #1
 8007658:	e7e3      	b.n	8007622 <_vfprintf_r+0x966>
 800765a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800765c:	42ab      	cmp	r3, r5
 800765e:	dc07      	bgt.n	8007670 <_vfprintf_r+0x9b4>
 8007660:	f01b 0f01 	tst.w	fp, #1
 8007664:	d02d      	beq.n	80076c2 <_vfprintf_r+0xa06>
 8007666:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007668:	18eb      	adds	r3, r5, r3
 800766a:	9307      	str	r3, [sp, #28]
 800766c:	2367      	movs	r3, #103	; 0x67
 800766e:	e7db      	b.n	8007628 <_vfprintf_r+0x96c>
 8007670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007672:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007674:	2d00      	cmp	r5, #0
 8007676:	4413      	add	r3, r2
 8007678:	9307      	str	r3, [sp, #28]
 800767a:	dcf7      	bgt.n	800766c <_vfprintf_r+0x9b0>
 800767c:	9a07      	ldr	r2, [sp, #28]
 800767e:	f1c5 0301 	rsb	r3, r5, #1
 8007682:	441a      	add	r2, r3
 8007684:	9207      	str	r2, [sp, #28]
 8007686:	e7f1      	b.n	800766c <_vfprintf_r+0x9b0>
 8007688:	9507      	str	r5, [sp, #28]
 800768a:	e7cc      	b.n	8007626 <_vfprintf_r+0x96a>
 800768c:	2366      	movs	r3, #102	; 0x66
 800768e:	930a      	str	r3, [sp, #40]	; 0x28
 8007690:	2301      	movs	r3, #1
 8007692:	9307      	str	r3, [sp, #28]
 8007694:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8007698:	930d      	str	r3, [sp, #52]	; 0x34
 800769a:	d025      	beq.n	80076e8 <_vfprintf_r+0xa2c>
 800769c:	2300      	movs	r3, #0
 800769e:	2d00      	cmp	r5, #0
 80076a0:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80076a4:	f77f ae65 	ble.w	8007372 <_vfprintf_r+0x6b6>
 80076a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	2bff      	cmp	r3, #255	; 0xff
 80076ae:	d10a      	bne.n	80076c6 <_vfprintf_r+0xa0a>
 80076b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80076b4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80076b6:	4413      	add	r3, r2
 80076b8:	9a07      	ldr	r2, [sp, #28]
 80076ba:	fb01 2303 	mla	r3, r1, r3, r2
 80076be:	9307      	str	r3, [sp, #28]
 80076c0:	e657      	b.n	8007372 <_vfprintf_r+0x6b6>
 80076c2:	9507      	str	r5, [sp, #28]
 80076c4:	e7d2      	b.n	800766c <_vfprintf_r+0x9b0>
 80076c6:	42ab      	cmp	r3, r5
 80076c8:	daf2      	bge.n	80076b0 <_vfprintf_r+0x9f4>
 80076ca:	1aed      	subs	r5, r5, r3
 80076cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076ce:	785b      	ldrb	r3, [r3, #1]
 80076d0:	b133      	cbz	r3, 80076e0 <_vfprintf_r+0xa24>
 80076d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076d4:	3301      	adds	r3, #1
 80076d6:	930d      	str	r3, [sp, #52]	; 0x34
 80076d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076da:	3301      	adds	r3, #1
 80076dc:	930e      	str	r3, [sp, #56]	; 0x38
 80076de:	e7e3      	b.n	80076a8 <_vfprintf_r+0x9ec>
 80076e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076e2:	3301      	adds	r3, #1
 80076e4:	930c      	str	r3, [sp, #48]	; 0x30
 80076e6:	e7df      	b.n	80076a8 <_vfprintf_r+0x9ec>
 80076e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ea:	930c      	str	r3, [sp, #48]	; 0x30
 80076ec:	e641      	b.n	8007372 <_vfprintf_r+0x6b6>
 80076ee:	1d33      	adds	r3, r6, #4
 80076f0:	f01b 0f20 	tst.w	fp, #32
 80076f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80076f6:	d00a      	beq.n	800770e <_vfprintf_r+0xa52>
 80076f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076fa:	6833      	ldr	r3, [r6, #0]
 80076fc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80076fe:	17d2      	asrs	r2, r2, #31
 8007700:	e9c3 1200 	strd	r1, r2, [r3]
 8007704:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007706:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800770a:	f7ff bb57 	b.w	8006dbc <_vfprintf_r+0x100>
 800770e:	f01b 0f10 	tst.w	fp, #16
 8007712:	d003      	beq.n	800771c <_vfprintf_r+0xa60>
 8007714:	6833      	ldr	r3, [r6, #0]
 8007716:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007718:	601a      	str	r2, [r3, #0]
 800771a:	e7f3      	b.n	8007704 <_vfprintf_r+0xa48>
 800771c:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007720:	d003      	beq.n	800772a <_vfprintf_r+0xa6e>
 8007722:	6833      	ldr	r3, [r6, #0]
 8007724:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007726:	801a      	strh	r2, [r3, #0]
 8007728:	e7ec      	b.n	8007704 <_vfprintf_r+0xa48>
 800772a:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800772e:	d0f1      	beq.n	8007714 <_vfprintf_r+0xa58>
 8007730:	6833      	ldr	r3, [r6, #0]
 8007732:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007734:	701a      	strb	r2, [r3, #0]
 8007736:	e7e5      	b.n	8007704 <_vfprintf_r+0xa48>
 8007738:	f04b 0b10 	orr.w	fp, fp, #16
 800773c:	f01b 0320 	ands.w	r3, fp, #32
 8007740:	d01f      	beq.n	8007782 <_vfprintf_r+0xac6>
 8007742:	3607      	adds	r6, #7
 8007744:	f026 0307 	bic.w	r3, r6, #7
 8007748:	461a      	mov	r2, r3
 800774a:	f852 6b08 	ldr.w	r6, [r2], #8
 800774e:	685d      	ldr	r5, [r3, #4]
 8007750:	920b      	str	r2, [sp, #44]	; 0x2c
 8007752:	2300      	movs	r3, #0
 8007754:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8007758:	2200      	movs	r2, #0
 800775a:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800775e:	9a07      	ldr	r2, [sp, #28]
 8007760:	3201      	adds	r2, #1
 8007762:	f000 8494 	beq.w	800808e <_vfprintf_r+0x13d2>
 8007766:	ea56 0205 	orrs.w	r2, r6, r5
 800776a:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 800776e:	f040 8493 	bne.w	8008098 <_vfprintf_r+0x13dc>
 8007772:	9a07      	ldr	r2, [sp, #28]
 8007774:	2a00      	cmp	r2, #0
 8007776:	f000 80fa 	beq.w	800796e <_vfprintf_r+0xcb2>
 800777a:	2b01      	cmp	r3, #1
 800777c:	f040 848f 	bne.w	800809e <_vfprintf_r+0x13e2>
 8007780:	e09f      	b.n	80078c2 <_vfprintf_r+0xc06>
 8007782:	4632      	mov	r2, r6
 8007784:	f852 6b04 	ldr.w	r6, [r2], #4
 8007788:	f01b 0510 	ands.w	r5, fp, #16
 800778c:	920b      	str	r2, [sp, #44]	; 0x2c
 800778e:	d001      	beq.n	8007794 <_vfprintf_r+0xad8>
 8007790:	461d      	mov	r5, r3
 8007792:	e7de      	b.n	8007752 <_vfprintf_r+0xa96>
 8007794:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8007798:	d001      	beq.n	800779e <_vfprintf_r+0xae2>
 800779a:	b2b6      	uxth	r6, r6
 800779c:	e7d9      	b.n	8007752 <_vfprintf_r+0xa96>
 800779e:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 80077a2:	d0d6      	beq.n	8007752 <_vfprintf_r+0xa96>
 80077a4:	b2f6      	uxtb	r6, r6
 80077a6:	e7f3      	b.n	8007790 <_vfprintf_r+0xad4>
 80077a8:	4633      	mov	r3, r6
 80077aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80077ae:	2278      	movs	r2, #120	; 0x78
 80077b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80077b2:	2330      	movs	r3, #48	; 0x30
 80077b4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80077b8:	4ba3      	ldr	r3, [pc, #652]	; (8007a48 <_vfprintf_r+0xd8c>)
 80077ba:	2500      	movs	r5, #0
 80077bc:	931a      	str	r3, [sp, #104]	; 0x68
 80077be:	f04b 0b02 	orr.w	fp, fp, #2
 80077c2:	2302      	movs	r3, #2
 80077c4:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 80077c8:	920a      	str	r2, [sp, #40]	; 0x28
 80077ca:	e7c5      	b.n	8007758 <_vfprintf_r+0xa9c>
 80077cc:	4633      	mov	r3, r6
 80077ce:	2500      	movs	r5, #0
 80077d0:	f853 9b04 	ldr.w	r9, [r3], #4
 80077d4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80077d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80077da:	9b07      	ldr	r3, [sp, #28]
 80077dc:	1c5e      	adds	r6, r3, #1
 80077de:	d010      	beq.n	8007802 <_vfprintf_r+0xb46>
 80077e0:	461a      	mov	r2, r3
 80077e2:	4629      	mov	r1, r5
 80077e4:	4648      	mov	r0, r9
 80077e6:	f001 ffcd 	bl	8009784 <memchr>
 80077ea:	9008      	str	r0, [sp, #32]
 80077ec:	2800      	cmp	r0, #0
 80077ee:	f000 80d5 	beq.w	800799c <_vfprintf_r+0xce0>
 80077f2:	eba0 0309 	sub.w	r3, r0, r9
 80077f6:	462e      	mov	r6, r5
 80077f8:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80077fc:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007800:	e5bf      	b.n	8007382 <_vfprintf_r+0x6c6>
 8007802:	4648      	mov	r0, r9
 8007804:	f7f8 fca4 	bl	8000150 <strlen>
 8007808:	e9cd 0507 	strd	r0, r5, [sp, #28]
 800780c:	e461      	b.n	80070d2 <_vfprintf_r+0x416>
 800780e:	f04b 0b10 	orr.w	fp, fp, #16
 8007812:	f01b 0320 	ands.w	r3, fp, #32
 8007816:	d009      	beq.n	800782c <_vfprintf_r+0xb70>
 8007818:	3607      	adds	r6, #7
 800781a:	f026 0307 	bic.w	r3, r6, #7
 800781e:	461a      	mov	r2, r3
 8007820:	f852 6b08 	ldr.w	r6, [r2], #8
 8007824:	685d      	ldr	r5, [r3, #4]
 8007826:	920b      	str	r2, [sp, #44]	; 0x2c
 8007828:	2301      	movs	r3, #1
 800782a:	e795      	b.n	8007758 <_vfprintf_r+0xa9c>
 800782c:	4632      	mov	r2, r6
 800782e:	f852 6b04 	ldr.w	r6, [r2], #4
 8007832:	f01b 0510 	ands.w	r5, fp, #16
 8007836:	920b      	str	r2, [sp, #44]	; 0x2c
 8007838:	d001      	beq.n	800783e <_vfprintf_r+0xb82>
 800783a:	461d      	mov	r5, r3
 800783c:	e7f4      	b.n	8007828 <_vfprintf_r+0xb6c>
 800783e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8007842:	d001      	beq.n	8007848 <_vfprintf_r+0xb8c>
 8007844:	b2b6      	uxth	r6, r6
 8007846:	e7ef      	b.n	8007828 <_vfprintf_r+0xb6c>
 8007848:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 800784c:	d0ec      	beq.n	8007828 <_vfprintf_r+0xb6c>
 800784e:	b2f6      	uxtb	r6, r6
 8007850:	e7f3      	b.n	800783a <_vfprintf_r+0xb7e>
 8007852:	4b7e      	ldr	r3, [pc, #504]	; (8007a4c <_vfprintf_r+0xd90>)
 8007854:	931a      	str	r3, [sp, #104]	; 0x68
 8007856:	f01b 0320 	ands.w	r3, fp, #32
 800785a:	d01b      	beq.n	8007894 <_vfprintf_r+0xbd8>
 800785c:	3607      	adds	r6, #7
 800785e:	f026 0307 	bic.w	r3, r6, #7
 8007862:	461a      	mov	r2, r3
 8007864:	f852 6b08 	ldr.w	r6, [r2], #8
 8007868:	685d      	ldr	r5, [r3, #4]
 800786a:	920b      	str	r2, [sp, #44]	; 0x2c
 800786c:	f01b 0f01 	tst.w	fp, #1
 8007870:	d00a      	beq.n	8007888 <_vfprintf_r+0xbcc>
 8007872:	ea56 0305 	orrs.w	r3, r6, r5
 8007876:	d007      	beq.n	8007888 <_vfprintf_r+0xbcc>
 8007878:	2330      	movs	r3, #48	; 0x30
 800787a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800787e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007880:	f04b 0b02 	orr.w	fp, fp, #2
 8007884:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007888:	2302      	movs	r3, #2
 800788a:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800788e:	e763      	b.n	8007758 <_vfprintf_r+0xa9c>
 8007890:	4b6d      	ldr	r3, [pc, #436]	; (8007a48 <_vfprintf_r+0xd8c>)
 8007892:	e7df      	b.n	8007854 <_vfprintf_r+0xb98>
 8007894:	4632      	mov	r2, r6
 8007896:	f852 6b04 	ldr.w	r6, [r2], #4
 800789a:	f01b 0510 	ands.w	r5, fp, #16
 800789e:	920b      	str	r2, [sp, #44]	; 0x2c
 80078a0:	d001      	beq.n	80078a6 <_vfprintf_r+0xbea>
 80078a2:	461d      	mov	r5, r3
 80078a4:	e7e2      	b.n	800786c <_vfprintf_r+0xbb0>
 80078a6:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80078aa:	d001      	beq.n	80078b0 <_vfprintf_r+0xbf4>
 80078ac:	b2b6      	uxth	r6, r6
 80078ae:	e7dd      	b.n	800786c <_vfprintf_r+0xbb0>
 80078b0:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 80078b4:	d0da      	beq.n	800786c <_vfprintf_r+0xbb0>
 80078b6:	b2f6      	uxtb	r6, r6
 80078b8:	e7f3      	b.n	80078a2 <_vfprintf_r+0xbe6>
 80078ba:	2e0a      	cmp	r6, #10
 80078bc:	f175 0300 	sbcs.w	r3, r5, #0
 80078c0:	d206      	bcs.n	80078d0 <_vfprintf_r+0xc14>
 80078c2:	3630      	adds	r6, #48	; 0x30
 80078c4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80078c8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80078cc:	f000 bc02 	b.w	80080d4 <_vfprintf_r+0x1418>
 80078d0:	2300      	movs	r3, #0
 80078d2:	9309      	str	r3, [sp, #36]	; 0x24
 80078d4:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 80078d8:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 80078dc:	9308      	str	r3, [sp, #32]
 80078de:	220a      	movs	r2, #10
 80078e0:	2300      	movs	r3, #0
 80078e2:	4630      	mov	r0, r6
 80078e4:	4629      	mov	r1, r5
 80078e6:	f7f9 f8cf 	bl	8000a88 <__aeabi_uldivmod>
 80078ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ec:	3230      	adds	r2, #48	; 0x30
 80078ee:	3301      	adds	r3, #1
 80078f0:	9309      	str	r3, [sp, #36]	; 0x24
 80078f2:	9b08      	ldr	r3, [sp, #32]
 80078f4:	f10b 39ff 	add.w	r9, fp, #4294967295
 80078f8:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80078fc:	b1d3      	cbz	r3, 8007934 <_vfprintf_r+0xc78>
 80078fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	429a      	cmp	r2, r3
 8007906:	d115      	bne.n	8007934 <_vfprintf_r+0xc78>
 8007908:	2aff      	cmp	r2, #255	; 0xff
 800790a:	d013      	beq.n	8007934 <_vfprintf_r+0xc78>
 800790c:	2e0a      	cmp	r6, #10
 800790e:	f175 0300 	sbcs.w	r3, r5, #0
 8007912:	d30f      	bcc.n	8007934 <_vfprintf_r+0xc78>
 8007914:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007916:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007918:	eba9 0903 	sub.w	r9, r9, r3
 800791c:	461a      	mov	r2, r3
 800791e:	4648      	mov	r0, r9
 8007920:	f002 fcb9 	bl	800a296 <strncpy>
 8007924:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007926:	785b      	ldrb	r3, [r3, #1]
 8007928:	b11b      	cbz	r3, 8007932 <_vfprintf_r+0xc76>
 800792a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800792c:	3301      	adds	r3, #1
 800792e:	930e      	str	r3, [sp, #56]	; 0x38
 8007930:	2300      	movs	r3, #0
 8007932:	9309      	str	r3, [sp, #36]	; 0x24
 8007934:	2300      	movs	r3, #0
 8007936:	220a      	movs	r2, #10
 8007938:	4630      	mov	r0, r6
 800793a:	4629      	mov	r1, r5
 800793c:	f7f9 f8a4 	bl	8000a88 <__aeabi_uldivmod>
 8007940:	2e0a      	cmp	r6, #10
 8007942:	f175 0300 	sbcs.w	r3, r5, #0
 8007946:	f0c0 83c5 	bcc.w	80080d4 <_vfprintf_r+0x1418>
 800794a:	4606      	mov	r6, r0
 800794c:	460d      	mov	r5, r1
 800794e:	46cb      	mov	fp, r9
 8007950:	e7c5      	b.n	80078de <_vfprintf_r+0xc22>
 8007952:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007954:	f006 030f 	and.w	r3, r6, #15
 8007958:	5cd3      	ldrb	r3, [r2, r3]
 800795a:	0936      	lsrs	r6, r6, #4
 800795c:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8007960:	092d      	lsrs	r5, r5, #4
 8007962:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007966:	ea56 0305 	orrs.w	r3, r6, r5
 800796a:	d1f2      	bne.n	8007952 <_vfprintf_r+0xc96>
 800796c:	e3b2      	b.n	80080d4 <_vfprintf_r+0x1418>
 800796e:	b933      	cbnz	r3, 800797e <_vfprintf_r+0xcc2>
 8007970:	f01b 0f01 	tst.w	fp, #1
 8007974:	d003      	beq.n	800797e <_vfprintf_r+0xcc2>
 8007976:	2330      	movs	r3, #48	; 0x30
 8007978:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800797c:	e7a4      	b.n	80078c8 <_vfprintf_r+0xc0c>
 800797e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007982:	e3a7      	b.n	80080d4 <_vfprintf_r+0x1418>
 8007984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007986:	2b00      	cmp	r3, #0
 8007988:	f000 8372 	beq.w	8008070 <_vfprintf_r+0x13b4>
 800798c:	2000      	movs	r0, #0
 800798e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007992:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007996:	960b      	str	r6, [sp, #44]	; 0x2c
 8007998:	f7ff bb2e 	b.w	8006ff8 <_vfprintf_r+0x33c>
 800799c:	9e08      	ldr	r6, [sp, #32]
 800799e:	f7ff bb99 	b.w	80070d4 <_vfprintf_r+0x418>
 80079a2:	2010      	movs	r0, #16
 80079a4:	2b07      	cmp	r3, #7
 80079a6:	4402      	add	r2, r0
 80079a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079ac:	6060      	str	r0, [r4, #4]
 80079ae:	dd08      	ble.n	80079c2 <_vfprintf_r+0xd06>
 80079b0:	4651      	mov	r1, sl
 80079b2:	4640      	mov	r0, r8
 80079b4:	aa26      	add	r2, sp, #152	; 0x98
 80079b6:	f002 fcfc 	bl	800a3b2 <__sprint_r>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	f040 8336 	bne.w	800802c <_vfprintf_r+0x1370>
 80079c0:	a929      	add	r1, sp, #164	; 0xa4
 80079c2:	460c      	mov	r4, r1
 80079c4:	3f10      	subs	r7, #16
 80079c6:	e4f7      	b.n	80073b8 <_vfprintf_r+0x6fc>
 80079c8:	460c      	mov	r4, r1
 80079ca:	e510      	b.n	80073ee <_vfprintf_r+0x732>
 80079cc:	4651      	mov	r1, sl
 80079ce:	4640      	mov	r0, r8
 80079d0:	aa26      	add	r2, sp, #152	; 0x98
 80079d2:	f002 fcee 	bl	800a3b2 <__sprint_r>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f040 8328 	bne.w	800802c <_vfprintf_r+0x1370>
 80079dc:	ac29      	add	r4, sp, #164	; 0xa4
 80079de:	e518      	b.n	8007412 <_vfprintf_r+0x756>
 80079e0:	4651      	mov	r1, sl
 80079e2:	4640      	mov	r0, r8
 80079e4:	aa26      	add	r2, sp, #152	; 0x98
 80079e6:	f002 fce4 	bl	800a3b2 <__sprint_r>
 80079ea:	2800      	cmp	r0, #0
 80079ec:	f040 831e 	bne.w	800802c <_vfprintf_r+0x1370>
 80079f0:	ac29      	add	r4, sp, #164	; 0xa4
 80079f2:	e51e      	b.n	8007432 <_vfprintf_r+0x776>
 80079f4:	2010      	movs	r0, #16
 80079f6:	2b07      	cmp	r3, #7
 80079f8:	4402      	add	r2, r0
 80079fa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079fe:	6060      	str	r0, [r4, #4]
 8007a00:	dd08      	ble.n	8007a14 <_vfprintf_r+0xd58>
 8007a02:	4651      	mov	r1, sl
 8007a04:	4640      	mov	r0, r8
 8007a06:	aa26      	add	r2, sp, #152	; 0x98
 8007a08:	f002 fcd3 	bl	800a3b2 <__sprint_r>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	f040 830d 	bne.w	800802c <_vfprintf_r+0x1370>
 8007a12:	a929      	add	r1, sp, #164	; 0xa4
 8007a14:	460c      	mov	r4, r1
 8007a16:	3f10      	subs	r7, #16
 8007a18:	e513      	b.n	8007442 <_vfprintf_r+0x786>
 8007a1a:	460c      	mov	r4, r1
 8007a1c:	e52c      	b.n	8007478 <_vfprintf_r+0x7bc>
 8007a1e:	2010      	movs	r0, #16
 8007a20:	2b07      	cmp	r3, #7
 8007a22:	4402      	add	r2, r0
 8007a24:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a28:	6060      	str	r0, [r4, #4]
 8007a2a:	dd08      	ble.n	8007a3e <_vfprintf_r+0xd82>
 8007a2c:	4651      	mov	r1, sl
 8007a2e:	4640      	mov	r0, r8
 8007a30:	aa26      	add	r2, sp, #152	; 0x98
 8007a32:	f002 fcbe 	bl	800a3b2 <__sprint_r>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	f040 82f8 	bne.w	800802c <_vfprintf_r+0x1370>
 8007a3c:	a929      	add	r1, sp, #164	; 0xa4
 8007a3e:	460c      	mov	r4, r1
 8007a40:	3e10      	subs	r6, #16
 8007a42:	e52b      	b.n	800749c <_vfprintf_r+0x7e0>
 8007a44:	460c      	mov	r4, r1
 8007a46:	e543      	b.n	80074d0 <_vfprintf_r+0x814>
 8007a48:	0800c73c 	.word	0x0800c73c
 8007a4c:	0800c74d 	.word	0x0800c74d
 8007a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a52:	2b65      	cmp	r3, #101	; 0x65
 8007a54:	f340 8232 	ble.w	8007ebc <_vfprintf_r+0x1200>
 8007a58:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	2300      	movs	r3, #0
 8007a60:	f7f8 ffa2 	bl	80009a8 <__aeabi_dcmpeq>
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d068      	beq.n	8007b3a <_vfprintf_r+0xe7e>
 8007a68:	4b6d      	ldr	r3, [pc, #436]	; (8007c20 <_vfprintf_r+0xf64>)
 8007a6a:	6023      	str	r3, [r4, #0]
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	441e      	add	r6, r3
 8007a70:	6063      	str	r3, [r4, #4]
 8007a72:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a74:	9628      	str	r6, [sp, #160]	; 0xa0
 8007a76:	3301      	adds	r3, #1
 8007a78:	2b07      	cmp	r3, #7
 8007a7a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a7c:	dc37      	bgt.n	8007aee <_vfprintf_r+0xe32>
 8007a7e:	3408      	adds	r4, #8
 8007a80:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a84:	4293      	cmp	r3, r2
 8007a86:	db03      	blt.n	8007a90 <_vfprintf_r+0xdd4>
 8007a88:	f01b 0f01 	tst.w	fp, #1
 8007a8c:	f43f ad32 	beq.w	80074f4 <_vfprintf_r+0x838>
 8007a90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a92:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a98:	6063      	str	r3, [r4, #4]
 8007a9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a9c:	4413      	add	r3, r2
 8007a9e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007aa0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	2b07      	cmp	r3, #7
 8007aa6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007aa8:	dc2b      	bgt.n	8007b02 <_vfprintf_r+0xe46>
 8007aaa:	3408      	adds	r4, #8
 8007aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aae:	1e5d      	subs	r5, r3, #1
 8007ab0:	2d00      	cmp	r5, #0
 8007ab2:	f77f ad1f 	ble.w	80074f4 <_vfprintf_r+0x838>
 8007ab6:	2710      	movs	r7, #16
 8007ab8:	4e5a      	ldr	r6, [pc, #360]	; (8007c24 <_vfprintf_r+0xf68>)
 8007aba:	2d10      	cmp	r5, #16
 8007abc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007ac0:	f104 0108 	add.w	r1, r4, #8
 8007ac4:	f103 0301 	add.w	r3, r3, #1
 8007ac8:	6026      	str	r6, [r4, #0]
 8007aca:	dc24      	bgt.n	8007b16 <_vfprintf_r+0xe5a>
 8007acc:	442a      	add	r2, r5
 8007ace:	6065      	str	r5, [r4, #4]
 8007ad0:	9228      	str	r2, [sp, #160]	; 0xa0
 8007ad2:	2b07      	cmp	r3, #7
 8007ad4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ad6:	f340 8288 	ble.w	8007fea <_vfprintf_r+0x132e>
 8007ada:	4651      	mov	r1, sl
 8007adc:	4640      	mov	r0, r8
 8007ade:	aa26      	add	r2, sp, #152	; 0x98
 8007ae0:	f002 fc67 	bl	800a3b2 <__sprint_r>
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	f040 82a1 	bne.w	800802c <_vfprintf_r+0x1370>
 8007aea:	ac29      	add	r4, sp, #164	; 0xa4
 8007aec:	e502      	b.n	80074f4 <_vfprintf_r+0x838>
 8007aee:	4651      	mov	r1, sl
 8007af0:	4640      	mov	r0, r8
 8007af2:	aa26      	add	r2, sp, #152	; 0x98
 8007af4:	f002 fc5d 	bl	800a3b2 <__sprint_r>
 8007af8:	2800      	cmp	r0, #0
 8007afa:	f040 8297 	bne.w	800802c <_vfprintf_r+0x1370>
 8007afe:	ac29      	add	r4, sp, #164	; 0xa4
 8007b00:	e7be      	b.n	8007a80 <_vfprintf_r+0xdc4>
 8007b02:	4651      	mov	r1, sl
 8007b04:	4640      	mov	r0, r8
 8007b06:	aa26      	add	r2, sp, #152	; 0x98
 8007b08:	f002 fc53 	bl	800a3b2 <__sprint_r>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	f040 828d 	bne.w	800802c <_vfprintf_r+0x1370>
 8007b12:	ac29      	add	r4, sp, #164	; 0xa4
 8007b14:	e7ca      	b.n	8007aac <_vfprintf_r+0xdf0>
 8007b16:	3210      	adds	r2, #16
 8007b18:	2b07      	cmp	r3, #7
 8007b1a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b1e:	6067      	str	r7, [r4, #4]
 8007b20:	dd08      	ble.n	8007b34 <_vfprintf_r+0xe78>
 8007b22:	4651      	mov	r1, sl
 8007b24:	4640      	mov	r0, r8
 8007b26:	aa26      	add	r2, sp, #152	; 0x98
 8007b28:	f002 fc43 	bl	800a3b2 <__sprint_r>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	f040 827d 	bne.w	800802c <_vfprintf_r+0x1370>
 8007b32:	a929      	add	r1, sp, #164	; 0xa4
 8007b34:	460c      	mov	r4, r1
 8007b36:	3d10      	subs	r5, #16
 8007b38:	e7bf      	b.n	8007aba <_vfprintf_r+0xdfe>
 8007b3a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	dc73      	bgt.n	8007c28 <_vfprintf_r+0xf6c>
 8007b40:	4b37      	ldr	r3, [pc, #220]	; (8007c20 <_vfprintf_r+0xf64>)
 8007b42:	6023      	str	r3, [r4, #0]
 8007b44:	2301      	movs	r3, #1
 8007b46:	441e      	add	r6, r3
 8007b48:	6063      	str	r3, [r4, #4]
 8007b4a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b4c:	9628      	str	r6, [sp, #160]	; 0xa0
 8007b4e:	3301      	adds	r3, #1
 8007b50:	2b07      	cmp	r3, #7
 8007b52:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b54:	dc3d      	bgt.n	8007bd2 <_vfprintf_r+0xf16>
 8007b56:	3408      	adds	r4, #8
 8007b58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b5a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	f00b 0101 	and.w	r1, fp, #1
 8007b64:	430a      	orrs	r2, r1
 8007b66:	f43f acc5 	beq.w	80074f4 <_vfprintf_r+0x838>
 8007b6a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007b6c:	6022      	str	r2, [r4, #0]
 8007b6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007b70:	4413      	add	r3, r2
 8007b72:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b76:	6062      	str	r2, [r4, #4]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	2b07      	cmp	r3, #7
 8007b7c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b7e:	dc32      	bgt.n	8007be6 <_vfprintf_r+0xf2a>
 8007b80:	3408      	adds	r4, #8
 8007b82:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007b84:	2d00      	cmp	r5, #0
 8007b86:	da1b      	bge.n	8007bc0 <_vfprintf_r+0xf04>
 8007b88:	4623      	mov	r3, r4
 8007b8a:	2710      	movs	r7, #16
 8007b8c:	4e25      	ldr	r6, [pc, #148]	; (8007c24 <_vfprintf_r+0xf68>)
 8007b8e:	426d      	negs	r5, r5
 8007b90:	2d10      	cmp	r5, #16
 8007b92:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007b96:	f104 0408 	add.w	r4, r4, #8
 8007b9a:	f102 0201 	add.w	r2, r2, #1
 8007b9e:	601e      	str	r6, [r3, #0]
 8007ba0:	dc2b      	bgt.n	8007bfa <_vfprintf_r+0xf3e>
 8007ba2:	605d      	str	r5, [r3, #4]
 8007ba4:	2a07      	cmp	r2, #7
 8007ba6:	440d      	add	r5, r1
 8007ba8:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007bac:	dd08      	ble.n	8007bc0 <_vfprintf_r+0xf04>
 8007bae:	4651      	mov	r1, sl
 8007bb0:	4640      	mov	r0, r8
 8007bb2:	aa26      	add	r2, sp, #152	; 0x98
 8007bb4:	f002 fbfd 	bl	800a3b2 <__sprint_r>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	f040 8237 	bne.w	800802c <_vfprintf_r+0x1370>
 8007bbe:	ac29      	add	r4, sp, #164	; 0xa4
 8007bc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bc4:	6063      	str	r3, [r4, #4]
 8007bc6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007bc8:	f8c4 9000 	str.w	r9, [r4]
 8007bcc:	4413      	add	r3, r2
 8007bce:	9328      	str	r3, [sp, #160]	; 0xa0
 8007bd0:	e489      	b.n	80074e6 <_vfprintf_r+0x82a>
 8007bd2:	4651      	mov	r1, sl
 8007bd4:	4640      	mov	r0, r8
 8007bd6:	aa26      	add	r2, sp, #152	; 0x98
 8007bd8:	f002 fbeb 	bl	800a3b2 <__sprint_r>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	f040 8225 	bne.w	800802c <_vfprintf_r+0x1370>
 8007be2:	ac29      	add	r4, sp, #164	; 0xa4
 8007be4:	e7b8      	b.n	8007b58 <_vfprintf_r+0xe9c>
 8007be6:	4651      	mov	r1, sl
 8007be8:	4640      	mov	r0, r8
 8007bea:	aa26      	add	r2, sp, #152	; 0x98
 8007bec:	f002 fbe1 	bl	800a3b2 <__sprint_r>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	f040 821b 	bne.w	800802c <_vfprintf_r+0x1370>
 8007bf6:	ac29      	add	r4, sp, #164	; 0xa4
 8007bf8:	e7c3      	b.n	8007b82 <_vfprintf_r+0xec6>
 8007bfa:	3110      	adds	r1, #16
 8007bfc:	2a07      	cmp	r2, #7
 8007bfe:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8007c02:	605f      	str	r7, [r3, #4]
 8007c04:	dd08      	ble.n	8007c18 <_vfprintf_r+0xf5c>
 8007c06:	4651      	mov	r1, sl
 8007c08:	4640      	mov	r0, r8
 8007c0a:	aa26      	add	r2, sp, #152	; 0x98
 8007c0c:	f002 fbd1 	bl	800a3b2 <__sprint_r>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	f040 820b 	bne.w	800802c <_vfprintf_r+0x1370>
 8007c16:	ac29      	add	r4, sp, #164	; 0xa4
 8007c18:	4623      	mov	r3, r4
 8007c1a:	3d10      	subs	r5, #16
 8007c1c:	e7b8      	b.n	8007b90 <_vfprintf_r+0xed4>
 8007c1e:	bf00      	nop
 8007c20:	0800c75e 	.word	0x0800c75e
 8007c24:	0800c790 	.word	0x0800c790
 8007c28:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007c2a:	42af      	cmp	r7, r5
 8007c2c:	bfa8      	it	ge
 8007c2e:	462f      	movge	r7, r5
 8007c30:	2f00      	cmp	r7, #0
 8007c32:	dd09      	ble.n	8007c48 <_vfprintf_r+0xf8c>
 8007c34:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c36:	443e      	add	r6, r7
 8007c38:	3301      	adds	r3, #1
 8007c3a:	2b07      	cmp	r3, #7
 8007c3c:	e9c4 9700 	strd	r9, r7, [r4]
 8007c40:	9628      	str	r6, [sp, #160]	; 0xa0
 8007c42:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c44:	dc75      	bgt.n	8007d32 <_vfprintf_r+0x1076>
 8007c46:	3408      	adds	r4, #8
 8007c48:	2f00      	cmp	r7, #0
 8007c4a:	bfb4      	ite	lt
 8007c4c:	462e      	movlt	r6, r5
 8007c4e:	1bee      	subge	r6, r5, r7
 8007c50:	2e00      	cmp	r6, #0
 8007c52:	dd18      	ble.n	8007c86 <_vfprintf_r+0xfca>
 8007c54:	4f98      	ldr	r7, [pc, #608]	; (8007eb8 <_vfprintf_r+0x11fc>)
 8007c56:	2e10      	cmp	r6, #16
 8007c58:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007c5c:	f104 0108 	add.w	r1, r4, #8
 8007c60:	f103 0301 	add.w	r3, r3, #1
 8007c64:	6027      	str	r7, [r4, #0]
 8007c66:	dc6e      	bgt.n	8007d46 <_vfprintf_r+0x108a>
 8007c68:	6066      	str	r6, [r4, #4]
 8007c6a:	2b07      	cmp	r3, #7
 8007c6c:	4416      	add	r6, r2
 8007c6e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007c72:	dd7b      	ble.n	8007d6c <_vfprintf_r+0x10b0>
 8007c74:	4651      	mov	r1, sl
 8007c76:	4640      	mov	r0, r8
 8007c78:	aa26      	add	r2, sp, #152	; 0x98
 8007c7a:	f002 fb9a 	bl	800a3b2 <__sprint_r>
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	f040 81d4 	bne.w	800802c <_vfprintf_r+0x1370>
 8007c84:	ac29      	add	r4, sp, #164	; 0xa4
 8007c86:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8007c8a:	444d      	add	r5, r9
 8007c8c:	d00a      	beq.n	8007ca4 <_vfprintf_r+0xfe8>
 8007c8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d16d      	bne.n	8007d70 <_vfprintf_r+0x10b4>
 8007c94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d16d      	bne.n	8007d76 <_vfprintf_r+0x10ba>
 8007c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c9c:	444b      	add	r3, r9
 8007c9e:	429d      	cmp	r5, r3
 8007ca0:	bf28      	it	cs
 8007ca2:	461d      	movcs	r5, r3
 8007ca4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007ca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	db02      	blt.n	8007cb2 <_vfprintf_r+0xff6>
 8007cac:	f01b 0f01 	tst.w	fp, #1
 8007cb0:	d00e      	beq.n	8007cd0 <_vfprintf_r+0x1014>
 8007cb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007cb6:	6023      	str	r3, [r4, #0]
 8007cb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cba:	6063      	str	r3, [r4, #4]
 8007cbc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cbe:	4413      	add	r3, r2
 8007cc0:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cc2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	2b07      	cmp	r3, #7
 8007cc8:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cca:	f300 80cf 	bgt.w	8007e6c <_vfprintf_r+0x11b0>
 8007cce:	3408      	adds	r4, #8
 8007cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd2:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007cd4:	eb09 0203 	add.w	r2, r9, r3
 8007cd8:	1b9e      	subs	r6, r3, r6
 8007cda:	1b52      	subs	r2, r2, r5
 8007cdc:	4296      	cmp	r6, r2
 8007cde:	bfa8      	it	ge
 8007ce0:	4616      	movge	r6, r2
 8007ce2:	2e00      	cmp	r6, #0
 8007ce4:	dd0b      	ble.n	8007cfe <_vfprintf_r+0x1042>
 8007ce6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ce8:	e9c4 5600 	strd	r5, r6, [r4]
 8007cec:	4433      	add	r3, r6
 8007cee:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cf0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	2b07      	cmp	r3, #7
 8007cf6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cf8:	f300 80c2 	bgt.w	8007e80 <_vfprintf_r+0x11c4>
 8007cfc:	3408      	adds	r4, #8
 8007cfe:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d02:	2e00      	cmp	r6, #0
 8007d04:	eba3 0505 	sub.w	r5, r3, r5
 8007d08:	bfa8      	it	ge
 8007d0a:	1bad      	subge	r5, r5, r6
 8007d0c:	2d00      	cmp	r5, #0
 8007d0e:	f77f abf1 	ble.w	80074f4 <_vfprintf_r+0x838>
 8007d12:	2710      	movs	r7, #16
 8007d14:	4e68      	ldr	r6, [pc, #416]	; (8007eb8 <_vfprintf_r+0x11fc>)
 8007d16:	2d10      	cmp	r5, #16
 8007d18:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007d1c:	f104 0108 	add.w	r1, r4, #8
 8007d20:	f103 0301 	add.w	r3, r3, #1
 8007d24:	6026      	str	r6, [r4, #0]
 8007d26:	f300 80b5 	bgt.w	8007e94 <_vfprintf_r+0x11d8>
 8007d2a:	6065      	str	r5, [r4, #4]
 8007d2c:	4415      	add	r5, r2
 8007d2e:	9528      	str	r5, [sp, #160]	; 0xa0
 8007d30:	e6cf      	b.n	8007ad2 <_vfprintf_r+0xe16>
 8007d32:	4651      	mov	r1, sl
 8007d34:	4640      	mov	r0, r8
 8007d36:	aa26      	add	r2, sp, #152	; 0x98
 8007d38:	f002 fb3b 	bl	800a3b2 <__sprint_r>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	f040 8175 	bne.w	800802c <_vfprintf_r+0x1370>
 8007d42:	ac29      	add	r4, sp, #164	; 0xa4
 8007d44:	e780      	b.n	8007c48 <_vfprintf_r+0xf8c>
 8007d46:	2010      	movs	r0, #16
 8007d48:	2b07      	cmp	r3, #7
 8007d4a:	4402      	add	r2, r0
 8007d4c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d50:	6060      	str	r0, [r4, #4]
 8007d52:	dd08      	ble.n	8007d66 <_vfprintf_r+0x10aa>
 8007d54:	4651      	mov	r1, sl
 8007d56:	4640      	mov	r0, r8
 8007d58:	aa26      	add	r2, sp, #152	; 0x98
 8007d5a:	f002 fb2a 	bl	800a3b2 <__sprint_r>
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	f040 8164 	bne.w	800802c <_vfprintf_r+0x1370>
 8007d64:	a929      	add	r1, sp, #164	; 0xa4
 8007d66:	460c      	mov	r4, r1
 8007d68:	3e10      	subs	r6, #16
 8007d6a:	e774      	b.n	8007c56 <_vfprintf_r+0xf9a>
 8007d6c:	460c      	mov	r4, r1
 8007d6e:	e78a      	b.n	8007c86 <_vfprintf_r+0xfca>
 8007d70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d04a      	beq.n	8007e0c <_vfprintf_r+0x1150>
 8007d76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	930c      	str	r3, [sp, #48]	; 0x30
 8007d7c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007d7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d80:	6023      	str	r3, [r4, #0]
 8007d82:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d84:	6063      	str	r3, [r4, #4]
 8007d86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d88:	4413      	add	r3, r2
 8007d8a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d8e:	3301      	adds	r3, #1
 8007d90:	2b07      	cmp	r3, #7
 8007d92:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d94:	dc41      	bgt.n	8007e1a <_vfprintf_r+0x115e>
 8007d96:	3408      	adds	r4, #8
 8007d98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d9c:	eb09 0703 	add.w	r7, r9, r3
 8007da0:	1b7b      	subs	r3, r7, r5
 8007da2:	7817      	ldrb	r7, [r2, #0]
 8007da4:	429f      	cmp	r7, r3
 8007da6:	bfa8      	it	ge
 8007da8:	461f      	movge	r7, r3
 8007daa:	2f00      	cmp	r7, #0
 8007dac:	dd0a      	ble.n	8007dc4 <_vfprintf_r+0x1108>
 8007dae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007db0:	e9c4 5700 	strd	r5, r7, [r4]
 8007db4:	443b      	add	r3, r7
 8007db6:	9328      	str	r3, [sp, #160]	; 0xa0
 8007db8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007dba:	3301      	adds	r3, #1
 8007dbc:	2b07      	cmp	r3, #7
 8007dbe:	9327      	str	r3, [sp, #156]	; 0x9c
 8007dc0:	dc35      	bgt.n	8007e2e <_vfprintf_r+0x1172>
 8007dc2:	3408      	adds	r4, #8
 8007dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dc6:	2f00      	cmp	r7, #0
 8007dc8:	781e      	ldrb	r6, [r3, #0]
 8007dca:	bfa8      	it	ge
 8007dcc:	1bf6      	subge	r6, r6, r7
 8007dce:	2e00      	cmp	r6, #0
 8007dd0:	dd18      	ble.n	8007e04 <_vfprintf_r+0x1148>
 8007dd2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007dd6:	4838      	ldr	r0, [pc, #224]	; (8007eb8 <_vfprintf_r+0x11fc>)
 8007dd8:	2e10      	cmp	r6, #16
 8007dda:	f103 0301 	add.w	r3, r3, #1
 8007dde:	f104 0108 	add.w	r1, r4, #8
 8007de2:	6020      	str	r0, [r4, #0]
 8007de4:	dc2d      	bgt.n	8007e42 <_vfprintf_r+0x1186>
 8007de6:	6066      	str	r6, [r4, #4]
 8007de8:	2b07      	cmp	r3, #7
 8007dea:	4416      	add	r6, r2
 8007dec:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007df0:	dd3a      	ble.n	8007e68 <_vfprintf_r+0x11ac>
 8007df2:	4651      	mov	r1, sl
 8007df4:	4640      	mov	r0, r8
 8007df6:	aa26      	add	r2, sp, #152	; 0x98
 8007df8:	f002 fadb 	bl	800a3b2 <__sprint_r>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	f040 8115 	bne.w	800802c <_vfprintf_r+0x1370>
 8007e02:	ac29      	add	r4, sp, #164	; 0xa4
 8007e04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	441d      	add	r5, r3
 8007e0a:	e740      	b.n	8007c8e <_vfprintf_r+0xfd2>
 8007e0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	930e      	str	r3, [sp, #56]	; 0x38
 8007e12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e14:	3b01      	subs	r3, #1
 8007e16:	930d      	str	r3, [sp, #52]	; 0x34
 8007e18:	e7b0      	b.n	8007d7c <_vfprintf_r+0x10c0>
 8007e1a:	4651      	mov	r1, sl
 8007e1c:	4640      	mov	r0, r8
 8007e1e:	aa26      	add	r2, sp, #152	; 0x98
 8007e20:	f002 fac7 	bl	800a3b2 <__sprint_r>
 8007e24:	2800      	cmp	r0, #0
 8007e26:	f040 8101 	bne.w	800802c <_vfprintf_r+0x1370>
 8007e2a:	ac29      	add	r4, sp, #164	; 0xa4
 8007e2c:	e7b4      	b.n	8007d98 <_vfprintf_r+0x10dc>
 8007e2e:	4651      	mov	r1, sl
 8007e30:	4640      	mov	r0, r8
 8007e32:	aa26      	add	r2, sp, #152	; 0x98
 8007e34:	f002 fabd 	bl	800a3b2 <__sprint_r>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f040 80f7 	bne.w	800802c <_vfprintf_r+0x1370>
 8007e3e:	ac29      	add	r4, sp, #164	; 0xa4
 8007e40:	e7c0      	b.n	8007dc4 <_vfprintf_r+0x1108>
 8007e42:	2010      	movs	r0, #16
 8007e44:	2b07      	cmp	r3, #7
 8007e46:	4402      	add	r2, r0
 8007e48:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007e4c:	6060      	str	r0, [r4, #4]
 8007e4e:	dd08      	ble.n	8007e62 <_vfprintf_r+0x11a6>
 8007e50:	4651      	mov	r1, sl
 8007e52:	4640      	mov	r0, r8
 8007e54:	aa26      	add	r2, sp, #152	; 0x98
 8007e56:	f002 faac 	bl	800a3b2 <__sprint_r>
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	f040 80e6 	bne.w	800802c <_vfprintf_r+0x1370>
 8007e60:	a929      	add	r1, sp, #164	; 0xa4
 8007e62:	460c      	mov	r4, r1
 8007e64:	3e10      	subs	r6, #16
 8007e66:	e7b4      	b.n	8007dd2 <_vfprintf_r+0x1116>
 8007e68:	460c      	mov	r4, r1
 8007e6a:	e7cb      	b.n	8007e04 <_vfprintf_r+0x1148>
 8007e6c:	4651      	mov	r1, sl
 8007e6e:	4640      	mov	r0, r8
 8007e70:	aa26      	add	r2, sp, #152	; 0x98
 8007e72:	f002 fa9e 	bl	800a3b2 <__sprint_r>
 8007e76:	2800      	cmp	r0, #0
 8007e78:	f040 80d8 	bne.w	800802c <_vfprintf_r+0x1370>
 8007e7c:	ac29      	add	r4, sp, #164	; 0xa4
 8007e7e:	e727      	b.n	8007cd0 <_vfprintf_r+0x1014>
 8007e80:	4651      	mov	r1, sl
 8007e82:	4640      	mov	r0, r8
 8007e84:	aa26      	add	r2, sp, #152	; 0x98
 8007e86:	f002 fa94 	bl	800a3b2 <__sprint_r>
 8007e8a:	2800      	cmp	r0, #0
 8007e8c:	f040 80ce 	bne.w	800802c <_vfprintf_r+0x1370>
 8007e90:	ac29      	add	r4, sp, #164	; 0xa4
 8007e92:	e734      	b.n	8007cfe <_vfprintf_r+0x1042>
 8007e94:	3210      	adds	r2, #16
 8007e96:	2b07      	cmp	r3, #7
 8007e98:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007e9c:	6067      	str	r7, [r4, #4]
 8007e9e:	dd08      	ble.n	8007eb2 <_vfprintf_r+0x11f6>
 8007ea0:	4651      	mov	r1, sl
 8007ea2:	4640      	mov	r0, r8
 8007ea4:	aa26      	add	r2, sp, #152	; 0x98
 8007ea6:	f002 fa84 	bl	800a3b2 <__sprint_r>
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	f040 80be 	bne.w	800802c <_vfprintf_r+0x1370>
 8007eb0:	a929      	add	r1, sp, #164	; 0xa4
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	3d10      	subs	r5, #16
 8007eb6:	e72e      	b.n	8007d16 <_vfprintf_r+0x105a>
 8007eb8:	0800c790 	.word	0x0800c790
 8007ebc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ebe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ec0:	2a01      	cmp	r2, #1
 8007ec2:	f106 0601 	add.w	r6, r6, #1
 8007ec6:	f103 0301 	add.w	r3, r3, #1
 8007eca:	f104 0508 	add.w	r5, r4, #8
 8007ece:	dc02      	bgt.n	8007ed6 <_vfprintf_r+0x121a>
 8007ed0:	f01b 0f01 	tst.w	fp, #1
 8007ed4:	d07e      	beq.n	8007fd4 <_vfprintf_r+0x1318>
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	2b07      	cmp	r3, #7
 8007eda:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007ede:	f8c4 9000 	str.w	r9, [r4]
 8007ee2:	6062      	str	r2, [r4, #4]
 8007ee4:	dd08      	ble.n	8007ef8 <_vfprintf_r+0x123c>
 8007ee6:	4651      	mov	r1, sl
 8007ee8:	4640      	mov	r0, r8
 8007eea:	aa26      	add	r2, sp, #152	; 0x98
 8007eec:	f002 fa61 	bl	800a3b2 <__sprint_r>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	f040 809b 	bne.w	800802c <_vfprintf_r+0x1370>
 8007ef6:	ad29      	add	r5, sp, #164	; 0xa4
 8007ef8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007efa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007efc:	602b      	str	r3, [r5, #0]
 8007efe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007f00:	606b      	str	r3, [r5, #4]
 8007f02:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f04:	4413      	add	r3, r2
 8007f06:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f08:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	2b07      	cmp	r3, #7
 8007f0e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f10:	dc32      	bgt.n	8007f78 <_vfprintf_r+0x12bc>
 8007f12:	3508      	adds	r5, #8
 8007f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f16:	2200      	movs	r2, #0
 8007f18:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f1c:	1e5c      	subs	r4, r3, #1
 8007f1e:	2300      	movs	r3, #0
 8007f20:	f7f8 fd42 	bl	80009a8 <__aeabi_dcmpeq>
 8007f24:	2800      	cmp	r0, #0
 8007f26:	d130      	bne.n	8007f8a <_vfprintf_r+0x12ce>
 8007f28:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007f2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f2e:	3101      	adds	r1, #1
 8007f30:	3b01      	subs	r3, #1
 8007f32:	f109 0001 	add.w	r0, r9, #1
 8007f36:	4413      	add	r3, r2
 8007f38:	2907      	cmp	r1, #7
 8007f3a:	e9c5 0400 	strd	r0, r4, [r5]
 8007f3e:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007f42:	dd50      	ble.n	8007fe6 <_vfprintf_r+0x132a>
 8007f44:	4651      	mov	r1, sl
 8007f46:	4640      	mov	r0, r8
 8007f48:	aa26      	add	r2, sp, #152	; 0x98
 8007f4a:	f002 fa32 	bl	800a3b2 <__sprint_r>
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	d16c      	bne.n	800802c <_vfprintf_r+0x1370>
 8007f52:	ad29      	add	r5, sp, #164	; 0xa4
 8007f54:	ab22      	add	r3, sp, #136	; 0x88
 8007f56:	602b      	str	r3, [r5, #0]
 8007f58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f5a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f5c:	606b      	str	r3, [r5, #4]
 8007f5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f60:	4413      	add	r3, r2
 8007f62:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f64:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f66:	3301      	adds	r3, #1
 8007f68:	2b07      	cmp	r3, #7
 8007f6a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f6c:	f73f adb5 	bgt.w	8007ada <_vfprintf_r+0xe1e>
 8007f70:	f105 0408 	add.w	r4, r5, #8
 8007f74:	f7ff babe 	b.w	80074f4 <_vfprintf_r+0x838>
 8007f78:	4651      	mov	r1, sl
 8007f7a:	4640      	mov	r0, r8
 8007f7c:	aa26      	add	r2, sp, #152	; 0x98
 8007f7e:	f002 fa18 	bl	800a3b2 <__sprint_r>
 8007f82:	2800      	cmp	r0, #0
 8007f84:	d152      	bne.n	800802c <_vfprintf_r+0x1370>
 8007f86:	ad29      	add	r5, sp, #164	; 0xa4
 8007f88:	e7c4      	b.n	8007f14 <_vfprintf_r+0x1258>
 8007f8a:	2c00      	cmp	r4, #0
 8007f8c:	dde2      	ble.n	8007f54 <_vfprintf_r+0x1298>
 8007f8e:	2710      	movs	r7, #16
 8007f90:	4e57      	ldr	r6, [pc, #348]	; (80080f0 <_vfprintf_r+0x1434>)
 8007f92:	2c10      	cmp	r4, #16
 8007f94:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007f98:	f105 0108 	add.w	r1, r5, #8
 8007f9c:	f103 0301 	add.w	r3, r3, #1
 8007fa0:	602e      	str	r6, [r5, #0]
 8007fa2:	dc07      	bgt.n	8007fb4 <_vfprintf_r+0x12f8>
 8007fa4:	606c      	str	r4, [r5, #4]
 8007fa6:	2b07      	cmp	r3, #7
 8007fa8:	4414      	add	r4, r2
 8007faa:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007fae:	dcc9      	bgt.n	8007f44 <_vfprintf_r+0x1288>
 8007fb0:	460d      	mov	r5, r1
 8007fb2:	e7cf      	b.n	8007f54 <_vfprintf_r+0x1298>
 8007fb4:	3210      	adds	r2, #16
 8007fb6:	2b07      	cmp	r3, #7
 8007fb8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007fbc:	606f      	str	r7, [r5, #4]
 8007fbe:	dd06      	ble.n	8007fce <_vfprintf_r+0x1312>
 8007fc0:	4651      	mov	r1, sl
 8007fc2:	4640      	mov	r0, r8
 8007fc4:	aa26      	add	r2, sp, #152	; 0x98
 8007fc6:	f002 f9f4 	bl	800a3b2 <__sprint_r>
 8007fca:	bb78      	cbnz	r0, 800802c <_vfprintf_r+0x1370>
 8007fcc:	a929      	add	r1, sp, #164	; 0xa4
 8007fce:	460d      	mov	r5, r1
 8007fd0:	3c10      	subs	r4, #16
 8007fd2:	e7de      	b.n	8007f92 <_vfprintf_r+0x12d6>
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	2b07      	cmp	r3, #7
 8007fd8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007fdc:	f8c4 9000 	str.w	r9, [r4]
 8007fe0:	6062      	str	r2, [r4, #4]
 8007fe2:	ddb7      	ble.n	8007f54 <_vfprintf_r+0x1298>
 8007fe4:	e7ae      	b.n	8007f44 <_vfprintf_r+0x1288>
 8007fe6:	3508      	adds	r5, #8
 8007fe8:	e7b4      	b.n	8007f54 <_vfprintf_r+0x1298>
 8007fea:	460c      	mov	r4, r1
 8007fec:	f7ff ba82 	b.w	80074f4 <_vfprintf_r+0x838>
 8007ff0:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007ff4:	1a9d      	subs	r5, r3, r2
 8007ff6:	2d00      	cmp	r5, #0
 8007ff8:	f77f aa80 	ble.w	80074fc <_vfprintf_r+0x840>
 8007ffc:	2710      	movs	r7, #16
 8007ffe:	4e3d      	ldr	r6, [pc, #244]	; (80080f4 <_vfprintf_r+0x1438>)
 8008000:	2d10      	cmp	r5, #16
 8008002:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008006:	6026      	str	r6, [r4, #0]
 8008008:	f103 0301 	add.w	r3, r3, #1
 800800c:	dc18      	bgt.n	8008040 <_vfprintf_r+0x1384>
 800800e:	6065      	str	r5, [r4, #4]
 8008010:	2b07      	cmp	r3, #7
 8008012:	4415      	add	r5, r2
 8008014:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008018:	f77f aa70 	ble.w	80074fc <_vfprintf_r+0x840>
 800801c:	4651      	mov	r1, sl
 800801e:	4640      	mov	r0, r8
 8008020:	aa26      	add	r2, sp, #152	; 0x98
 8008022:	f002 f9c6 	bl	800a3b2 <__sprint_r>
 8008026:	2800      	cmp	r0, #0
 8008028:	f43f aa68 	beq.w	80074fc <_vfprintf_r+0x840>
 800802c:	9b08      	ldr	r3, [sp, #32]
 800802e:	2b00      	cmp	r3, #0
 8008030:	f43f a887 	beq.w	8007142 <_vfprintf_r+0x486>
 8008034:	4619      	mov	r1, r3
 8008036:	4640      	mov	r0, r8
 8008038:	f001 f908 	bl	800924c <_free_r>
 800803c:	f7ff b881 	b.w	8007142 <_vfprintf_r+0x486>
 8008040:	3210      	adds	r2, #16
 8008042:	2b07      	cmp	r3, #7
 8008044:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008048:	6067      	str	r7, [r4, #4]
 800804a:	dc02      	bgt.n	8008052 <_vfprintf_r+0x1396>
 800804c:	3408      	adds	r4, #8
 800804e:	3d10      	subs	r5, #16
 8008050:	e7d6      	b.n	8008000 <_vfprintf_r+0x1344>
 8008052:	4651      	mov	r1, sl
 8008054:	4640      	mov	r0, r8
 8008056:	aa26      	add	r2, sp, #152	; 0x98
 8008058:	f002 f9ab 	bl	800a3b2 <__sprint_r>
 800805c:	2800      	cmp	r0, #0
 800805e:	d1e5      	bne.n	800802c <_vfprintf_r+0x1370>
 8008060:	ac29      	add	r4, sp, #164	; 0xa4
 8008062:	e7f4      	b.n	800804e <_vfprintf_r+0x1392>
 8008064:	4640      	mov	r0, r8
 8008066:	9908      	ldr	r1, [sp, #32]
 8008068:	f001 f8f0 	bl	800924c <_free_r>
 800806c:	f7ff ba5e 	b.w	800752c <_vfprintf_r+0x870>
 8008070:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008072:	b91b      	cbnz	r3, 800807c <_vfprintf_r+0x13c0>
 8008074:	2300      	movs	r3, #0
 8008076:	9327      	str	r3, [sp, #156]	; 0x9c
 8008078:	f7ff b863 	b.w	8007142 <_vfprintf_r+0x486>
 800807c:	4651      	mov	r1, sl
 800807e:	4640      	mov	r0, r8
 8008080:	aa26      	add	r2, sp, #152	; 0x98
 8008082:	f002 f996 	bl	800a3b2 <__sprint_r>
 8008086:	2800      	cmp	r0, #0
 8008088:	d0f4      	beq.n	8008074 <_vfprintf_r+0x13b8>
 800808a:	f7ff b85a 	b.w	8007142 <_vfprintf_r+0x486>
 800808e:	ea56 0205 	orrs.w	r2, r6, r5
 8008092:	465f      	mov	r7, fp
 8008094:	f43f ab71 	beq.w	800777a <_vfprintf_r+0xabe>
 8008098:	2b01      	cmp	r3, #1
 800809a:	f43f ac0e 	beq.w	80078ba <_vfprintf_r+0xbfe>
 800809e:	2b02      	cmp	r3, #2
 80080a0:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80080a4:	f43f ac55 	beq.w	8007952 <_vfprintf_r+0xc96>
 80080a8:	f006 0307 	and.w	r3, r6, #7
 80080ac:	08f6      	lsrs	r6, r6, #3
 80080ae:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 80080b2:	08ed      	lsrs	r5, r5, #3
 80080b4:	3330      	adds	r3, #48	; 0x30
 80080b6:	ea56 0105 	orrs.w	r1, r6, r5
 80080ba:	464a      	mov	r2, r9
 80080bc:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80080c0:	d1f2      	bne.n	80080a8 <_vfprintf_r+0x13ec>
 80080c2:	07f8      	lsls	r0, r7, #31
 80080c4:	d506      	bpl.n	80080d4 <_vfprintf_r+0x1418>
 80080c6:	2b30      	cmp	r3, #48	; 0x30
 80080c8:	d004      	beq.n	80080d4 <_vfprintf_r+0x1418>
 80080ca:	2330      	movs	r3, #48	; 0x30
 80080cc:	f809 3c01 	strb.w	r3, [r9, #-1]
 80080d0:	f1a2 0902 	sub.w	r9, r2, #2
 80080d4:	ab52      	add	r3, sp, #328	; 0x148
 80080d6:	eba3 0309 	sub.w	r3, r3, r9
 80080da:	9e07      	ldr	r6, [sp, #28]
 80080dc:	9307      	str	r3, [sp, #28]
 80080de:	2300      	movs	r3, #0
 80080e0:	46bb      	mov	fp, r7
 80080e2:	9308      	str	r3, [sp, #32]
 80080e4:	461d      	mov	r5, r3
 80080e6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80080ea:	f7ff b94a 	b.w	8007382 <_vfprintf_r+0x6c6>
 80080ee:	bf00      	nop
 80080f0:	0800c790 	.word	0x0800c790
 80080f4:	0800c780 	.word	0x0800c780

080080f8 <__sbprintf>:
 80080f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080fa:	461f      	mov	r7, r3
 80080fc:	898b      	ldrh	r3, [r1, #12]
 80080fe:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008102:	f023 0302 	bic.w	r3, r3, #2
 8008106:	f8ad 300c 	strh.w	r3, [sp, #12]
 800810a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800810c:	4615      	mov	r5, r2
 800810e:	9319      	str	r3, [sp, #100]	; 0x64
 8008110:	89cb      	ldrh	r3, [r1, #14]
 8008112:	4606      	mov	r6, r0
 8008114:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008118:	69cb      	ldr	r3, [r1, #28]
 800811a:	a816      	add	r0, sp, #88	; 0x58
 800811c:	9307      	str	r3, [sp, #28]
 800811e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008120:	460c      	mov	r4, r1
 8008122:	9309      	str	r3, [sp, #36]	; 0x24
 8008124:	ab1a      	add	r3, sp, #104	; 0x68
 8008126:	9300      	str	r3, [sp, #0]
 8008128:	9304      	str	r3, [sp, #16]
 800812a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800812e:	9302      	str	r3, [sp, #8]
 8008130:	9305      	str	r3, [sp, #20]
 8008132:	2300      	movs	r3, #0
 8008134:	9306      	str	r3, [sp, #24]
 8008136:	f001 fab5 	bl	80096a4 <__retarget_lock_init_recursive>
 800813a:	462a      	mov	r2, r5
 800813c:	463b      	mov	r3, r7
 800813e:	4669      	mov	r1, sp
 8008140:	4630      	mov	r0, r6
 8008142:	f7fe fdbb 	bl	8006cbc <_vfprintf_r>
 8008146:	1e05      	subs	r5, r0, #0
 8008148:	db07      	blt.n	800815a <__sbprintf+0x62>
 800814a:	4669      	mov	r1, sp
 800814c:	4630      	mov	r0, r6
 800814e:	f000 ff81 	bl	8009054 <_fflush_r>
 8008152:	2800      	cmp	r0, #0
 8008154:	bf18      	it	ne
 8008156:	f04f 35ff 	movne.w	r5, #4294967295
 800815a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800815e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008160:	065b      	lsls	r3, r3, #25
 8008162:	bf42      	ittt	mi
 8008164:	89a3      	ldrhmi	r3, [r4, #12]
 8008166:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800816a:	81a3      	strhmi	r3, [r4, #12]
 800816c:	f001 fa9b 	bl	80096a6 <__retarget_lock_close_recursive>
 8008170:	4628      	mov	r0, r5
 8008172:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008176:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008178 <_vsnprintf_r>:
 8008178:	b530      	push	{r4, r5, lr}
 800817a:	4614      	mov	r4, r2
 800817c:	2c00      	cmp	r4, #0
 800817e:	4605      	mov	r5, r0
 8008180:	461a      	mov	r2, r3
 8008182:	b09b      	sub	sp, #108	; 0x6c
 8008184:	da05      	bge.n	8008192 <_vsnprintf_r+0x1a>
 8008186:	238b      	movs	r3, #139	; 0x8b
 8008188:	6003      	str	r3, [r0, #0]
 800818a:	f04f 30ff 	mov.w	r0, #4294967295
 800818e:	b01b      	add	sp, #108	; 0x6c
 8008190:	bd30      	pop	{r4, r5, pc}
 8008192:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008196:	f8ad 300c 	strh.w	r3, [sp, #12]
 800819a:	bf0c      	ite	eq
 800819c:	4623      	moveq	r3, r4
 800819e:	f104 33ff 	addne.w	r3, r4, #4294967295
 80081a2:	9302      	str	r3, [sp, #8]
 80081a4:	9305      	str	r3, [sp, #20]
 80081a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80081aa:	9100      	str	r1, [sp, #0]
 80081ac:	9104      	str	r1, [sp, #16]
 80081ae:	f8ad 300e 	strh.w	r3, [sp, #14]
 80081b2:	4669      	mov	r1, sp
 80081b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80081b6:	f7fd fb9f 	bl	80058f8 <_svfprintf_r>
 80081ba:	1c43      	adds	r3, r0, #1
 80081bc:	bfbc      	itt	lt
 80081be:	238b      	movlt	r3, #139	; 0x8b
 80081c0:	602b      	strlt	r3, [r5, #0]
 80081c2:	2c00      	cmp	r4, #0
 80081c4:	d0e3      	beq.n	800818e <_vsnprintf_r+0x16>
 80081c6:	2200      	movs	r2, #0
 80081c8:	9b00      	ldr	r3, [sp, #0]
 80081ca:	701a      	strb	r2, [r3, #0]
 80081cc:	e7df      	b.n	800818e <_vsnprintf_r+0x16>
	...

080081d0 <vsnprintf>:
 80081d0:	b507      	push	{r0, r1, r2, lr}
 80081d2:	9300      	str	r3, [sp, #0]
 80081d4:	4613      	mov	r3, r2
 80081d6:	460a      	mov	r2, r1
 80081d8:	4601      	mov	r1, r0
 80081da:	4803      	ldr	r0, [pc, #12]	; (80081e8 <vsnprintf+0x18>)
 80081dc:	6800      	ldr	r0, [r0, #0]
 80081de:	f7ff ffcb 	bl	8008178 <_vsnprintf_r>
 80081e2:	b003      	add	sp, #12
 80081e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80081e8:	20000028 	.word	0x20000028

080081ec <__swsetup_r>:
 80081ec:	b538      	push	{r3, r4, r5, lr}
 80081ee:	4b2a      	ldr	r3, [pc, #168]	; (8008298 <__swsetup_r+0xac>)
 80081f0:	4605      	mov	r5, r0
 80081f2:	6818      	ldr	r0, [r3, #0]
 80081f4:	460c      	mov	r4, r1
 80081f6:	b118      	cbz	r0, 8008200 <__swsetup_r+0x14>
 80081f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80081fa:	b90b      	cbnz	r3, 8008200 <__swsetup_r+0x14>
 80081fc:	f000 ff96 	bl	800912c <__sinit>
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008206:	0718      	lsls	r0, r3, #28
 8008208:	d422      	bmi.n	8008250 <__swsetup_r+0x64>
 800820a:	06d9      	lsls	r1, r3, #27
 800820c:	d407      	bmi.n	800821e <__swsetup_r+0x32>
 800820e:	2309      	movs	r3, #9
 8008210:	602b      	str	r3, [r5, #0]
 8008212:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008216:	f04f 30ff 	mov.w	r0, #4294967295
 800821a:	81a3      	strh	r3, [r4, #12]
 800821c:	e034      	b.n	8008288 <__swsetup_r+0x9c>
 800821e:	0758      	lsls	r0, r3, #29
 8008220:	d512      	bpl.n	8008248 <__swsetup_r+0x5c>
 8008222:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008224:	b141      	cbz	r1, 8008238 <__swsetup_r+0x4c>
 8008226:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800822a:	4299      	cmp	r1, r3
 800822c:	d002      	beq.n	8008234 <__swsetup_r+0x48>
 800822e:	4628      	mov	r0, r5
 8008230:	f001 f80c 	bl	800924c <_free_r>
 8008234:	2300      	movs	r3, #0
 8008236:	6323      	str	r3, [r4, #48]	; 0x30
 8008238:	89a3      	ldrh	r3, [r4, #12]
 800823a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800823e:	81a3      	strh	r3, [r4, #12]
 8008240:	2300      	movs	r3, #0
 8008242:	6063      	str	r3, [r4, #4]
 8008244:	6923      	ldr	r3, [r4, #16]
 8008246:	6023      	str	r3, [r4, #0]
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	f043 0308 	orr.w	r3, r3, #8
 800824e:	81a3      	strh	r3, [r4, #12]
 8008250:	6923      	ldr	r3, [r4, #16]
 8008252:	b94b      	cbnz	r3, 8008268 <__swsetup_r+0x7c>
 8008254:	89a3      	ldrh	r3, [r4, #12]
 8008256:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800825a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800825e:	d003      	beq.n	8008268 <__swsetup_r+0x7c>
 8008260:	4621      	mov	r1, r4
 8008262:	4628      	mov	r0, r5
 8008264:	f001 fa4e 	bl	8009704 <__smakebuf_r>
 8008268:	89a0      	ldrh	r0, [r4, #12]
 800826a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800826e:	f010 0301 	ands.w	r3, r0, #1
 8008272:	d00a      	beq.n	800828a <__swsetup_r+0x9e>
 8008274:	2300      	movs	r3, #0
 8008276:	60a3      	str	r3, [r4, #8]
 8008278:	6963      	ldr	r3, [r4, #20]
 800827a:	425b      	negs	r3, r3
 800827c:	61a3      	str	r3, [r4, #24]
 800827e:	6923      	ldr	r3, [r4, #16]
 8008280:	b943      	cbnz	r3, 8008294 <__swsetup_r+0xa8>
 8008282:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008286:	d1c4      	bne.n	8008212 <__swsetup_r+0x26>
 8008288:	bd38      	pop	{r3, r4, r5, pc}
 800828a:	0781      	lsls	r1, r0, #30
 800828c:	bf58      	it	pl
 800828e:	6963      	ldrpl	r3, [r4, #20]
 8008290:	60a3      	str	r3, [r4, #8]
 8008292:	e7f4      	b.n	800827e <__swsetup_r+0x92>
 8008294:	2000      	movs	r0, #0
 8008296:	e7f7      	b.n	8008288 <__swsetup_r+0x9c>
 8008298:	20000028 	.word	0x20000028

0800829c <register_fini>:
 800829c:	4b02      	ldr	r3, [pc, #8]	; (80082a8 <register_fini+0xc>)
 800829e:	b113      	cbz	r3, 80082a6 <register_fini+0xa>
 80082a0:	4802      	ldr	r0, [pc, #8]	; (80082ac <register_fini+0x10>)
 80082a2:	f000 b805 	b.w	80082b0 <atexit>
 80082a6:	4770      	bx	lr
 80082a8:	00000000 	.word	0x00000000
 80082ac:	0800917d 	.word	0x0800917d

080082b0 <atexit>:
 80082b0:	2300      	movs	r3, #0
 80082b2:	4601      	mov	r1, r0
 80082b4:	461a      	mov	r2, r3
 80082b6:	4618      	mov	r0, r3
 80082b8:	f002 bd8e 	b.w	800add8 <__register_exitproc>

080082bc <quorem>:
 80082bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c0:	6903      	ldr	r3, [r0, #16]
 80082c2:	690c      	ldr	r4, [r1, #16]
 80082c4:	4607      	mov	r7, r0
 80082c6:	42a3      	cmp	r3, r4
 80082c8:	f2c0 8082 	blt.w	80083d0 <quorem+0x114>
 80082cc:	3c01      	subs	r4, #1
 80082ce:	f100 0514 	add.w	r5, r0, #20
 80082d2:	f101 0814 	add.w	r8, r1, #20
 80082d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082da:	9301      	str	r3, [sp, #4]
 80082dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80082e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082e4:	3301      	adds	r3, #1
 80082e6:	429a      	cmp	r2, r3
 80082e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80082ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80082f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082f4:	d331      	bcc.n	800835a <quorem+0x9e>
 80082f6:	f04f 0e00 	mov.w	lr, #0
 80082fa:	4640      	mov	r0, r8
 80082fc:	46ac      	mov	ip, r5
 80082fe:	46f2      	mov	sl, lr
 8008300:	f850 2b04 	ldr.w	r2, [r0], #4
 8008304:	b293      	uxth	r3, r2
 8008306:	fb06 e303 	mla	r3, r6, r3, lr
 800830a:	0c12      	lsrs	r2, r2, #16
 800830c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008310:	b29b      	uxth	r3, r3
 8008312:	fb06 e202 	mla	r2, r6, r2, lr
 8008316:	ebaa 0303 	sub.w	r3, sl, r3
 800831a:	f8dc a000 	ldr.w	sl, [ip]
 800831e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008322:	fa1f fa8a 	uxth.w	sl, sl
 8008326:	4453      	add	r3, sl
 8008328:	f8dc a000 	ldr.w	sl, [ip]
 800832c:	b292      	uxth	r2, r2
 800832e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008332:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008336:	b29b      	uxth	r3, r3
 8008338:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800833c:	4581      	cmp	r9, r0
 800833e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008342:	f84c 3b04 	str.w	r3, [ip], #4
 8008346:	d2db      	bcs.n	8008300 <quorem+0x44>
 8008348:	f855 300b 	ldr.w	r3, [r5, fp]
 800834c:	b92b      	cbnz	r3, 800835a <quorem+0x9e>
 800834e:	9b01      	ldr	r3, [sp, #4]
 8008350:	3b04      	subs	r3, #4
 8008352:	429d      	cmp	r5, r3
 8008354:	461a      	mov	r2, r3
 8008356:	d32f      	bcc.n	80083b8 <quorem+0xfc>
 8008358:	613c      	str	r4, [r7, #16]
 800835a:	4638      	mov	r0, r7
 800835c:	f001 fc78 	bl	8009c50 <__mcmp>
 8008360:	2800      	cmp	r0, #0
 8008362:	db25      	blt.n	80083b0 <quorem+0xf4>
 8008364:	4628      	mov	r0, r5
 8008366:	f04f 0c00 	mov.w	ip, #0
 800836a:	3601      	adds	r6, #1
 800836c:	f858 1b04 	ldr.w	r1, [r8], #4
 8008370:	f8d0 e000 	ldr.w	lr, [r0]
 8008374:	b28b      	uxth	r3, r1
 8008376:	ebac 0303 	sub.w	r3, ip, r3
 800837a:	fa1f f28e 	uxth.w	r2, lr
 800837e:	4413      	add	r3, r2
 8008380:	0c0a      	lsrs	r2, r1, #16
 8008382:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008386:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800838a:	b29b      	uxth	r3, r3
 800838c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008390:	45c1      	cmp	r9, r8
 8008392:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008396:	f840 3b04 	str.w	r3, [r0], #4
 800839a:	d2e7      	bcs.n	800836c <quorem+0xb0>
 800839c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083a4:	b922      	cbnz	r2, 80083b0 <quorem+0xf4>
 80083a6:	3b04      	subs	r3, #4
 80083a8:	429d      	cmp	r5, r3
 80083aa:	461a      	mov	r2, r3
 80083ac:	d30a      	bcc.n	80083c4 <quorem+0x108>
 80083ae:	613c      	str	r4, [r7, #16]
 80083b0:	4630      	mov	r0, r6
 80083b2:	b003      	add	sp, #12
 80083b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b8:	6812      	ldr	r2, [r2, #0]
 80083ba:	3b04      	subs	r3, #4
 80083bc:	2a00      	cmp	r2, #0
 80083be:	d1cb      	bne.n	8008358 <quorem+0x9c>
 80083c0:	3c01      	subs	r4, #1
 80083c2:	e7c6      	b.n	8008352 <quorem+0x96>
 80083c4:	6812      	ldr	r2, [r2, #0]
 80083c6:	3b04      	subs	r3, #4
 80083c8:	2a00      	cmp	r2, #0
 80083ca:	d1f0      	bne.n	80083ae <quorem+0xf2>
 80083cc:	3c01      	subs	r4, #1
 80083ce:	e7eb      	b.n	80083a8 <quorem+0xec>
 80083d0:	2000      	movs	r0, #0
 80083d2:	e7ee      	b.n	80083b2 <quorem+0xf6>
 80083d4:	0000      	movs	r0, r0
	...

080083d8 <_dtoa_r>:
 80083d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083dc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80083de:	b097      	sub	sp, #92	; 0x5c
 80083e0:	4681      	mov	r9, r0
 80083e2:	4614      	mov	r4, r2
 80083e4:	461d      	mov	r5, r3
 80083e6:	4692      	mov	sl, r2
 80083e8:	469b      	mov	fp, r3
 80083ea:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80083ec:	b149      	cbz	r1, 8008402 <_dtoa_r+0x2a>
 80083ee:	2301      	movs	r3, #1
 80083f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80083f2:	4093      	lsls	r3, r2
 80083f4:	608b      	str	r3, [r1, #8]
 80083f6:	604a      	str	r2, [r1, #4]
 80083f8:	f001 fa1f 	bl	800983a <_Bfree>
 80083fc:	2300      	movs	r3, #0
 80083fe:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008402:	1e2b      	subs	r3, r5, #0
 8008404:	bfad      	iteet	ge
 8008406:	2300      	movge	r3, #0
 8008408:	2201      	movlt	r2, #1
 800840a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800840e:	6033      	strge	r3, [r6, #0]
 8008410:	4b9f      	ldr	r3, [pc, #636]	; (8008690 <_dtoa_r+0x2b8>)
 8008412:	bfb8      	it	lt
 8008414:	6032      	strlt	r2, [r6, #0]
 8008416:	ea33 030b 	bics.w	r3, r3, fp
 800841a:	d119      	bne.n	8008450 <_dtoa_r+0x78>
 800841c:	f242 730f 	movw	r3, #9999	; 0x270f
 8008420:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008422:	6013      	str	r3, [r2, #0]
 8008424:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008428:	4323      	orrs	r3, r4
 800842a:	f000 8574 	beq.w	8008f16 <_dtoa_r+0xb3e>
 800842e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008430:	b90b      	cbnz	r3, 8008436 <_dtoa_r+0x5e>
 8008432:	4b98      	ldr	r3, [pc, #608]	; (8008694 <_dtoa_r+0x2bc>)
 8008434:	e020      	b.n	8008478 <_dtoa_r+0xa0>
 8008436:	4b97      	ldr	r3, [pc, #604]	; (8008694 <_dtoa_r+0x2bc>)
 8008438:	9304      	str	r3, [sp, #16]
 800843a:	3303      	adds	r3, #3
 800843c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800843e:	6013      	str	r3, [r2, #0]
 8008440:	9804      	ldr	r0, [sp, #16]
 8008442:	b017      	add	sp, #92	; 0x5c
 8008444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008448:	4b93      	ldr	r3, [pc, #588]	; (8008698 <_dtoa_r+0x2c0>)
 800844a:	9304      	str	r3, [sp, #16]
 800844c:	3308      	adds	r3, #8
 800844e:	e7f5      	b.n	800843c <_dtoa_r+0x64>
 8008450:	2200      	movs	r2, #0
 8008452:	2300      	movs	r3, #0
 8008454:	4650      	mov	r0, sl
 8008456:	4659      	mov	r1, fp
 8008458:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800845c:	f7f8 faa4 	bl	80009a8 <__aeabi_dcmpeq>
 8008460:	4607      	mov	r7, r0
 8008462:	b158      	cbz	r0, 800847c <_dtoa_r+0xa4>
 8008464:	2301      	movs	r3, #1
 8008466:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008468:	6013      	str	r3, [r2, #0]
 800846a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800846c:	2b00      	cmp	r3, #0
 800846e:	f000 854f 	beq.w	8008f10 <_dtoa_r+0xb38>
 8008472:	488a      	ldr	r0, [pc, #552]	; (800869c <_dtoa_r+0x2c4>)
 8008474:	6018      	str	r0, [r3, #0]
 8008476:	1e43      	subs	r3, r0, #1
 8008478:	9304      	str	r3, [sp, #16]
 800847a:	e7e1      	b.n	8008440 <_dtoa_r+0x68>
 800847c:	ab14      	add	r3, sp, #80	; 0x50
 800847e:	9301      	str	r3, [sp, #4]
 8008480:	ab15      	add	r3, sp, #84	; 0x54
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	4648      	mov	r0, r9
 8008486:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800848a:	f001 fc89 	bl	8009da0 <__d2b>
 800848e:	f3cb 560a 	ubfx	r6, fp, #20, #11
 8008492:	9003      	str	r0, [sp, #12]
 8008494:	2e00      	cmp	r6, #0
 8008496:	d07c      	beq.n	8008592 <_dtoa_r+0x1ba>
 8008498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800849c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800849e:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80084a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80084aa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80084ae:	9713      	str	r7, [sp, #76]	; 0x4c
 80084b0:	2200      	movs	r2, #0
 80084b2:	4b7b      	ldr	r3, [pc, #492]	; (80086a0 <_dtoa_r+0x2c8>)
 80084b4:	f7f7 fe58 	bl	8000168 <__aeabi_dsub>
 80084b8:	a36f      	add	r3, pc, #444	; (adr r3, 8008678 <_dtoa_r+0x2a0>)
 80084ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084be:	f7f8 f80b 	bl	80004d8 <__aeabi_dmul>
 80084c2:	a36f      	add	r3, pc, #444	; (adr r3, 8008680 <_dtoa_r+0x2a8>)
 80084c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c8:	f7f7 fe50 	bl	800016c <__adddf3>
 80084cc:	4604      	mov	r4, r0
 80084ce:	4630      	mov	r0, r6
 80084d0:	460d      	mov	r5, r1
 80084d2:	f7f7 ff97 	bl	8000404 <__aeabi_i2d>
 80084d6:	a36c      	add	r3, pc, #432	; (adr r3, 8008688 <_dtoa_r+0x2b0>)
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	f7f7 fffc 	bl	80004d8 <__aeabi_dmul>
 80084e0:	4602      	mov	r2, r0
 80084e2:	460b      	mov	r3, r1
 80084e4:	4620      	mov	r0, r4
 80084e6:	4629      	mov	r1, r5
 80084e8:	f7f7 fe40 	bl	800016c <__adddf3>
 80084ec:	4604      	mov	r4, r0
 80084ee:	460d      	mov	r5, r1
 80084f0:	f7f8 faa2 	bl	8000a38 <__aeabi_d2iz>
 80084f4:	2200      	movs	r2, #0
 80084f6:	4680      	mov	r8, r0
 80084f8:	2300      	movs	r3, #0
 80084fa:	4620      	mov	r0, r4
 80084fc:	4629      	mov	r1, r5
 80084fe:	f7f8 fa5d 	bl	80009bc <__aeabi_dcmplt>
 8008502:	b148      	cbz	r0, 8008518 <_dtoa_r+0x140>
 8008504:	4640      	mov	r0, r8
 8008506:	f7f7 ff7d 	bl	8000404 <__aeabi_i2d>
 800850a:	4622      	mov	r2, r4
 800850c:	462b      	mov	r3, r5
 800850e:	f7f8 fa4b 	bl	80009a8 <__aeabi_dcmpeq>
 8008512:	b908      	cbnz	r0, 8008518 <_dtoa_r+0x140>
 8008514:	f108 38ff 	add.w	r8, r8, #4294967295
 8008518:	f1b8 0f16 	cmp.w	r8, #22
 800851c:	d856      	bhi.n	80085cc <_dtoa_r+0x1f4>
 800851e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008522:	4b60      	ldr	r3, [pc, #384]	; (80086a4 <_dtoa_r+0x2cc>)
 8008524:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852c:	f7f8 fa46 	bl	80009bc <__aeabi_dcmplt>
 8008530:	2800      	cmp	r0, #0
 8008532:	d04d      	beq.n	80085d0 <_dtoa_r+0x1f8>
 8008534:	2300      	movs	r3, #0
 8008536:	f108 38ff 	add.w	r8, r8, #4294967295
 800853a:	930f      	str	r3, [sp, #60]	; 0x3c
 800853c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800853e:	1b9e      	subs	r6, r3, r6
 8008540:	1e73      	subs	r3, r6, #1
 8008542:	9309      	str	r3, [sp, #36]	; 0x24
 8008544:	bf49      	itett	mi
 8008546:	f1c6 0301 	rsbmi	r3, r6, #1
 800854a:	2300      	movpl	r3, #0
 800854c:	9306      	strmi	r3, [sp, #24]
 800854e:	2300      	movmi	r3, #0
 8008550:	bf54      	ite	pl
 8008552:	9306      	strpl	r3, [sp, #24]
 8008554:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008556:	f1b8 0f00 	cmp.w	r8, #0
 800855a:	db3b      	blt.n	80085d4 <_dtoa_r+0x1fc>
 800855c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800855e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008562:	4443      	add	r3, r8
 8008564:	9309      	str	r3, [sp, #36]	; 0x24
 8008566:	2300      	movs	r3, #0
 8008568:	930a      	str	r3, [sp, #40]	; 0x28
 800856a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800856c:	2b09      	cmp	r3, #9
 800856e:	d86b      	bhi.n	8008648 <_dtoa_r+0x270>
 8008570:	2b05      	cmp	r3, #5
 8008572:	bfc4      	itt	gt
 8008574:	3b04      	subgt	r3, #4
 8008576:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008578:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800857a:	bfc8      	it	gt
 800857c:	2400      	movgt	r4, #0
 800857e:	f1a3 0302 	sub.w	r3, r3, #2
 8008582:	bfd8      	it	le
 8008584:	2401      	movle	r4, #1
 8008586:	2b03      	cmp	r3, #3
 8008588:	d869      	bhi.n	800865e <_dtoa_r+0x286>
 800858a:	e8df f003 	tbb	[pc, r3]
 800858e:	3a2d      	.short	0x3a2d
 8008590:	5b38      	.short	0x5b38
 8008592:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008596:	441e      	add	r6, r3
 8008598:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800859c:	2b20      	cmp	r3, #32
 800859e:	bfc3      	ittte	gt
 80085a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80085a4:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 80085a8:	fa0b f303 	lslgt.w	r3, fp, r3
 80085ac:	f1c3 0320 	rsble	r3, r3, #32
 80085b0:	bfc6      	itte	gt
 80085b2:	fa24 f000 	lsrgt.w	r0, r4, r0
 80085b6:	4318      	orrgt	r0, r3
 80085b8:	fa04 f003 	lslle.w	r0, r4, r3
 80085bc:	f7f7 ff12 	bl	80003e4 <__aeabi_ui2d>
 80085c0:	2301      	movs	r3, #1
 80085c2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80085c6:	3e01      	subs	r6, #1
 80085c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80085ca:	e771      	b.n	80084b0 <_dtoa_r+0xd8>
 80085cc:	2301      	movs	r3, #1
 80085ce:	e7b4      	b.n	800853a <_dtoa_r+0x162>
 80085d0:	900f      	str	r0, [sp, #60]	; 0x3c
 80085d2:	e7b3      	b.n	800853c <_dtoa_r+0x164>
 80085d4:	9b06      	ldr	r3, [sp, #24]
 80085d6:	eba3 0308 	sub.w	r3, r3, r8
 80085da:	9306      	str	r3, [sp, #24]
 80085dc:	f1c8 0300 	rsb	r3, r8, #0
 80085e0:	930a      	str	r3, [sp, #40]	; 0x28
 80085e2:	2300      	movs	r3, #0
 80085e4:	930e      	str	r3, [sp, #56]	; 0x38
 80085e6:	e7c0      	b.n	800856a <_dtoa_r+0x192>
 80085e8:	2300      	movs	r3, #0
 80085ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80085ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	dc38      	bgt.n	8008664 <_dtoa_r+0x28c>
 80085f2:	2301      	movs	r3, #1
 80085f4:	461a      	mov	r2, r3
 80085f6:	9308      	str	r3, [sp, #32]
 80085f8:	9305      	str	r3, [sp, #20]
 80085fa:	9221      	str	r2, [sp, #132]	; 0x84
 80085fc:	e00b      	b.n	8008616 <_dtoa_r+0x23e>
 80085fe:	2301      	movs	r3, #1
 8008600:	e7f3      	b.n	80085ea <_dtoa_r+0x212>
 8008602:	2300      	movs	r3, #0
 8008604:	930b      	str	r3, [sp, #44]	; 0x2c
 8008606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008608:	4443      	add	r3, r8
 800860a:	9308      	str	r3, [sp, #32]
 800860c:	3301      	adds	r3, #1
 800860e:	2b01      	cmp	r3, #1
 8008610:	9305      	str	r3, [sp, #20]
 8008612:	bfb8      	it	lt
 8008614:	2301      	movlt	r3, #1
 8008616:	2200      	movs	r2, #0
 8008618:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800861c:	2204      	movs	r2, #4
 800861e:	f102 0014 	add.w	r0, r2, #20
 8008622:	4298      	cmp	r0, r3
 8008624:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008628:	d920      	bls.n	800866c <_dtoa_r+0x294>
 800862a:	4648      	mov	r0, r9
 800862c:	f001 f8e0 	bl	80097f0 <_Balloc>
 8008630:	9004      	str	r0, [sp, #16]
 8008632:	2800      	cmp	r0, #0
 8008634:	d13c      	bne.n	80086b0 <_dtoa_r+0x2d8>
 8008636:	4602      	mov	r2, r0
 8008638:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800863c:	4b1a      	ldr	r3, [pc, #104]	; (80086a8 <_dtoa_r+0x2d0>)
 800863e:	481b      	ldr	r0, [pc, #108]	; (80086ac <_dtoa_r+0x2d4>)
 8008640:	f002 fc0c 	bl	800ae5c <__assert_func>
 8008644:	2301      	movs	r3, #1
 8008646:	e7dd      	b.n	8008604 <_dtoa_r+0x22c>
 8008648:	2401      	movs	r4, #1
 800864a:	2300      	movs	r3, #0
 800864c:	940b      	str	r4, [sp, #44]	; 0x2c
 800864e:	9320      	str	r3, [sp, #128]	; 0x80
 8008650:	f04f 33ff 	mov.w	r3, #4294967295
 8008654:	2200      	movs	r2, #0
 8008656:	9308      	str	r3, [sp, #32]
 8008658:	9305      	str	r3, [sp, #20]
 800865a:	2312      	movs	r3, #18
 800865c:	e7cd      	b.n	80085fa <_dtoa_r+0x222>
 800865e:	2301      	movs	r3, #1
 8008660:	930b      	str	r3, [sp, #44]	; 0x2c
 8008662:	e7f5      	b.n	8008650 <_dtoa_r+0x278>
 8008664:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008666:	9308      	str	r3, [sp, #32]
 8008668:	9305      	str	r3, [sp, #20]
 800866a:	e7d4      	b.n	8008616 <_dtoa_r+0x23e>
 800866c:	3101      	adds	r1, #1
 800866e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008672:	0052      	lsls	r2, r2, #1
 8008674:	e7d3      	b.n	800861e <_dtoa_r+0x246>
 8008676:	bf00      	nop
 8008678:	636f4361 	.word	0x636f4361
 800867c:	3fd287a7 	.word	0x3fd287a7
 8008680:	8b60c8b3 	.word	0x8b60c8b3
 8008684:	3fc68a28 	.word	0x3fc68a28
 8008688:	509f79fb 	.word	0x509f79fb
 800868c:	3fd34413 	.word	0x3fd34413
 8008690:	7ff00000 	.word	0x7ff00000
 8008694:	0800c7a0 	.word	0x0800c7a0
 8008698:	0800c7a4 	.word	0x0800c7a4
 800869c:	0800c75f 	.word	0x0800c75f
 80086a0:	3ff80000 	.word	0x3ff80000
 80086a4:	0800c8a0 	.word	0x0800c8a0
 80086a8:	0800c7ad 	.word	0x0800c7ad
 80086ac:	0800c7be 	.word	0x0800c7be
 80086b0:	9b04      	ldr	r3, [sp, #16]
 80086b2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80086b6:	9b05      	ldr	r3, [sp, #20]
 80086b8:	2b0e      	cmp	r3, #14
 80086ba:	f200 80a1 	bhi.w	8008800 <_dtoa_r+0x428>
 80086be:	2c00      	cmp	r4, #0
 80086c0:	f000 809e 	beq.w	8008800 <_dtoa_r+0x428>
 80086c4:	f1b8 0f00 	cmp.w	r8, #0
 80086c8:	dd34      	ble.n	8008734 <_dtoa_r+0x35c>
 80086ca:	4a96      	ldr	r2, [pc, #600]	; (8008924 <_dtoa_r+0x54c>)
 80086cc:	f008 030f 	and.w	r3, r8, #15
 80086d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80086d4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80086d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80086dc:	ea4f 1528 	mov.w	r5, r8, asr #4
 80086e0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80086e4:	d016      	beq.n	8008714 <_dtoa_r+0x33c>
 80086e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086ea:	4b8f      	ldr	r3, [pc, #572]	; (8008928 <_dtoa_r+0x550>)
 80086ec:	2603      	movs	r6, #3
 80086ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086f2:	f7f8 f81b 	bl	800072c <__aeabi_ddiv>
 80086f6:	4682      	mov	sl, r0
 80086f8:	468b      	mov	fp, r1
 80086fa:	f005 050f 	and.w	r5, r5, #15
 80086fe:	4c8a      	ldr	r4, [pc, #552]	; (8008928 <_dtoa_r+0x550>)
 8008700:	b955      	cbnz	r5, 8008718 <_dtoa_r+0x340>
 8008702:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008706:	4650      	mov	r0, sl
 8008708:	4659      	mov	r1, fp
 800870a:	f7f8 f80f 	bl	800072c <__aeabi_ddiv>
 800870e:	4682      	mov	sl, r0
 8008710:	468b      	mov	fp, r1
 8008712:	e028      	b.n	8008766 <_dtoa_r+0x38e>
 8008714:	2602      	movs	r6, #2
 8008716:	e7f2      	b.n	80086fe <_dtoa_r+0x326>
 8008718:	07e9      	lsls	r1, r5, #31
 800871a:	d508      	bpl.n	800872e <_dtoa_r+0x356>
 800871c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008720:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008724:	f7f7 fed8 	bl	80004d8 <__aeabi_dmul>
 8008728:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800872c:	3601      	adds	r6, #1
 800872e:	106d      	asrs	r5, r5, #1
 8008730:	3408      	adds	r4, #8
 8008732:	e7e5      	b.n	8008700 <_dtoa_r+0x328>
 8008734:	f000 809e 	beq.w	8008874 <_dtoa_r+0x49c>
 8008738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800873c:	f1c8 0400 	rsb	r4, r8, #0
 8008740:	4b78      	ldr	r3, [pc, #480]	; (8008924 <_dtoa_r+0x54c>)
 8008742:	f004 020f 	and.w	r2, r4, #15
 8008746:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800874a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874e:	f7f7 fec3 	bl	80004d8 <__aeabi_dmul>
 8008752:	2602      	movs	r6, #2
 8008754:	4682      	mov	sl, r0
 8008756:	468b      	mov	fp, r1
 8008758:	2300      	movs	r3, #0
 800875a:	4d73      	ldr	r5, [pc, #460]	; (8008928 <_dtoa_r+0x550>)
 800875c:	1124      	asrs	r4, r4, #4
 800875e:	2c00      	cmp	r4, #0
 8008760:	d17d      	bne.n	800885e <_dtoa_r+0x486>
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1d3      	bne.n	800870e <_dtoa_r+0x336>
 8008766:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008768:	2b00      	cmp	r3, #0
 800876a:	f000 8085 	beq.w	8008878 <_dtoa_r+0x4a0>
 800876e:	2200      	movs	r2, #0
 8008770:	4650      	mov	r0, sl
 8008772:	4659      	mov	r1, fp
 8008774:	4b6d      	ldr	r3, [pc, #436]	; (800892c <_dtoa_r+0x554>)
 8008776:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800877a:	f7f8 f91f 	bl	80009bc <__aeabi_dcmplt>
 800877e:	2800      	cmp	r0, #0
 8008780:	d07a      	beq.n	8008878 <_dtoa_r+0x4a0>
 8008782:	9b05      	ldr	r3, [sp, #20]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d077      	beq.n	8008878 <_dtoa_r+0x4a0>
 8008788:	9b08      	ldr	r3, [sp, #32]
 800878a:	2b00      	cmp	r3, #0
 800878c:	dd36      	ble.n	80087fc <_dtoa_r+0x424>
 800878e:	4650      	mov	r0, sl
 8008790:	4659      	mov	r1, fp
 8008792:	2200      	movs	r2, #0
 8008794:	4b66      	ldr	r3, [pc, #408]	; (8008930 <_dtoa_r+0x558>)
 8008796:	f7f7 fe9f 	bl	80004d8 <__aeabi_dmul>
 800879a:	4682      	mov	sl, r0
 800879c:	468b      	mov	fp, r1
 800879e:	9c08      	ldr	r4, [sp, #32]
 80087a0:	f108 35ff 	add.w	r5, r8, #4294967295
 80087a4:	3601      	adds	r6, #1
 80087a6:	4630      	mov	r0, r6
 80087a8:	f7f7 fe2c 	bl	8000404 <__aeabi_i2d>
 80087ac:	4652      	mov	r2, sl
 80087ae:	465b      	mov	r3, fp
 80087b0:	f7f7 fe92 	bl	80004d8 <__aeabi_dmul>
 80087b4:	2200      	movs	r2, #0
 80087b6:	4b5f      	ldr	r3, [pc, #380]	; (8008934 <_dtoa_r+0x55c>)
 80087b8:	f7f7 fcd8 	bl	800016c <__adddf3>
 80087bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80087c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80087c4:	9611      	str	r6, [sp, #68]	; 0x44
 80087c6:	2c00      	cmp	r4, #0
 80087c8:	d159      	bne.n	800887e <_dtoa_r+0x4a6>
 80087ca:	2200      	movs	r2, #0
 80087cc:	4650      	mov	r0, sl
 80087ce:	4659      	mov	r1, fp
 80087d0:	4b59      	ldr	r3, [pc, #356]	; (8008938 <_dtoa_r+0x560>)
 80087d2:	f7f7 fcc9 	bl	8000168 <__aeabi_dsub>
 80087d6:	4633      	mov	r3, r6
 80087d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087da:	4682      	mov	sl, r0
 80087dc:	468b      	mov	fp, r1
 80087de:	f7f8 f90b 	bl	80009f8 <__aeabi_dcmpgt>
 80087e2:	2800      	cmp	r0, #0
 80087e4:	f040 828b 	bne.w	8008cfe <_dtoa_r+0x926>
 80087e8:	4650      	mov	r0, sl
 80087ea:	4659      	mov	r1, fp
 80087ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087ee:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80087f2:	f7f8 f8e3 	bl	80009bc <__aeabi_dcmplt>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	f040 827f 	bne.w	8008cfa <_dtoa_r+0x922>
 80087fc:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008800:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008802:	2b00      	cmp	r3, #0
 8008804:	f2c0 814d 	blt.w	8008aa2 <_dtoa_r+0x6ca>
 8008808:	f1b8 0f0e 	cmp.w	r8, #14
 800880c:	f300 8149 	bgt.w	8008aa2 <_dtoa_r+0x6ca>
 8008810:	4b44      	ldr	r3, [pc, #272]	; (8008924 <_dtoa_r+0x54c>)
 8008812:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008816:	e9d3 3400 	ldrd	r3, r4, [r3]
 800881a:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800881e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008820:	2b00      	cmp	r3, #0
 8008822:	f280 80d6 	bge.w	80089d2 <_dtoa_r+0x5fa>
 8008826:	9b05      	ldr	r3, [sp, #20]
 8008828:	2b00      	cmp	r3, #0
 800882a:	f300 80d2 	bgt.w	80089d2 <_dtoa_r+0x5fa>
 800882e:	f040 8263 	bne.w	8008cf8 <_dtoa_r+0x920>
 8008832:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008836:	2200      	movs	r2, #0
 8008838:	4b3f      	ldr	r3, [pc, #252]	; (8008938 <_dtoa_r+0x560>)
 800883a:	f7f7 fe4d 	bl	80004d8 <__aeabi_dmul>
 800883e:	4652      	mov	r2, sl
 8008840:	465b      	mov	r3, fp
 8008842:	f7f8 f8cf 	bl	80009e4 <__aeabi_dcmpge>
 8008846:	9c05      	ldr	r4, [sp, #20]
 8008848:	4625      	mov	r5, r4
 800884a:	2800      	cmp	r0, #0
 800884c:	f040 823c 	bne.w	8008cc8 <_dtoa_r+0x8f0>
 8008850:	2331      	movs	r3, #49	; 0x31
 8008852:	9e04      	ldr	r6, [sp, #16]
 8008854:	f108 0801 	add.w	r8, r8, #1
 8008858:	f806 3b01 	strb.w	r3, [r6], #1
 800885c:	e238      	b.n	8008cd0 <_dtoa_r+0x8f8>
 800885e:	07e2      	lsls	r2, r4, #31
 8008860:	d505      	bpl.n	800886e <_dtoa_r+0x496>
 8008862:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008866:	f7f7 fe37 	bl	80004d8 <__aeabi_dmul>
 800886a:	2301      	movs	r3, #1
 800886c:	3601      	adds	r6, #1
 800886e:	1064      	asrs	r4, r4, #1
 8008870:	3508      	adds	r5, #8
 8008872:	e774      	b.n	800875e <_dtoa_r+0x386>
 8008874:	2602      	movs	r6, #2
 8008876:	e776      	b.n	8008766 <_dtoa_r+0x38e>
 8008878:	4645      	mov	r5, r8
 800887a:	9c05      	ldr	r4, [sp, #20]
 800887c:	e793      	b.n	80087a6 <_dtoa_r+0x3ce>
 800887e:	9904      	ldr	r1, [sp, #16]
 8008880:	4b28      	ldr	r3, [pc, #160]	; (8008924 <_dtoa_r+0x54c>)
 8008882:	4421      	add	r1, r4
 8008884:	9112      	str	r1, [sp, #72]	; 0x48
 8008886:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008888:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800888c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008890:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008894:	2900      	cmp	r1, #0
 8008896:	d053      	beq.n	8008940 <_dtoa_r+0x568>
 8008898:	2000      	movs	r0, #0
 800889a:	4928      	ldr	r1, [pc, #160]	; (800893c <_dtoa_r+0x564>)
 800889c:	f7f7 ff46 	bl	800072c <__aeabi_ddiv>
 80088a0:	4632      	mov	r2, r6
 80088a2:	463b      	mov	r3, r7
 80088a4:	f7f7 fc60 	bl	8000168 <__aeabi_dsub>
 80088a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80088ac:	9e04      	ldr	r6, [sp, #16]
 80088ae:	4659      	mov	r1, fp
 80088b0:	4650      	mov	r0, sl
 80088b2:	f7f8 f8c1 	bl	8000a38 <__aeabi_d2iz>
 80088b6:	4604      	mov	r4, r0
 80088b8:	f7f7 fda4 	bl	8000404 <__aeabi_i2d>
 80088bc:	4602      	mov	r2, r0
 80088be:	460b      	mov	r3, r1
 80088c0:	4650      	mov	r0, sl
 80088c2:	4659      	mov	r1, fp
 80088c4:	f7f7 fc50 	bl	8000168 <__aeabi_dsub>
 80088c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80088cc:	3430      	adds	r4, #48	; 0x30
 80088ce:	f806 4b01 	strb.w	r4, [r6], #1
 80088d2:	4682      	mov	sl, r0
 80088d4:	468b      	mov	fp, r1
 80088d6:	f7f8 f871 	bl	80009bc <__aeabi_dcmplt>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d171      	bne.n	80089c2 <_dtoa_r+0x5ea>
 80088de:	4652      	mov	r2, sl
 80088e0:	465b      	mov	r3, fp
 80088e2:	2000      	movs	r0, #0
 80088e4:	4911      	ldr	r1, [pc, #68]	; (800892c <_dtoa_r+0x554>)
 80088e6:	f7f7 fc3f 	bl	8000168 <__aeabi_dsub>
 80088ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80088ee:	f7f8 f865 	bl	80009bc <__aeabi_dcmplt>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	f040 80b7 	bne.w	8008a66 <_dtoa_r+0x68e>
 80088f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088fa:	429e      	cmp	r6, r3
 80088fc:	f43f af7e 	beq.w	80087fc <_dtoa_r+0x424>
 8008900:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008904:	2200      	movs	r2, #0
 8008906:	4b0a      	ldr	r3, [pc, #40]	; (8008930 <_dtoa_r+0x558>)
 8008908:	f7f7 fde6 	bl	80004d8 <__aeabi_dmul>
 800890c:	2200      	movs	r2, #0
 800890e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008912:	4b07      	ldr	r3, [pc, #28]	; (8008930 <_dtoa_r+0x558>)
 8008914:	4650      	mov	r0, sl
 8008916:	4659      	mov	r1, fp
 8008918:	f7f7 fdde 	bl	80004d8 <__aeabi_dmul>
 800891c:	4682      	mov	sl, r0
 800891e:	468b      	mov	fp, r1
 8008920:	e7c5      	b.n	80088ae <_dtoa_r+0x4d6>
 8008922:	bf00      	nop
 8008924:	0800c8a0 	.word	0x0800c8a0
 8008928:	0800c878 	.word	0x0800c878
 800892c:	3ff00000 	.word	0x3ff00000
 8008930:	40240000 	.word	0x40240000
 8008934:	401c0000 	.word	0x401c0000
 8008938:	40140000 	.word	0x40140000
 800893c:	3fe00000 	.word	0x3fe00000
 8008940:	4630      	mov	r0, r6
 8008942:	4639      	mov	r1, r7
 8008944:	f7f7 fdc8 	bl	80004d8 <__aeabi_dmul>
 8008948:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800894c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800894e:	9e04      	ldr	r6, [sp, #16]
 8008950:	4659      	mov	r1, fp
 8008952:	4650      	mov	r0, sl
 8008954:	f7f8 f870 	bl	8000a38 <__aeabi_d2iz>
 8008958:	4604      	mov	r4, r0
 800895a:	f7f7 fd53 	bl	8000404 <__aeabi_i2d>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	4650      	mov	r0, sl
 8008964:	4659      	mov	r1, fp
 8008966:	f7f7 fbff 	bl	8000168 <__aeabi_dsub>
 800896a:	3430      	adds	r4, #48	; 0x30
 800896c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800896e:	f806 4b01 	strb.w	r4, [r6], #1
 8008972:	429e      	cmp	r6, r3
 8008974:	4682      	mov	sl, r0
 8008976:	468b      	mov	fp, r1
 8008978:	f04f 0200 	mov.w	r2, #0
 800897c:	d123      	bne.n	80089c6 <_dtoa_r+0x5ee>
 800897e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008982:	4baf      	ldr	r3, [pc, #700]	; (8008c40 <_dtoa_r+0x868>)
 8008984:	f7f7 fbf2 	bl	800016c <__adddf3>
 8008988:	4602      	mov	r2, r0
 800898a:	460b      	mov	r3, r1
 800898c:	4650      	mov	r0, sl
 800898e:	4659      	mov	r1, fp
 8008990:	f7f8 f832 	bl	80009f8 <__aeabi_dcmpgt>
 8008994:	2800      	cmp	r0, #0
 8008996:	d166      	bne.n	8008a66 <_dtoa_r+0x68e>
 8008998:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800899c:	2000      	movs	r0, #0
 800899e:	49a8      	ldr	r1, [pc, #672]	; (8008c40 <_dtoa_r+0x868>)
 80089a0:	f7f7 fbe2 	bl	8000168 <__aeabi_dsub>
 80089a4:	4602      	mov	r2, r0
 80089a6:	460b      	mov	r3, r1
 80089a8:	4650      	mov	r0, sl
 80089aa:	4659      	mov	r1, fp
 80089ac:	f7f8 f806 	bl	80009bc <__aeabi_dcmplt>
 80089b0:	2800      	cmp	r0, #0
 80089b2:	f43f af23 	beq.w	80087fc <_dtoa_r+0x424>
 80089b6:	463e      	mov	r6, r7
 80089b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80089bc:	3f01      	subs	r7, #1
 80089be:	2b30      	cmp	r3, #48	; 0x30
 80089c0:	d0f9      	beq.n	80089b6 <_dtoa_r+0x5de>
 80089c2:	46a8      	mov	r8, r5
 80089c4:	e03e      	b.n	8008a44 <_dtoa_r+0x66c>
 80089c6:	4b9f      	ldr	r3, [pc, #636]	; (8008c44 <_dtoa_r+0x86c>)
 80089c8:	f7f7 fd86 	bl	80004d8 <__aeabi_dmul>
 80089cc:	4682      	mov	sl, r0
 80089ce:	468b      	mov	fp, r1
 80089d0:	e7be      	b.n	8008950 <_dtoa_r+0x578>
 80089d2:	4654      	mov	r4, sl
 80089d4:	f04f 0a00 	mov.w	sl, #0
 80089d8:	465d      	mov	r5, fp
 80089da:	9e04      	ldr	r6, [sp, #16]
 80089dc:	f8df b264 	ldr.w	fp, [pc, #612]	; 8008c44 <_dtoa_r+0x86c>
 80089e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089e4:	4620      	mov	r0, r4
 80089e6:	4629      	mov	r1, r5
 80089e8:	f7f7 fea0 	bl	800072c <__aeabi_ddiv>
 80089ec:	f7f8 f824 	bl	8000a38 <__aeabi_d2iz>
 80089f0:	4607      	mov	r7, r0
 80089f2:	f7f7 fd07 	bl	8000404 <__aeabi_i2d>
 80089f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089fa:	f7f7 fd6d 	bl	80004d8 <__aeabi_dmul>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	4620      	mov	r0, r4
 8008a04:	4629      	mov	r1, r5
 8008a06:	f7f7 fbaf 	bl	8000168 <__aeabi_dsub>
 8008a0a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8008a0e:	f806 4b01 	strb.w	r4, [r6], #1
 8008a12:	9c04      	ldr	r4, [sp, #16]
 8008a14:	9d05      	ldr	r5, [sp, #20]
 8008a16:	1b34      	subs	r4, r6, r4
 8008a18:	42a5      	cmp	r5, r4
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	d133      	bne.n	8008a88 <_dtoa_r+0x6b0>
 8008a20:	f7f7 fba4 	bl	800016c <__adddf3>
 8008a24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a28:	4604      	mov	r4, r0
 8008a2a:	460d      	mov	r5, r1
 8008a2c:	f7f7 ffe4 	bl	80009f8 <__aeabi_dcmpgt>
 8008a30:	b9c0      	cbnz	r0, 8008a64 <_dtoa_r+0x68c>
 8008a32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a36:	4620      	mov	r0, r4
 8008a38:	4629      	mov	r1, r5
 8008a3a:	f7f7 ffb5 	bl	80009a8 <__aeabi_dcmpeq>
 8008a3e:	b108      	cbz	r0, 8008a44 <_dtoa_r+0x66c>
 8008a40:	07fb      	lsls	r3, r7, #31
 8008a42:	d40f      	bmi.n	8008a64 <_dtoa_r+0x68c>
 8008a44:	4648      	mov	r0, r9
 8008a46:	9903      	ldr	r1, [sp, #12]
 8008a48:	f000 fef7 	bl	800983a <_Bfree>
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	7033      	strb	r3, [r6, #0]
 8008a50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a52:	f108 0001 	add.w	r0, r8, #1
 8008a56:	6018      	str	r0, [r3, #0]
 8008a58:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f43f acf0 	beq.w	8008440 <_dtoa_r+0x68>
 8008a60:	601e      	str	r6, [r3, #0]
 8008a62:	e4ed      	b.n	8008440 <_dtoa_r+0x68>
 8008a64:	4645      	mov	r5, r8
 8008a66:	4633      	mov	r3, r6
 8008a68:	461e      	mov	r6, r3
 8008a6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a6e:	2a39      	cmp	r2, #57	; 0x39
 8008a70:	d106      	bne.n	8008a80 <_dtoa_r+0x6a8>
 8008a72:	9a04      	ldr	r2, [sp, #16]
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d1f7      	bne.n	8008a68 <_dtoa_r+0x690>
 8008a78:	2230      	movs	r2, #48	; 0x30
 8008a7a:	9904      	ldr	r1, [sp, #16]
 8008a7c:	3501      	adds	r5, #1
 8008a7e:	700a      	strb	r2, [r1, #0]
 8008a80:	781a      	ldrb	r2, [r3, #0]
 8008a82:	3201      	adds	r2, #1
 8008a84:	701a      	strb	r2, [r3, #0]
 8008a86:	e79c      	b.n	80089c2 <_dtoa_r+0x5ea>
 8008a88:	4652      	mov	r2, sl
 8008a8a:	465b      	mov	r3, fp
 8008a8c:	f7f7 fd24 	bl	80004d8 <__aeabi_dmul>
 8008a90:	2200      	movs	r2, #0
 8008a92:	2300      	movs	r3, #0
 8008a94:	4604      	mov	r4, r0
 8008a96:	460d      	mov	r5, r1
 8008a98:	f7f7 ff86 	bl	80009a8 <__aeabi_dcmpeq>
 8008a9c:	2800      	cmp	r0, #0
 8008a9e:	d09f      	beq.n	80089e0 <_dtoa_r+0x608>
 8008aa0:	e7d0      	b.n	8008a44 <_dtoa_r+0x66c>
 8008aa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008aa4:	2a00      	cmp	r2, #0
 8008aa6:	f000 80cf 	beq.w	8008c48 <_dtoa_r+0x870>
 8008aaa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008aac:	2a01      	cmp	r2, #1
 8008aae:	f300 80ad 	bgt.w	8008c0c <_dtoa_r+0x834>
 8008ab2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008ab4:	2a00      	cmp	r2, #0
 8008ab6:	f000 80a5 	beq.w	8008c04 <_dtoa_r+0x82c>
 8008aba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008abe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ac0:	9e06      	ldr	r6, [sp, #24]
 8008ac2:	9a06      	ldr	r2, [sp, #24]
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	441a      	add	r2, r3
 8008ac8:	9206      	str	r2, [sp, #24]
 8008aca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008acc:	4648      	mov	r0, r9
 8008ace:	441a      	add	r2, r3
 8008ad0:	9209      	str	r2, [sp, #36]	; 0x24
 8008ad2:	f000 ff4f 	bl	8009974 <__i2b>
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	2e00      	cmp	r6, #0
 8008ada:	dd0c      	ble.n	8008af6 <_dtoa_r+0x71e>
 8008adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	dd09      	ble.n	8008af6 <_dtoa_r+0x71e>
 8008ae2:	42b3      	cmp	r3, r6
 8008ae4:	bfa8      	it	ge
 8008ae6:	4633      	movge	r3, r6
 8008ae8:	9a06      	ldr	r2, [sp, #24]
 8008aea:	1af6      	subs	r6, r6, r3
 8008aec:	1ad2      	subs	r2, r2, r3
 8008aee:	9206      	str	r2, [sp, #24]
 8008af0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008af2:	1ad3      	subs	r3, r2, r3
 8008af4:	9309      	str	r3, [sp, #36]	; 0x24
 8008af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008af8:	b1f3      	cbz	r3, 8008b38 <_dtoa_r+0x760>
 8008afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	f000 80a7 	beq.w	8008c50 <_dtoa_r+0x878>
 8008b02:	2c00      	cmp	r4, #0
 8008b04:	dd10      	ble.n	8008b28 <_dtoa_r+0x750>
 8008b06:	4629      	mov	r1, r5
 8008b08:	4622      	mov	r2, r4
 8008b0a:	4648      	mov	r0, r9
 8008b0c:	f000 fff0 	bl	8009af0 <__pow5mult>
 8008b10:	9a03      	ldr	r2, [sp, #12]
 8008b12:	4601      	mov	r1, r0
 8008b14:	4605      	mov	r5, r0
 8008b16:	4648      	mov	r0, r9
 8008b18:	f000 ff42 	bl	80099a0 <__multiply>
 8008b1c:	4607      	mov	r7, r0
 8008b1e:	9903      	ldr	r1, [sp, #12]
 8008b20:	4648      	mov	r0, r9
 8008b22:	f000 fe8a 	bl	800983a <_Bfree>
 8008b26:	9703      	str	r7, [sp, #12]
 8008b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b2a:	1b1a      	subs	r2, r3, r4
 8008b2c:	d004      	beq.n	8008b38 <_dtoa_r+0x760>
 8008b2e:	4648      	mov	r0, r9
 8008b30:	9903      	ldr	r1, [sp, #12]
 8008b32:	f000 ffdd 	bl	8009af0 <__pow5mult>
 8008b36:	9003      	str	r0, [sp, #12]
 8008b38:	2101      	movs	r1, #1
 8008b3a:	4648      	mov	r0, r9
 8008b3c:	f000 ff1a 	bl	8009974 <__i2b>
 8008b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b42:	4604      	mov	r4, r0
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	f340 8085 	ble.w	8008c54 <_dtoa_r+0x87c>
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	4601      	mov	r1, r0
 8008b4e:	4648      	mov	r0, r9
 8008b50:	f000 ffce 	bl	8009af0 <__pow5mult>
 8008b54:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b56:	4604      	mov	r4, r0
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	dd7e      	ble.n	8008c5a <_dtoa_r+0x882>
 8008b5c:	2700      	movs	r7, #0
 8008b5e:	6923      	ldr	r3, [r4, #16]
 8008b60:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b64:	6918      	ldr	r0, [r3, #16]
 8008b66:	f000 feb7 	bl	80098d8 <__hi0bits>
 8008b6a:	f1c0 0020 	rsb	r0, r0, #32
 8008b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b70:	4418      	add	r0, r3
 8008b72:	f010 001f 	ands.w	r0, r0, #31
 8008b76:	f000 808e 	beq.w	8008c96 <_dtoa_r+0x8be>
 8008b7a:	f1c0 0320 	rsb	r3, r0, #32
 8008b7e:	2b04      	cmp	r3, #4
 8008b80:	f340 8087 	ble.w	8008c92 <_dtoa_r+0x8ba>
 8008b84:	f1c0 001c 	rsb	r0, r0, #28
 8008b88:	9b06      	ldr	r3, [sp, #24]
 8008b8a:	4406      	add	r6, r0
 8008b8c:	4403      	add	r3, r0
 8008b8e:	9306      	str	r3, [sp, #24]
 8008b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b92:	4403      	add	r3, r0
 8008b94:	9309      	str	r3, [sp, #36]	; 0x24
 8008b96:	9b06      	ldr	r3, [sp, #24]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	dd05      	ble.n	8008ba8 <_dtoa_r+0x7d0>
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	4648      	mov	r0, r9
 8008ba0:	9903      	ldr	r1, [sp, #12]
 8008ba2:	f000 ffe5 	bl	8009b70 <__lshift>
 8008ba6:	9003      	str	r0, [sp, #12]
 8008ba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	dd05      	ble.n	8008bba <_dtoa_r+0x7e2>
 8008bae:	4621      	mov	r1, r4
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	4648      	mov	r0, r9
 8008bb4:	f000 ffdc 	bl	8009b70 <__lshift>
 8008bb8:	4604      	mov	r4, r0
 8008bba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d06c      	beq.n	8008c9a <_dtoa_r+0x8c2>
 8008bc0:	4621      	mov	r1, r4
 8008bc2:	9803      	ldr	r0, [sp, #12]
 8008bc4:	f001 f844 	bl	8009c50 <__mcmp>
 8008bc8:	2800      	cmp	r0, #0
 8008bca:	da66      	bge.n	8008c9a <_dtoa_r+0x8c2>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	220a      	movs	r2, #10
 8008bd0:	4648      	mov	r0, r9
 8008bd2:	9903      	ldr	r1, [sp, #12]
 8008bd4:	f000 fe3a 	bl	800984c <__multadd>
 8008bd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bda:	f108 38ff 	add.w	r8, r8, #4294967295
 8008bde:	9003      	str	r0, [sp, #12]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f000 819f 	beq.w	8008f24 <_dtoa_r+0xb4c>
 8008be6:	2300      	movs	r3, #0
 8008be8:	4629      	mov	r1, r5
 8008bea:	220a      	movs	r2, #10
 8008bec:	4648      	mov	r0, r9
 8008bee:	f000 fe2d 	bl	800984c <__multadd>
 8008bf2:	9b08      	ldr	r3, [sp, #32]
 8008bf4:	4605      	mov	r5, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f300 808a 	bgt.w	8008d10 <_dtoa_r+0x938>
 8008bfc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	dc53      	bgt.n	8008caa <_dtoa_r+0x8d2>
 8008c02:	e085      	b.n	8008d10 <_dtoa_r+0x938>
 8008c04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c0a:	e758      	b.n	8008abe <_dtoa_r+0x6e6>
 8008c0c:	9b05      	ldr	r3, [sp, #20]
 8008c0e:	1e5c      	subs	r4, r3, #1
 8008c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c12:	42a3      	cmp	r3, r4
 8008c14:	bfb7      	itett	lt
 8008c16:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c18:	1b1c      	subge	r4, r3, r4
 8008c1a:	1ae2      	sublt	r2, r4, r3
 8008c1c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008c1e:	bfbe      	ittt	lt
 8008c20:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008c22:	189b      	addlt	r3, r3, r2
 8008c24:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008c26:	9b05      	ldr	r3, [sp, #20]
 8008c28:	bfb8      	it	lt
 8008c2a:	2400      	movlt	r4, #0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	bfb7      	itett	lt
 8008c30:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 8008c34:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 8008c38:	1a9e      	sublt	r6, r3, r2
 8008c3a:	2300      	movlt	r3, #0
 8008c3c:	e741      	b.n	8008ac2 <_dtoa_r+0x6ea>
 8008c3e:	bf00      	nop
 8008c40:	3fe00000 	.word	0x3fe00000
 8008c44:	40240000 	.word	0x40240000
 8008c48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008c4a:	9e06      	ldr	r6, [sp, #24]
 8008c4c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008c4e:	e743      	b.n	8008ad8 <_dtoa_r+0x700>
 8008c50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c52:	e76c      	b.n	8008b2e <_dtoa_r+0x756>
 8008c54:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	dc17      	bgt.n	8008c8a <_dtoa_r+0x8b2>
 8008c5a:	f1ba 0f00 	cmp.w	sl, #0
 8008c5e:	d114      	bne.n	8008c8a <_dtoa_r+0x8b2>
 8008c60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c64:	b99b      	cbnz	r3, 8008c8e <_dtoa_r+0x8b6>
 8008c66:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008c6a:	0d3f      	lsrs	r7, r7, #20
 8008c6c:	053f      	lsls	r7, r7, #20
 8008c6e:	b137      	cbz	r7, 8008c7e <_dtoa_r+0x8a6>
 8008c70:	2701      	movs	r7, #1
 8008c72:	9b06      	ldr	r3, [sp, #24]
 8008c74:	3301      	adds	r3, #1
 8008c76:	9306      	str	r3, [sp, #24]
 8008c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	f47f af6c 	bne.w	8008b5e <_dtoa_r+0x786>
 8008c86:	2001      	movs	r0, #1
 8008c88:	e771      	b.n	8008b6e <_dtoa_r+0x796>
 8008c8a:	2700      	movs	r7, #0
 8008c8c:	e7f7      	b.n	8008c7e <_dtoa_r+0x8a6>
 8008c8e:	4657      	mov	r7, sl
 8008c90:	e7f5      	b.n	8008c7e <_dtoa_r+0x8a6>
 8008c92:	d080      	beq.n	8008b96 <_dtoa_r+0x7be>
 8008c94:	4618      	mov	r0, r3
 8008c96:	301c      	adds	r0, #28
 8008c98:	e776      	b.n	8008b88 <_dtoa_r+0x7b0>
 8008c9a:	9b05      	ldr	r3, [sp, #20]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	dc31      	bgt.n	8008d04 <_dtoa_r+0x92c>
 8008ca0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	dd2e      	ble.n	8008d04 <_dtoa_r+0x92c>
 8008ca6:	9b05      	ldr	r3, [sp, #20]
 8008ca8:	9308      	str	r3, [sp, #32]
 8008caa:	9b08      	ldr	r3, [sp, #32]
 8008cac:	b963      	cbnz	r3, 8008cc8 <_dtoa_r+0x8f0>
 8008cae:	4621      	mov	r1, r4
 8008cb0:	2205      	movs	r2, #5
 8008cb2:	4648      	mov	r0, r9
 8008cb4:	f000 fdca 	bl	800984c <__multadd>
 8008cb8:	4601      	mov	r1, r0
 8008cba:	4604      	mov	r4, r0
 8008cbc:	9803      	ldr	r0, [sp, #12]
 8008cbe:	f000 ffc7 	bl	8009c50 <__mcmp>
 8008cc2:	2800      	cmp	r0, #0
 8008cc4:	f73f adc4 	bgt.w	8008850 <_dtoa_r+0x478>
 8008cc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cca:	9e04      	ldr	r6, [sp, #16]
 8008ccc:	ea6f 0803 	mvn.w	r8, r3
 8008cd0:	2700      	movs	r7, #0
 8008cd2:	4621      	mov	r1, r4
 8008cd4:	4648      	mov	r0, r9
 8008cd6:	f000 fdb0 	bl	800983a <_Bfree>
 8008cda:	2d00      	cmp	r5, #0
 8008cdc:	f43f aeb2 	beq.w	8008a44 <_dtoa_r+0x66c>
 8008ce0:	b12f      	cbz	r7, 8008cee <_dtoa_r+0x916>
 8008ce2:	42af      	cmp	r7, r5
 8008ce4:	d003      	beq.n	8008cee <_dtoa_r+0x916>
 8008ce6:	4639      	mov	r1, r7
 8008ce8:	4648      	mov	r0, r9
 8008cea:	f000 fda6 	bl	800983a <_Bfree>
 8008cee:	4629      	mov	r1, r5
 8008cf0:	4648      	mov	r0, r9
 8008cf2:	f000 fda2 	bl	800983a <_Bfree>
 8008cf6:	e6a5      	b.n	8008a44 <_dtoa_r+0x66c>
 8008cf8:	2400      	movs	r4, #0
 8008cfa:	4625      	mov	r5, r4
 8008cfc:	e7e4      	b.n	8008cc8 <_dtoa_r+0x8f0>
 8008cfe:	46a8      	mov	r8, r5
 8008d00:	4625      	mov	r5, r4
 8008d02:	e5a5      	b.n	8008850 <_dtoa_r+0x478>
 8008d04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f000 80c4 	beq.w	8008e94 <_dtoa_r+0xabc>
 8008d0c:	9b05      	ldr	r3, [sp, #20]
 8008d0e:	9308      	str	r3, [sp, #32]
 8008d10:	2e00      	cmp	r6, #0
 8008d12:	dd05      	ble.n	8008d20 <_dtoa_r+0x948>
 8008d14:	4629      	mov	r1, r5
 8008d16:	4632      	mov	r2, r6
 8008d18:	4648      	mov	r0, r9
 8008d1a:	f000 ff29 	bl	8009b70 <__lshift>
 8008d1e:	4605      	mov	r5, r0
 8008d20:	2f00      	cmp	r7, #0
 8008d22:	d058      	beq.n	8008dd6 <_dtoa_r+0x9fe>
 8008d24:	4648      	mov	r0, r9
 8008d26:	6869      	ldr	r1, [r5, #4]
 8008d28:	f000 fd62 	bl	80097f0 <_Balloc>
 8008d2c:	4606      	mov	r6, r0
 8008d2e:	b920      	cbnz	r0, 8008d3a <_dtoa_r+0x962>
 8008d30:	4602      	mov	r2, r0
 8008d32:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d36:	4b7f      	ldr	r3, [pc, #508]	; (8008f34 <_dtoa_r+0xb5c>)
 8008d38:	e481      	b.n	800863e <_dtoa_r+0x266>
 8008d3a:	692a      	ldr	r2, [r5, #16]
 8008d3c:	f105 010c 	add.w	r1, r5, #12
 8008d40:	3202      	adds	r2, #2
 8008d42:	0092      	lsls	r2, r2, #2
 8008d44:	300c      	adds	r0, #12
 8008d46:	f000 fd2b 	bl	80097a0 <memcpy>
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	4631      	mov	r1, r6
 8008d4e:	4648      	mov	r0, r9
 8008d50:	f000 ff0e 	bl	8009b70 <__lshift>
 8008d54:	462f      	mov	r7, r5
 8008d56:	4605      	mov	r5, r0
 8008d58:	9b04      	ldr	r3, [sp, #16]
 8008d5a:	9a04      	ldr	r2, [sp, #16]
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	9305      	str	r3, [sp, #20]
 8008d60:	9b08      	ldr	r3, [sp, #32]
 8008d62:	4413      	add	r3, r2
 8008d64:	930a      	str	r3, [sp, #40]	; 0x28
 8008d66:	f00a 0301 	and.w	r3, sl, #1
 8008d6a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d6c:	9b05      	ldr	r3, [sp, #20]
 8008d6e:	4621      	mov	r1, r4
 8008d70:	9803      	ldr	r0, [sp, #12]
 8008d72:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d76:	f7ff faa1 	bl	80082bc <quorem>
 8008d7a:	4639      	mov	r1, r7
 8008d7c:	9006      	str	r0, [sp, #24]
 8008d7e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d82:	9803      	ldr	r0, [sp, #12]
 8008d84:	f000 ff64 	bl	8009c50 <__mcmp>
 8008d88:	462a      	mov	r2, r5
 8008d8a:	9008      	str	r0, [sp, #32]
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	4648      	mov	r0, r9
 8008d90:	f000 ff7a 	bl	8009c88 <__mdiff>
 8008d94:	68c2      	ldr	r2, [r0, #12]
 8008d96:	4606      	mov	r6, r0
 8008d98:	b9fa      	cbnz	r2, 8008dda <_dtoa_r+0xa02>
 8008d9a:	4601      	mov	r1, r0
 8008d9c:	9803      	ldr	r0, [sp, #12]
 8008d9e:	f000 ff57 	bl	8009c50 <__mcmp>
 8008da2:	4602      	mov	r2, r0
 8008da4:	4631      	mov	r1, r6
 8008da6:	4648      	mov	r0, r9
 8008da8:	920b      	str	r2, [sp, #44]	; 0x2c
 8008daa:	f000 fd46 	bl	800983a <_Bfree>
 8008dae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008db0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008db2:	9e05      	ldr	r6, [sp, #20]
 8008db4:	ea43 0102 	orr.w	r1, r3, r2
 8008db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dba:	430b      	orrs	r3, r1
 8008dbc:	d10f      	bne.n	8008dde <_dtoa_r+0xa06>
 8008dbe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008dc2:	d028      	beq.n	8008e16 <_dtoa_r+0xa3e>
 8008dc4:	9b08      	ldr	r3, [sp, #32]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	dd02      	ble.n	8008dd0 <_dtoa_r+0x9f8>
 8008dca:	9b06      	ldr	r3, [sp, #24]
 8008dcc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008dd0:	f88b a000 	strb.w	sl, [fp]
 8008dd4:	e77d      	b.n	8008cd2 <_dtoa_r+0x8fa>
 8008dd6:	4628      	mov	r0, r5
 8008dd8:	e7bc      	b.n	8008d54 <_dtoa_r+0x97c>
 8008dda:	2201      	movs	r2, #1
 8008ddc:	e7e2      	b.n	8008da4 <_dtoa_r+0x9cc>
 8008dde:	9b08      	ldr	r3, [sp, #32]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	db04      	blt.n	8008dee <_dtoa_r+0xa16>
 8008de4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008de6:	430b      	orrs	r3, r1
 8008de8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dea:	430b      	orrs	r3, r1
 8008dec:	d120      	bne.n	8008e30 <_dtoa_r+0xa58>
 8008dee:	2a00      	cmp	r2, #0
 8008df0:	ddee      	ble.n	8008dd0 <_dtoa_r+0x9f8>
 8008df2:	2201      	movs	r2, #1
 8008df4:	9903      	ldr	r1, [sp, #12]
 8008df6:	4648      	mov	r0, r9
 8008df8:	f000 feba 	bl	8009b70 <__lshift>
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	9003      	str	r0, [sp, #12]
 8008e00:	f000 ff26 	bl	8009c50 <__mcmp>
 8008e04:	2800      	cmp	r0, #0
 8008e06:	dc03      	bgt.n	8008e10 <_dtoa_r+0xa38>
 8008e08:	d1e2      	bne.n	8008dd0 <_dtoa_r+0x9f8>
 8008e0a:	f01a 0f01 	tst.w	sl, #1
 8008e0e:	d0df      	beq.n	8008dd0 <_dtoa_r+0x9f8>
 8008e10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e14:	d1d9      	bne.n	8008dca <_dtoa_r+0x9f2>
 8008e16:	2339      	movs	r3, #57	; 0x39
 8008e18:	f88b 3000 	strb.w	r3, [fp]
 8008e1c:	4633      	mov	r3, r6
 8008e1e:	461e      	mov	r6, r3
 8008e20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e24:	3b01      	subs	r3, #1
 8008e26:	2a39      	cmp	r2, #57	; 0x39
 8008e28:	d06a      	beq.n	8008f00 <_dtoa_r+0xb28>
 8008e2a:	3201      	adds	r2, #1
 8008e2c:	701a      	strb	r2, [r3, #0]
 8008e2e:	e750      	b.n	8008cd2 <_dtoa_r+0x8fa>
 8008e30:	2a00      	cmp	r2, #0
 8008e32:	dd07      	ble.n	8008e44 <_dtoa_r+0xa6c>
 8008e34:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e38:	d0ed      	beq.n	8008e16 <_dtoa_r+0xa3e>
 8008e3a:	f10a 0301 	add.w	r3, sl, #1
 8008e3e:	f88b 3000 	strb.w	r3, [fp]
 8008e42:	e746      	b.n	8008cd2 <_dtoa_r+0x8fa>
 8008e44:	9b05      	ldr	r3, [sp, #20]
 8008e46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e48:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d041      	beq.n	8008ed4 <_dtoa_r+0xafc>
 8008e50:	2300      	movs	r3, #0
 8008e52:	220a      	movs	r2, #10
 8008e54:	9903      	ldr	r1, [sp, #12]
 8008e56:	4648      	mov	r0, r9
 8008e58:	f000 fcf8 	bl	800984c <__multadd>
 8008e5c:	42af      	cmp	r7, r5
 8008e5e:	9003      	str	r0, [sp, #12]
 8008e60:	f04f 0300 	mov.w	r3, #0
 8008e64:	f04f 020a 	mov.w	r2, #10
 8008e68:	4639      	mov	r1, r7
 8008e6a:	4648      	mov	r0, r9
 8008e6c:	d107      	bne.n	8008e7e <_dtoa_r+0xaa6>
 8008e6e:	f000 fced 	bl	800984c <__multadd>
 8008e72:	4607      	mov	r7, r0
 8008e74:	4605      	mov	r5, r0
 8008e76:	9b05      	ldr	r3, [sp, #20]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	9305      	str	r3, [sp, #20]
 8008e7c:	e776      	b.n	8008d6c <_dtoa_r+0x994>
 8008e7e:	f000 fce5 	bl	800984c <__multadd>
 8008e82:	4629      	mov	r1, r5
 8008e84:	4607      	mov	r7, r0
 8008e86:	2300      	movs	r3, #0
 8008e88:	220a      	movs	r2, #10
 8008e8a:	4648      	mov	r0, r9
 8008e8c:	f000 fcde 	bl	800984c <__multadd>
 8008e90:	4605      	mov	r5, r0
 8008e92:	e7f0      	b.n	8008e76 <_dtoa_r+0xa9e>
 8008e94:	9b05      	ldr	r3, [sp, #20]
 8008e96:	9308      	str	r3, [sp, #32]
 8008e98:	9e04      	ldr	r6, [sp, #16]
 8008e9a:	4621      	mov	r1, r4
 8008e9c:	9803      	ldr	r0, [sp, #12]
 8008e9e:	f7ff fa0d 	bl	80082bc <quorem>
 8008ea2:	9b04      	ldr	r3, [sp, #16]
 8008ea4:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008ea8:	f806 ab01 	strb.w	sl, [r6], #1
 8008eac:	1af2      	subs	r2, r6, r3
 8008eae:	9b08      	ldr	r3, [sp, #32]
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	dd07      	ble.n	8008ec4 <_dtoa_r+0xaec>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	220a      	movs	r2, #10
 8008eb8:	4648      	mov	r0, r9
 8008eba:	9903      	ldr	r1, [sp, #12]
 8008ebc:	f000 fcc6 	bl	800984c <__multadd>
 8008ec0:	9003      	str	r0, [sp, #12]
 8008ec2:	e7ea      	b.n	8008e9a <_dtoa_r+0xac2>
 8008ec4:	9b08      	ldr	r3, [sp, #32]
 8008ec6:	2700      	movs	r7, #0
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	bfcc      	ite	gt
 8008ecc:	461e      	movgt	r6, r3
 8008ece:	2601      	movle	r6, #1
 8008ed0:	9b04      	ldr	r3, [sp, #16]
 8008ed2:	441e      	add	r6, r3
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	9903      	ldr	r1, [sp, #12]
 8008ed8:	4648      	mov	r0, r9
 8008eda:	f000 fe49 	bl	8009b70 <__lshift>
 8008ede:	4621      	mov	r1, r4
 8008ee0:	9003      	str	r0, [sp, #12]
 8008ee2:	f000 feb5 	bl	8009c50 <__mcmp>
 8008ee6:	2800      	cmp	r0, #0
 8008ee8:	dc98      	bgt.n	8008e1c <_dtoa_r+0xa44>
 8008eea:	d102      	bne.n	8008ef2 <_dtoa_r+0xb1a>
 8008eec:	f01a 0f01 	tst.w	sl, #1
 8008ef0:	d194      	bne.n	8008e1c <_dtoa_r+0xa44>
 8008ef2:	4633      	mov	r3, r6
 8008ef4:	461e      	mov	r6, r3
 8008ef6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008efa:	2a30      	cmp	r2, #48	; 0x30
 8008efc:	d0fa      	beq.n	8008ef4 <_dtoa_r+0xb1c>
 8008efe:	e6e8      	b.n	8008cd2 <_dtoa_r+0x8fa>
 8008f00:	9a04      	ldr	r2, [sp, #16]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d18b      	bne.n	8008e1e <_dtoa_r+0xa46>
 8008f06:	2331      	movs	r3, #49	; 0x31
 8008f08:	f108 0801 	add.w	r8, r8, #1
 8008f0c:	7013      	strb	r3, [r2, #0]
 8008f0e:	e6e0      	b.n	8008cd2 <_dtoa_r+0x8fa>
 8008f10:	4b09      	ldr	r3, [pc, #36]	; (8008f38 <_dtoa_r+0xb60>)
 8008f12:	f7ff bab1 	b.w	8008478 <_dtoa_r+0xa0>
 8008f16:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f47f aa95 	bne.w	8008448 <_dtoa_r+0x70>
 8008f1e:	4b07      	ldr	r3, [pc, #28]	; (8008f3c <_dtoa_r+0xb64>)
 8008f20:	f7ff baaa 	b.w	8008478 <_dtoa_r+0xa0>
 8008f24:	9b08      	ldr	r3, [sp, #32]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	dcb6      	bgt.n	8008e98 <_dtoa_r+0xac0>
 8008f2a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	f73f aebc 	bgt.w	8008caa <_dtoa_r+0x8d2>
 8008f32:	e7b1      	b.n	8008e98 <_dtoa_r+0xac0>
 8008f34:	0800c7ad 	.word	0x0800c7ad
 8008f38:	0800c75e 	.word	0x0800c75e
 8008f3c:	0800c7a4 	.word	0x0800c7a4

08008f40 <__sflush_r>:
 8008f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f42:	898b      	ldrh	r3, [r1, #12]
 8008f44:	4605      	mov	r5, r0
 8008f46:	0718      	lsls	r0, r3, #28
 8008f48:	460c      	mov	r4, r1
 8008f4a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f4e:	d45e      	bmi.n	800900e <__sflush_r+0xce>
 8008f50:	684b      	ldr	r3, [r1, #4]
 8008f52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	818a      	strh	r2, [r1, #12]
 8008f5a:	dc04      	bgt.n	8008f66 <__sflush_r+0x26>
 8008f5c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	dc01      	bgt.n	8008f66 <__sflush_r+0x26>
 8008f62:	2000      	movs	r0, #0
 8008f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f68:	2e00      	cmp	r6, #0
 8008f6a:	d0fa      	beq.n	8008f62 <__sflush_r+0x22>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f72:	682f      	ldr	r7, [r5, #0]
 8008f74:	602b      	str	r3, [r5, #0]
 8008f76:	d036      	beq.n	8008fe6 <__sflush_r+0xa6>
 8008f78:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008f7a:	89a3      	ldrh	r3, [r4, #12]
 8008f7c:	075a      	lsls	r2, r3, #29
 8008f7e:	d505      	bpl.n	8008f8c <__sflush_r+0x4c>
 8008f80:	6863      	ldr	r3, [r4, #4]
 8008f82:	1ac0      	subs	r0, r0, r3
 8008f84:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008f86:	b10b      	cbz	r3, 8008f8c <__sflush_r+0x4c>
 8008f88:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008f8a:	1ac0      	subs	r0, r0, r3
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	4602      	mov	r2, r0
 8008f90:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f92:	4628      	mov	r0, r5
 8008f94:	69e1      	ldr	r1, [r4, #28]
 8008f96:	47b0      	blx	r6
 8008f98:	1c43      	adds	r3, r0, #1
 8008f9a:	89a3      	ldrh	r3, [r4, #12]
 8008f9c:	d106      	bne.n	8008fac <__sflush_r+0x6c>
 8008f9e:	6829      	ldr	r1, [r5, #0]
 8008fa0:	291d      	cmp	r1, #29
 8008fa2:	d830      	bhi.n	8009006 <__sflush_r+0xc6>
 8008fa4:	4a2a      	ldr	r2, [pc, #168]	; (8009050 <__sflush_r+0x110>)
 8008fa6:	40ca      	lsrs	r2, r1
 8008fa8:	07d6      	lsls	r6, r2, #31
 8008faa:	d52c      	bpl.n	8009006 <__sflush_r+0xc6>
 8008fac:	2200      	movs	r2, #0
 8008fae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008fb2:	b21b      	sxth	r3, r3
 8008fb4:	6062      	str	r2, [r4, #4]
 8008fb6:	6922      	ldr	r2, [r4, #16]
 8008fb8:	04d9      	lsls	r1, r3, #19
 8008fba:	81a3      	strh	r3, [r4, #12]
 8008fbc:	6022      	str	r2, [r4, #0]
 8008fbe:	d504      	bpl.n	8008fca <__sflush_r+0x8a>
 8008fc0:	1c42      	adds	r2, r0, #1
 8008fc2:	d101      	bne.n	8008fc8 <__sflush_r+0x88>
 8008fc4:	682b      	ldr	r3, [r5, #0]
 8008fc6:	b903      	cbnz	r3, 8008fca <__sflush_r+0x8a>
 8008fc8:	6520      	str	r0, [r4, #80]	; 0x50
 8008fca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008fcc:	602f      	str	r7, [r5, #0]
 8008fce:	2900      	cmp	r1, #0
 8008fd0:	d0c7      	beq.n	8008f62 <__sflush_r+0x22>
 8008fd2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008fd6:	4299      	cmp	r1, r3
 8008fd8:	d002      	beq.n	8008fe0 <__sflush_r+0xa0>
 8008fda:	4628      	mov	r0, r5
 8008fdc:	f000 f936 	bl	800924c <_free_r>
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	6320      	str	r0, [r4, #48]	; 0x30
 8008fe4:	e7be      	b.n	8008f64 <__sflush_r+0x24>
 8008fe6:	69e1      	ldr	r1, [r4, #28]
 8008fe8:	2301      	movs	r3, #1
 8008fea:	4628      	mov	r0, r5
 8008fec:	47b0      	blx	r6
 8008fee:	1c41      	adds	r1, r0, #1
 8008ff0:	d1c3      	bne.n	8008f7a <__sflush_r+0x3a>
 8008ff2:	682b      	ldr	r3, [r5, #0]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d0c0      	beq.n	8008f7a <__sflush_r+0x3a>
 8008ff8:	2b1d      	cmp	r3, #29
 8008ffa:	d001      	beq.n	8009000 <__sflush_r+0xc0>
 8008ffc:	2b16      	cmp	r3, #22
 8008ffe:	d101      	bne.n	8009004 <__sflush_r+0xc4>
 8009000:	602f      	str	r7, [r5, #0]
 8009002:	e7ae      	b.n	8008f62 <__sflush_r+0x22>
 8009004:	89a3      	ldrh	r3, [r4, #12]
 8009006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800900a:	81a3      	strh	r3, [r4, #12]
 800900c:	e7aa      	b.n	8008f64 <__sflush_r+0x24>
 800900e:	690f      	ldr	r7, [r1, #16]
 8009010:	2f00      	cmp	r7, #0
 8009012:	d0a6      	beq.n	8008f62 <__sflush_r+0x22>
 8009014:	079b      	lsls	r3, r3, #30
 8009016:	bf18      	it	ne
 8009018:	2300      	movne	r3, #0
 800901a:	680e      	ldr	r6, [r1, #0]
 800901c:	bf08      	it	eq
 800901e:	694b      	ldreq	r3, [r1, #20]
 8009020:	1bf6      	subs	r6, r6, r7
 8009022:	600f      	str	r7, [r1, #0]
 8009024:	608b      	str	r3, [r1, #8]
 8009026:	2e00      	cmp	r6, #0
 8009028:	dd9b      	ble.n	8008f62 <__sflush_r+0x22>
 800902a:	4633      	mov	r3, r6
 800902c:	463a      	mov	r2, r7
 800902e:	4628      	mov	r0, r5
 8009030:	69e1      	ldr	r1, [r4, #28]
 8009032:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8009036:	47e0      	blx	ip
 8009038:	2800      	cmp	r0, #0
 800903a:	dc06      	bgt.n	800904a <__sflush_r+0x10a>
 800903c:	89a3      	ldrh	r3, [r4, #12]
 800903e:	f04f 30ff 	mov.w	r0, #4294967295
 8009042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009046:	81a3      	strh	r3, [r4, #12]
 8009048:	e78c      	b.n	8008f64 <__sflush_r+0x24>
 800904a:	4407      	add	r7, r0
 800904c:	1a36      	subs	r6, r6, r0
 800904e:	e7ea      	b.n	8009026 <__sflush_r+0xe6>
 8009050:	20400001 	.word	0x20400001

08009054 <_fflush_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	460c      	mov	r4, r1
 8009058:	4605      	mov	r5, r0
 800905a:	b118      	cbz	r0, 8009064 <_fflush_r+0x10>
 800905c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800905e:	b90b      	cbnz	r3, 8009064 <_fflush_r+0x10>
 8009060:	f000 f864 	bl	800912c <__sinit>
 8009064:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009068:	b1b8      	cbz	r0, 800909a <_fflush_r+0x46>
 800906a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800906c:	07db      	lsls	r3, r3, #31
 800906e:	d404      	bmi.n	800907a <_fflush_r+0x26>
 8009070:	0581      	lsls	r1, r0, #22
 8009072:	d402      	bmi.n	800907a <_fflush_r+0x26>
 8009074:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009076:	f000 fb17 	bl	80096a8 <__retarget_lock_acquire_recursive>
 800907a:	4628      	mov	r0, r5
 800907c:	4621      	mov	r1, r4
 800907e:	f7ff ff5f 	bl	8008f40 <__sflush_r>
 8009082:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009084:	4605      	mov	r5, r0
 8009086:	07da      	lsls	r2, r3, #31
 8009088:	d405      	bmi.n	8009096 <_fflush_r+0x42>
 800908a:	89a3      	ldrh	r3, [r4, #12]
 800908c:	059b      	lsls	r3, r3, #22
 800908e:	d402      	bmi.n	8009096 <_fflush_r+0x42>
 8009090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009092:	f000 fb0a 	bl	80096aa <__retarget_lock_release_recursive>
 8009096:	4628      	mov	r0, r5
 8009098:	bd38      	pop	{r3, r4, r5, pc}
 800909a:	4605      	mov	r5, r0
 800909c:	e7fb      	b.n	8009096 <_fflush_r+0x42>
	...

080090a0 <std>:
 80090a0:	2300      	movs	r3, #0
 80090a2:	b510      	push	{r4, lr}
 80090a4:	4604      	mov	r4, r0
 80090a6:	e9c0 3300 	strd	r3, r3, [r0]
 80090aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090ae:	6083      	str	r3, [r0, #8]
 80090b0:	8181      	strh	r1, [r0, #12]
 80090b2:	6643      	str	r3, [r0, #100]	; 0x64
 80090b4:	81c2      	strh	r2, [r0, #14]
 80090b6:	6183      	str	r3, [r0, #24]
 80090b8:	4619      	mov	r1, r3
 80090ba:	2208      	movs	r2, #8
 80090bc:	305c      	adds	r0, #92	; 0x5c
 80090be:	f7fc fb3d 	bl	800573c <memset>
 80090c2:	4b07      	ldr	r3, [pc, #28]	; (80090e0 <std+0x40>)
 80090c4:	61e4      	str	r4, [r4, #28]
 80090c6:	6223      	str	r3, [r4, #32]
 80090c8:	4b06      	ldr	r3, [pc, #24]	; (80090e4 <std+0x44>)
 80090ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80090ce:	6263      	str	r3, [r4, #36]	; 0x24
 80090d0:	4b05      	ldr	r3, [pc, #20]	; (80090e8 <std+0x48>)
 80090d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80090d4:	4b05      	ldr	r3, [pc, #20]	; (80090ec <std+0x4c>)
 80090d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090dc:	f000 bae2 	b.w	80096a4 <__retarget_lock_init_recursive>
 80090e0:	0800a211 	.word	0x0800a211
 80090e4:	0800a233 	.word	0x0800a233
 80090e8:	0800a26b 	.word	0x0800a26b
 80090ec:	0800a28f 	.word	0x0800a28f

080090f0 <_cleanup_r>:
 80090f0:	4901      	ldr	r1, [pc, #4]	; (80090f8 <_cleanup_r+0x8>)
 80090f2:	f000 bab3 	b.w	800965c <_fwalk_reent>
 80090f6:	bf00      	nop
 80090f8:	0800af25 	.word	0x0800af25

080090fc <__sfp_lock_acquire>:
 80090fc:	4801      	ldr	r0, [pc, #4]	; (8009104 <__sfp_lock_acquire+0x8>)
 80090fe:	f000 bad3 	b.w	80096a8 <__retarget_lock_acquire_recursive>
 8009102:	bf00      	nop
 8009104:	20000efa 	.word	0x20000efa

08009108 <__sfp_lock_release>:
 8009108:	4801      	ldr	r0, [pc, #4]	; (8009110 <__sfp_lock_release+0x8>)
 800910a:	f000 bace 	b.w	80096aa <__retarget_lock_release_recursive>
 800910e:	bf00      	nop
 8009110:	20000efa 	.word	0x20000efa

08009114 <__sinit_lock_acquire>:
 8009114:	4801      	ldr	r0, [pc, #4]	; (800911c <__sinit_lock_acquire+0x8>)
 8009116:	f000 bac7 	b.w	80096a8 <__retarget_lock_acquire_recursive>
 800911a:	bf00      	nop
 800911c:	20000efb 	.word	0x20000efb

08009120 <__sinit_lock_release>:
 8009120:	4801      	ldr	r0, [pc, #4]	; (8009128 <__sinit_lock_release+0x8>)
 8009122:	f000 bac2 	b.w	80096aa <__retarget_lock_release_recursive>
 8009126:	bf00      	nop
 8009128:	20000efb 	.word	0x20000efb

0800912c <__sinit>:
 800912c:	b510      	push	{r4, lr}
 800912e:	4604      	mov	r4, r0
 8009130:	f7ff fff0 	bl	8009114 <__sinit_lock_acquire>
 8009134:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009136:	b11a      	cbz	r2, 8009140 <__sinit+0x14>
 8009138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800913c:	f7ff bff0 	b.w	8009120 <__sinit_lock_release>
 8009140:	4b0d      	ldr	r3, [pc, #52]	; (8009178 <__sinit+0x4c>)
 8009142:	2104      	movs	r1, #4
 8009144:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009146:	2303      	movs	r3, #3
 8009148:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800914c:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8009150:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009154:	6860      	ldr	r0, [r4, #4]
 8009156:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800915a:	f7ff ffa1 	bl	80090a0 <std>
 800915e:	2201      	movs	r2, #1
 8009160:	2109      	movs	r1, #9
 8009162:	68a0      	ldr	r0, [r4, #8]
 8009164:	f7ff ff9c 	bl	80090a0 <std>
 8009168:	2202      	movs	r2, #2
 800916a:	2112      	movs	r1, #18
 800916c:	68e0      	ldr	r0, [r4, #12]
 800916e:	f7ff ff97 	bl	80090a0 <std>
 8009172:	2301      	movs	r3, #1
 8009174:	63a3      	str	r3, [r4, #56]	; 0x38
 8009176:	e7df      	b.n	8009138 <__sinit+0xc>
 8009178:	080090f1 	.word	0x080090f1

0800917c <__libc_fini_array>:
 800917c:	b538      	push	{r3, r4, r5, lr}
 800917e:	4d07      	ldr	r5, [pc, #28]	; (800919c <__libc_fini_array+0x20>)
 8009180:	4c07      	ldr	r4, [pc, #28]	; (80091a0 <__libc_fini_array+0x24>)
 8009182:	1b64      	subs	r4, r4, r5
 8009184:	10a4      	asrs	r4, r4, #2
 8009186:	b91c      	cbnz	r4, 8009190 <__libc_fini_array+0x14>
 8009188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800918c:	f002 b976 	b.w	800b47c <_fini>
 8009190:	3c01      	subs	r4, #1
 8009192:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009196:	4798      	blx	r3
 8009198:	e7f5      	b.n	8009186 <__libc_fini_array+0xa>
 800919a:	bf00      	nop
 800919c:	0800caec 	.word	0x0800caec
 80091a0:	0800caf0 	.word	0x0800caf0

080091a4 <_malloc_trim_r>:
 80091a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091a8:	4606      	mov	r6, r0
 80091aa:	2008      	movs	r0, #8
 80091ac:	460c      	mov	r4, r1
 80091ae:	f7fd fd77 	bl	8006ca0 <sysconf>
 80091b2:	4680      	mov	r8, r0
 80091b4:	4f22      	ldr	r7, [pc, #136]	; (8009240 <_malloc_trim_r+0x9c>)
 80091b6:	4630      	mov	r0, r6
 80091b8:	f7fc fac8 	bl	800574c <__malloc_lock>
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	685d      	ldr	r5, [r3, #4]
 80091c0:	f025 0503 	bic.w	r5, r5, #3
 80091c4:	1b2c      	subs	r4, r5, r4
 80091c6:	3c11      	subs	r4, #17
 80091c8:	4444      	add	r4, r8
 80091ca:	fbb4 f4f8 	udiv	r4, r4, r8
 80091ce:	3c01      	subs	r4, #1
 80091d0:	fb08 f404 	mul.w	r4, r8, r4
 80091d4:	45a0      	cmp	r8, r4
 80091d6:	dd05      	ble.n	80091e4 <_malloc_trim_r+0x40>
 80091d8:	4630      	mov	r0, r6
 80091da:	f7fc fabd 	bl	8005758 <__malloc_unlock>
 80091de:	2000      	movs	r0, #0
 80091e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091e4:	2100      	movs	r1, #0
 80091e6:	4630      	mov	r0, r6
 80091e8:	f7f8 fae8 	bl	80017bc <_sbrk_r>
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	442b      	add	r3, r5
 80091f0:	4298      	cmp	r0, r3
 80091f2:	d1f1      	bne.n	80091d8 <_malloc_trim_r+0x34>
 80091f4:	4630      	mov	r0, r6
 80091f6:	4261      	negs	r1, r4
 80091f8:	f7f8 fae0 	bl	80017bc <_sbrk_r>
 80091fc:	3001      	adds	r0, #1
 80091fe:	d110      	bne.n	8009222 <_malloc_trim_r+0x7e>
 8009200:	2100      	movs	r1, #0
 8009202:	4630      	mov	r0, r6
 8009204:	f7f8 fada 	bl	80017bc <_sbrk_r>
 8009208:	68ba      	ldr	r2, [r7, #8]
 800920a:	1a83      	subs	r3, r0, r2
 800920c:	2b0f      	cmp	r3, #15
 800920e:	dde3      	ble.n	80091d8 <_malloc_trim_r+0x34>
 8009210:	490c      	ldr	r1, [pc, #48]	; (8009244 <_malloc_trim_r+0xa0>)
 8009212:	f043 0301 	orr.w	r3, r3, #1
 8009216:	6809      	ldr	r1, [r1, #0]
 8009218:	6053      	str	r3, [r2, #4]
 800921a:	1a40      	subs	r0, r0, r1
 800921c:	490a      	ldr	r1, [pc, #40]	; (8009248 <_malloc_trim_r+0xa4>)
 800921e:	6008      	str	r0, [r1, #0]
 8009220:	e7da      	b.n	80091d8 <_malloc_trim_r+0x34>
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	4a08      	ldr	r2, [pc, #32]	; (8009248 <_malloc_trim_r+0xa4>)
 8009226:	1b2d      	subs	r5, r5, r4
 8009228:	f045 0501 	orr.w	r5, r5, #1
 800922c:	605d      	str	r5, [r3, #4]
 800922e:	6813      	ldr	r3, [r2, #0]
 8009230:	4630      	mov	r0, r6
 8009232:	1b1b      	subs	r3, r3, r4
 8009234:	6013      	str	r3, [r2, #0]
 8009236:	f7fc fa8f 	bl	8005758 <__malloc_unlock>
 800923a:	2001      	movs	r0, #1
 800923c:	e7d0      	b.n	80091e0 <_malloc_trim_r+0x3c>
 800923e:	bf00      	nop
 8009240:	20000458 	.word	0x20000458
 8009244:	20000860 	.word	0x20000860
 8009248:	20000ec4 	.word	0x20000ec4

0800924c <_free_r>:
 800924c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800924e:	4605      	mov	r5, r0
 8009250:	460f      	mov	r7, r1
 8009252:	2900      	cmp	r1, #0
 8009254:	f000 80b1 	beq.w	80093ba <_free_r+0x16e>
 8009258:	f7fc fa78 	bl	800574c <__malloc_lock>
 800925c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009260:	4856      	ldr	r0, [pc, #344]	; (80093bc <_free_r+0x170>)
 8009262:	f022 0401 	bic.w	r4, r2, #1
 8009266:	f1a7 0308 	sub.w	r3, r7, #8
 800926a:	eb03 0c04 	add.w	ip, r3, r4
 800926e:	6881      	ldr	r1, [r0, #8]
 8009270:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009274:	4561      	cmp	r1, ip
 8009276:	f026 0603 	bic.w	r6, r6, #3
 800927a:	f002 0201 	and.w	r2, r2, #1
 800927e:	d11b      	bne.n	80092b8 <_free_r+0x6c>
 8009280:	4434      	add	r4, r6
 8009282:	b93a      	cbnz	r2, 8009294 <_free_r+0x48>
 8009284:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8009288:	1a9b      	subs	r3, r3, r2
 800928a:	4414      	add	r4, r2
 800928c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009290:	60ca      	str	r2, [r1, #12]
 8009292:	6091      	str	r1, [r2, #8]
 8009294:	f044 0201 	orr.w	r2, r4, #1
 8009298:	605a      	str	r2, [r3, #4]
 800929a:	6083      	str	r3, [r0, #8]
 800929c:	4b48      	ldr	r3, [pc, #288]	; (80093c0 <_free_r+0x174>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	42a3      	cmp	r3, r4
 80092a2:	d804      	bhi.n	80092ae <_free_r+0x62>
 80092a4:	4b47      	ldr	r3, [pc, #284]	; (80093c4 <_free_r+0x178>)
 80092a6:	4628      	mov	r0, r5
 80092a8:	6819      	ldr	r1, [r3, #0]
 80092aa:	f7ff ff7b 	bl	80091a4 <_malloc_trim_r>
 80092ae:	4628      	mov	r0, r5
 80092b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80092b4:	f7fc ba50 	b.w	8005758 <__malloc_unlock>
 80092b8:	f8cc 6004 	str.w	r6, [ip, #4]
 80092bc:	2a00      	cmp	r2, #0
 80092be:	d138      	bne.n	8009332 <_free_r+0xe6>
 80092c0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80092c4:	f100 0708 	add.w	r7, r0, #8
 80092c8:	1a5b      	subs	r3, r3, r1
 80092ca:	440c      	add	r4, r1
 80092cc:	6899      	ldr	r1, [r3, #8]
 80092ce:	42b9      	cmp	r1, r7
 80092d0:	d031      	beq.n	8009336 <_free_r+0xea>
 80092d2:	68df      	ldr	r7, [r3, #12]
 80092d4:	60cf      	str	r7, [r1, #12]
 80092d6:	60b9      	str	r1, [r7, #8]
 80092d8:	eb0c 0106 	add.w	r1, ip, r6
 80092dc:	6849      	ldr	r1, [r1, #4]
 80092de:	07c9      	lsls	r1, r1, #31
 80092e0:	d40b      	bmi.n	80092fa <_free_r+0xae>
 80092e2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80092e6:	4434      	add	r4, r6
 80092e8:	bb3a      	cbnz	r2, 800933a <_free_r+0xee>
 80092ea:	4e37      	ldr	r6, [pc, #220]	; (80093c8 <_free_r+0x17c>)
 80092ec:	42b1      	cmp	r1, r6
 80092ee:	d124      	bne.n	800933a <_free_r+0xee>
 80092f0:	2201      	movs	r2, #1
 80092f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092f6:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80092fa:	f044 0101 	orr.w	r1, r4, #1
 80092fe:	6059      	str	r1, [r3, #4]
 8009300:	511c      	str	r4, [r3, r4]
 8009302:	2a00      	cmp	r2, #0
 8009304:	d1d3      	bne.n	80092ae <_free_r+0x62>
 8009306:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800930a:	d21b      	bcs.n	8009344 <_free_r+0xf8>
 800930c:	0961      	lsrs	r1, r4, #5
 800930e:	08e2      	lsrs	r2, r4, #3
 8009310:	2401      	movs	r4, #1
 8009312:	408c      	lsls	r4, r1
 8009314:	6841      	ldr	r1, [r0, #4]
 8009316:	3201      	adds	r2, #1
 8009318:	430c      	orrs	r4, r1
 800931a:	6044      	str	r4, [r0, #4]
 800931c:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009320:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009324:	3908      	subs	r1, #8
 8009326:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800932a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800932e:	60e3      	str	r3, [r4, #12]
 8009330:	e7bd      	b.n	80092ae <_free_r+0x62>
 8009332:	2200      	movs	r2, #0
 8009334:	e7d0      	b.n	80092d8 <_free_r+0x8c>
 8009336:	2201      	movs	r2, #1
 8009338:	e7ce      	b.n	80092d8 <_free_r+0x8c>
 800933a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800933e:	60ce      	str	r6, [r1, #12]
 8009340:	60b1      	str	r1, [r6, #8]
 8009342:	e7da      	b.n	80092fa <_free_r+0xae>
 8009344:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009348:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800934c:	d214      	bcs.n	8009378 <_free_r+0x12c>
 800934e:	09a2      	lsrs	r2, r4, #6
 8009350:	3238      	adds	r2, #56	; 0x38
 8009352:	1c51      	adds	r1, r2, #1
 8009354:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009358:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800935c:	428e      	cmp	r6, r1
 800935e:	d125      	bne.n	80093ac <_free_r+0x160>
 8009360:	2401      	movs	r4, #1
 8009362:	1092      	asrs	r2, r2, #2
 8009364:	fa04 f202 	lsl.w	r2, r4, r2
 8009368:	6844      	ldr	r4, [r0, #4]
 800936a:	4322      	orrs	r2, r4
 800936c:	6042      	str	r2, [r0, #4]
 800936e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009372:	60b3      	str	r3, [r6, #8]
 8009374:	60cb      	str	r3, [r1, #12]
 8009376:	e79a      	b.n	80092ae <_free_r+0x62>
 8009378:	2a14      	cmp	r2, #20
 800937a:	d801      	bhi.n	8009380 <_free_r+0x134>
 800937c:	325b      	adds	r2, #91	; 0x5b
 800937e:	e7e8      	b.n	8009352 <_free_r+0x106>
 8009380:	2a54      	cmp	r2, #84	; 0x54
 8009382:	d802      	bhi.n	800938a <_free_r+0x13e>
 8009384:	0b22      	lsrs	r2, r4, #12
 8009386:	326e      	adds	r2, #110	; 0x6e
 8009388:	e7e3      	b.n	8009352 <_free_r+0x106>
 800938a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800938e:	d802      	bhi.n	8009396 <_free_r+0x14a>
 8009390:	0be2      	lsrs	r2, r4, #15
 8009392:	3277      	adds	r2, #119	; 0x77
 8009394:	e7dd      	b.n	8009352 <_free_r+0x106>
 8009396:	f240 5154 	movw	r1, #1364	; 0x554
 800939a:	428a      	cmp	r2, r1
 800939c:	bf96      	itet	ls
 800939e:	0ca2      	lsrls	r2, r4, #18
 80093a0:	227e      	movhi	r2, #126	; 0x7e
 80093a2:	327c      	addls	r2, #124	; 0x7c
 80093a4:	e7d5      	b.n	8009352 <_free_r+0x106>
 80093a6:	6889      	ldr	r1, [r1, #8]
 80093a8:	428e      	cmp	r6, r1
 80093aa:	d004      	beq.n	80093b6 <_free_r+0x16a>
 80093ac:	684a      	ldr	r2, [r1, #4]
 80093ae:	f022 0203 	bic.w	r2, r2, #3
 80093b2:	42a2      	cmp	r2, r4
 80093b4:	d8f7      	bhi.n	80093a6 <_free_r+0x15a>
 80093b6:	68ce      	ldr	r6, [r1, #12]
 80093b8:	e7d9      	b.n	800936e <_free_r+0x122>
 80093ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093bc:	20000458 	.word	0x20000458
 80093c0:	20000864 	.word	0x20000864
 80093c4:	20000ef4 	.word	0x20000ef4
 80093c8:	20000460 	.word	0x20000460

080093cc <__sfvwrite_r>:
 80093cc:	6893      	ldr	r3, [r2, #8]
 80093ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d2:	4606      	mov	r6, r0
 80093d4:	460c      	mov	r4, r1
 80093d6:	4690      	mov	r8, r2
 80093d8:	b91b      	cbnz	r3, 80093e2 <__sfvwrite_r+0x16>
 80093da:	2000      	movs	r0, #0
 80093dc:	b003      	add	sp, #12
 80093de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e2:	898b      	ldrh	r3, [r1, #12]
 80093e4:	0718      	lsls	r0, r3, #28
 80093e6:	d550      	bpl.n	800948a <__sfvwrite_r+0xbe>
 80093e8:	690b      	ldr	r3, [r1, #16]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d04d      	beq.n	800948a <__sfvwrite_r+0xbe>
 80093ee:	89a3      	ldrh	r3, [r4, #12]
 80093f0:	f8d8 7000 	ldr.w	r7, [r8]
 80093f4:	f013 0902 	ands.w	r9, r3, #2
 80093f8:	d16b      	bne.n	80094d2 <__sfvwrite_r+0x106>
 80093fa:	f013 0301 	ands.w	r3, r3, #1
 80093fe:	f000 809b 	beq.w	8009538 <__sfvwrite_r+0x16c>
 8009402:	4648      	mov	r0, r9
 8009404:	46ca      	mov	sl, r9
 8009406:	46cb      	mov	fp, r9
 8009408:	f1bb 0f00 	cmp.w	fp, #0
 800940c:	f000 8102 	beq.w	8009614 <__sfvwrite_r+0x248>
 8009410:	b950      	cbnz	r0, 8009428 <__sfvwrite_r+0x5c>
 8009412:	465a      	mov	r2, fp
 8009414:	210a      	movs	r1, #10
 8009416:	4650      	mov	r0, sl
 8009418:	f000 f9b4 	bl	8009784 <memchr>
 800941c:	2800      	cmp	r0, #0
 800941e:	f000 80fe 	beq.w	800961e <__sfvwrite_r+0x252>
 8009422:	3001      	adds	r0, #1
 8009424:	eba0 090a 	sub.w	r9, r0, sl
 8009428:	6820      	ldr	r0, [r4, #0]
 800942a:	6921      	ldr	r1, [r4, #16]
 800942c:	45d9      	cmp	r9, fp
 800942e:	464a      	mov	r2, r9
 8009430:	bf28      	it	cs
 8009432:	465a      	movcs	r2, fp
 8009434:	4288      	cmp	r0, r1
 8009436:	6963      	ldr	r3, [r4, #20]
 8009438:	f240 80f4 	bls.w	8009624 <__sfvwrite_r+0x258>
 800943c:	68a5      	ldr	r5, [r4, #8]
 800943e:	441d      	add	r5, r3
 8009440:	42aa      	cmp	r2, r5
 8009442:	f340 80ef 	ble.w	8009624 <__sfvwrite_r+0x258>
 8009446:	4651      	mov	r1, sl
 8009448:	462a      	mov	r2, r5
 800944a:	f000 f9b7 	bl	80097bc <memmove>
 800944e:	6823      	ldr	r3, [r4, #0]
 8009450:	4621      	mov	r1, r4
 8009452:	442b      	add	r3, r5
 8009454:	4630      	mov	r0, r6
 8009456:	6023      	str	r3, [r4, #0]
 8009458:	f7ff fdfc 	bl	8009054 <_fflush_r>
 800945c:	2800      	cmp	r0, #0
 800945e:	d166      	bne.n	800952e <__sfvwrite_r+0x162>
 8009460:	ebb9 0905 	subs.w	r9, r9, r5
 8009464:	f040 80f6 	bne.w	8009654 <__sfvwrite_r+0x288>
 8009468:	4621      	mov	r1, r4
 800946a:	4630      	mov	r0, r6
 800946c:	f7ff fdf2 	bl	8009054 <_fflush_r>
 8009470:	2800      	cmp	r0, #0
 8009472:	d15c      	bne.n	800952e <__sfvwrite_r+0x162>
 8009474:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009478:	44aa      	add	sl, r5
 800947a:	ebab 0b05 	sub.w	fp, fp, r5
 800947e:	1b55      	subs	r5, r2, r5
 8009480:	f8c8 5008 	str.w	r5, [r8, #8]
 8009484:	2d00      	cmp	r5, #0
 8009486:	d1bf      	bne.n	8009408 <__sfvwrite_r+0x3c>
 8009488:	e7a7      	b.n	80093da <__sfvwrite_r+0xe>
 800948a:	4621      	mov	r1, r4
 800948c:	4630      	mov	r0, r6
 800948e:	f7fe fead 	bl	80081ec <__swsetup_r>
 8009492:	2800      	cmp	r0, #0
 8009494:	d0ab      	beq.n	80093ee <__sfvwrite_r+0x22>
 8009496:	f04f 30ff 	mov.w	r0, #4294967295
 800949a:	e79f      	b.n	80093dc <__sfvwrite_r+0x10>
 800949c:	e9d7 b500 	ldrd	fp, r5, [r7]
 80094a0:	3708      	adds	r7, #8
 80094a2:	2d00      	cmp	r5, #0
 80094a4:	d0fa      	beq.n	800949c <__sfvwrite_r+0xd0>
 80094a6:	4555      	cmp	r5, sl
 80094a8:	462b      	mov	r3, r5
 80094aa:	465a      	mov	r2, fp
 80094ac:	bf28      	it	cs
 80094ae:	4653      	movcs	r3, sl
 80094b0:	4630      	mov	r0, r6
 80094b2:	69e1      	ldr	r1, [r4, #28]
 80094b4:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 80094b8:	47e0      	blx	ip
 80094ba:	2800      	cmp	r0, #0
 80094bc:	dd37      	ble.n	800952e <__sfvwrite_r+0x162>
 80094be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094c2:	4483      	add	fp, r0
 80094c4:	1a2d      	subs	r5, r5, r0
 80094c6:	1a18      	subs	r0, r3, r0
 80094c8:	f8c8 0008 	str.w	r0, [r8, #8]
 80094cc:	2800      	cmp	r0, #0
 80094ce:	d1e8      	bne.n	80094a2 <__sfvwrite_r+0xd6>
 80094d0:	e783      	b.n	80093da <__sfvwrite_r+0xe>
 80094d2:	f04f 0b00 	mov.w	fp, #0
 80094d6:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009658 <__sfvwrite_r+0x28c>
 80094da:	465d      	mov	r5, fp
 80094dc:	e7e1      	b.n	80094a2 <__sfvwrite_r+0xd6>
 80094de:	e9d7 9a00 	ldrd	r9, sl, [r7]
 80094e2:	3708      	adds	r7, #8
 80094e4:	f1ba 0f00 	cmp.w	sl, #0
 80094e8:	d0f9      	beq.n	80094de <__sfvwrite_r+0x112>
 80094ea:	89a3      	ldrh	r3, [r4, #12]
 80094ec:	6820      	ldr	r0, [r4, #0]
 80094ee:	0599      	lsls	r1, r3, #22
 80094f0:	68a2      	ldr	r2, [r4, #8]
 80094f2:	d563      	bpl.n	80095bc <__sfvwrite_r+0x1f0>
 80094f4:	4552      	cmp	r2, sl
 80094f6:	d836      	bhi.n	8009566 <__sfvwrite_r+0x19a>
 80094f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80094fc:	d033      	beq.n	8009566 <__sfvwrite_r+0x19a>
 80094fe:	6921      	ldr	r1, [r4, #16]
 8009500:	6965      	ldr	r5, [r4, #20]
 8009502:	eba0 0b01 	sub.w	fp, r0, r1
 8009506:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800950a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800950e:	f10b 0201 	add.w	r2, fp, #1
 8009512:	106d      	asrs	r5, r5, #1
 8009514:	4452      	add	r2, sl
 8009516:	4295      	cmp	r5, r2
 8009518:	bf38      	it	cc
 800951a:	4615      	movcc	r5, r2
 800951c:	055b      	lsls	r3, r3, #21
 800951e:	d53d      	bpl.n	800959c <__sfvwrite_r+0x1d0>
 8009520:	4629      	mov	r1, r5
 8009522:	4630      	mov	r0, r6
 8009524:	f7fb fece 	bl	80052c4 <_malloc_r>
 8009528:	b948      	cbnz	r0, 800953e <__sfvwrite_r+0x172>
 800952a:	230c      	movs	r3, #12
 800952c:	6033      	str	r3, [r6, #0]
 800952e:	89a3      	ldrh	r3, [r4, #12]
 8009530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009534:	81a3      	strh	r3, [r4, #12]
 8009536:	e7ae      	b.n	8009496 <__sfvwrite_r+0xca>
 8009538:	4699      	mov	r9, r3
 800953a:	469a      	mov	sl, r3
 800953c:	e7d2      	b.n	80094e4 <__sfvwrite_r+0x118>
 800953e:	465a      	mov	r2, fp
 8009540:	6921      	ldr	r1, [r4, #16]
 8009542:	9001      	str	r0, [sp, #4]
 8009544:	f000 f92c 	bl	80097a0 <memcpy>
 8009548:	89a2      	ldrh	r2, [r4, #12]
 800954a:	9b01      	ldr	r3, [sp, #4]
 800954c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009550:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009554:	81a2      	strh	r2, [r4, #12]
 8009556:	4652      	mov	r2, sl
 8009558:	6123      	str	r3, [r4, #16]
 800955a:	6165      	str	r5, [r4, #20]
 800955c:	445b      	add	r3, fp
 800955e:	eba5 050b 	sub.w	r5, r5, fp
 8009562:	6023      	str	r3, [r4, #0]
 8009564:	60a5      	str	r5, [r4, #8]
 8009566:	4552      	cmp	r2, sl
 8009568:	bf28      	it	cs
 800956a:	4652      	movcs	r2, sl
 800956c:	4655      	mov	r5, sl
 800956e:	4649      	mov	r1, r9
 8009570:	6820      	ldr	r0, [r4, #0]
 8009572:	9201      	str	r2, [sp, #4]
 8009574:	f000 f922 	bl	80097bc <memmove>
 8009578:	68a3      	ldr	r3, [r4, #8]
 800957a:	9a01      	ldr	r2, [sp, #4]
 800957c:	1a9b      	subs	r3, r3, r2
 800957e:	60a3      	str	r3, [r4, #8]
 8009580:	6823      	ldr	r3, [r4, #0]
 8009582:	441a      	add	r2, r3
 8009584:	6022      	str	r2, [r4, #0]
 8009586:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800958a:	44a9      	add	r9, r5
 800958c:	ebaa 0a05 	sub.w	sl, sl, r5
 8009590:	1b45      	subs	r5, r0, r5
 8009592:	f8c8 5008 	str.w	r5, [r8, #8]
 8009596:	2d00      	cmp	r5, #0
 8009598:	d1a4      	bne.n	80094e4 <__sfvwrite_r+0x118>
 800959a:	e71e      	b.n	80093da <__sfvwrite_r+0xe>
 800959c:	462a      	mov	r2, r5
 800959e:	4630      	mov	r0, r6
 80095a0:	f000 fc5a 	bl	8009e58 <_realloc_r>
 80095a4:	4603      	mov	r3, r0
 80095a6:	2800      	cmp	r0, #0
 80095a8:	d1d5      	bne.n	8009556 <__sfvwrite_r+0x18a>
 80095aa:	4630      	mov	r0, r6
 80095ac:	6921      	ldr	r1, [r4, #16]
 80095ae:	f7ff fe4d 	bl	800924c <_free_r>
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095b8:	81a3      	strh	r3, [r4, #12]
 80095ba:	e7b6      	b.n	800952a <__sfvwrite_r+0x15e>
 80095bc:	6923      	ldr	r3, [r4, #16]
 80095be:	4283      	cmp	r3, r0
 80095c0:	d302      	bcc.n	80095c8 <__sfvwrite_r+0x1fc>
 80095c2:	6961      	ldr	r1, [r4, #20]
 80095c4:	4551      	cmp	r1, sl
 80095c6:	d915      	bls.n	80095f4 <__sfvwrite_r+0x228>
 80095c8:	4552      	cmp	r2, sl
 80095ca:	bf28      	it	cs
 80095cc:	4652      	movcs	r2, sl
 80095ce:	4615      	mov	r5, r2
 80095d0:	4649      	mov	r1, r9
 80095d2:	f000 f8f3 	bl	80097bc <memmove>
 80095d6:	68a3      	ldr	r3, [r4, #8]
 80095d8:	6822      	ldr	r2, [r4, #0]
 80095da:	1b5b      	subs	r3, r3, r5
 80095dc:	442a      	add	r2, r5
 80095de:	60a3      	str	r3, [r4, #8]
 80095e0:	6022      	str	r2, [r4, #0]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d1cf      	bne.n	8009586 <__sfvwrite_r+0x1ba>
 80095e6:	4621      	mov	r1, r4
 80095e8:	4630      	mov	r0, r6
 80095ea:	f7ff fd33 	bl	8009054 <_fflush_r>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d0c9      	beq.n	8009586 <__sfvwrite_r+0x1ba>
 80095f2:	e79c      	b.n	800952e <__sfvwrite_r+0x162>
 80095f4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80095f8:	459a      	cmp	sl, r3
 80095fa:	bf38      	it	cc
 80095fc:	4653      	movcc	r3, sl
 80095fe:	fb93 f3f1 	sdiv	r3, r3, r1
 8009602:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009604:	434b      	muls	r3, r1
 8009606:	464a      	mov	r2, r9
 8009608:	4630      	mov	r0, r6
 800960a:	69e1      	ldr	r1, [r4, #28]
 800960c:	47a8      	blx	r5
 800960e:	1e05      	subs	r5, r0, #0
 8009610:	dcb9      	bgt.n	8009586 <__sfvwrite_r+0x1ba>
 8009612:	e78c      	b.n	800952e <__sfvwrite_r+0x162>
 8009614:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009618:	2000      	movs	r0, #0
 800961a:	3708      	adds	r7, #8
 800961c:	e6f4      	b.n	8009408 <__sfvwrite_r+0x3c>
 800961e:	f10b 0901 	add.w	r9, fp, #1
 8009622:	e701      	b.n	8009428 <__sfvwrite_r+0x5c>
 8009624:	4293      	cmp	r3, r2
 8009626:	dc08      	bgt.n	800963a <__sfvwrite_r+0x26e>
 8009628:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800962a:	4652      	mov	r2, sl
 800962c:	4630      	mov	r0, r6
 800962e:	69e1      	ldr	r1, [r4, #28]
 8009630:	47a8      	blx	r5
 8009632:	1e05      	subs	r5, r0, #0
 8009634:	f73f af14 	bgt.w	8009460 <__sfvwrite_r+0x94>
 8009638:	e779      	b.n	800952e <__sfvwrite_r+0x162>
 800963a:	4651      	mov	r1, sl
 800963c:	9201      	str	r2, [sp, #4]
 800963e:	f000 f8bd 	bl	80097bc <memmove>
 8009642:	9a01      	ldr	r2, [sp, #4]
 8009644:	68a3      	ldr	r3, [r4, #8]
 8009646:	4615      	mov	r5, r2
 8009648:	1a9b      	subs	r3, r3, r2
 800964a:	60a3      	str	r3, [r4, #8]
 800964c:	6823      	ldr	r3, [r4, #0]
 800964e:	4413      	add	r3, r2
 8009650:	6023      	str	r3, [r4, #0]
 8009652:	e705      	b.n	8009460 <__sfvwrite_r+0x94>
 8009654:	2001      	movs	r0, #1
 8009656:	e70d      	b.n	8009474 <__sfvwrite_r+0xa8>
 8009658:	7ffffc00 	.word	0x7ffffc00

0800965c <_fwalk_reent>:
 800965c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009660:	4606      	mov	r6, r0
 8009662:	4688      	mov	r8, r1
 8009664:	2700      	movs	r7, #0
 8009666:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800966a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800966e:	f1b9 0901 	subs.w	r9, r9, #1
 8009672:	d505      	bpl.n	8009680 <_fwalk_reent+0x24>
 8009674:	6824      	ldr	r4, [r4, #0]
 8009676:	2c00      	cmp	r4, #0
 8009678:	d1f7      	bne.n	800966a <_fwalk_reent+0xe>
 800967a:	4638      	mov	r0, r7
 800967c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009680:	89ab      	ldrh	r3, [r5, #12]
 8009682:	2b01      	cmp	r3, #1
 8009684:	d907      	bls.n	8009696 <_fwalk_reent+0x3a>
 8009686:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800968a:	3301      	adds	r3, #1
 800968c:	d003      	beq.n	8009696 <_fwalk_reent+0x3a>
 800968e:	4629      	mov	r1, r5
 8009690:	4630      	mov	r0, r6
 8009692:	47c0      	blx	r8
 8009694:	4307      	orrs	r7, r0
 8009696:	3568      	adds	r5, #104	; 0x68
 8009698:	e7e9      	b.n	800966e <_fwalk_reent+0x12>
	...

0800969c <_localeconv_r>:
 800969c:	4800      	ldr	r0, [pc, #0]	; (80096a0 <_localeconv_r+0x4>)
 800969e:	4770      	bx	lr
 80096a0:	2000095c 	.word	0x2000095c

080096a4 <__retarget_lock_init_recursive>:
 80096a4:	4770      	bx	lr

080096a6 <__retarget_lock_close_recursive>:
 80096a6:	4770      	bx	lr

080096a8 <__retarget_lock_acquire_recursive>:
 80096a8:	4770      	bx	lr

080096aa <__retarget_lock_release_recursive>:
 80096aa:	4770      	bx	lr

080096ac <__swhatbuf_r>:
 80096ac:	b570      	push	{r4, r5, r6, lr}
 80096ae:	460e      	mov	r6, r1
 80096b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096b4:	4614      	mov	r4, r2
 80096b6:	2900      	cmp	r1, #0
 80096b8:	461d      	mov	r5, r3
 80096ba:	b096      	sub	sp, #88	; 0x58
 80096bc:	da0a      	bge.n	80096d4 <__swhatbuf_r+0x28>
 80096be:	2300      	movs	r3, #0
 80096c0:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 80096c4:	602b      	str	r3, [r5, #0]
 80096c6:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 80096ca:	d116      	bne.n	80096fa <__swhatbuf_r+0x4e>
 80096cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096d0:	6023      	str	r3, [r4, #0]
 80096d2:	e015      	b.n	8009700 <__swhatbuf_r+0x54>
 80096d4:	466a      	mov	r2, sp
 80096d6:	f001 fcf9 	bl	800b0cc <_fstat_r>
 80096da:	2800      	cmp	r0, #0
 80096dc:	dbef      	blt.n	80096be <__swhatbuf_r+0x12>
 80096de:	9a01      	ldr	r2, [sp, #4]
 80096e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80096e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80096e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80096ec:	425a      	negs	r2, r3
 80096ee:	415a      	adcs	r2, r3
 80096f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096f4:	602a      	str	r2, [r5, #0]
 80096f6:	6023      	str	r3, [r4, #0]
 80096f8:	e002      	b.n	8009700 <__swhatbuf_r+0x54>
 80096fa:	2240      	movs	r2, #64	; 0x40
 80096fc:	4618      	mov	r0, r3
 80096fe:	6022      	str	r2, [r4, #0]
 8009700:	b016      	add	sp, #88	; 0x58
 8009702:	bd70      	pop	{r4, r5, r6, pc}

08009704 <__smakebuf_r>:
 8009704:	898b      	ldrh	r3, [r1, #12]
 8009706:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009708:	079d      	lsls	r5, r3, #30
 800970a:	4606      	mov	r6, r0
 800970c:	460c      	mov	r4, r1
 800970e:	d507      	bpl.n	8009720 <__smakebuf_r+0x1c>
 8009710:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	6123      	str	r3, [r4, #16]
 8009718:	2301      	movs	r3, #1
 800971a:	6163      	str	r3, [r4, #20]
 800971c:	b002      	add	sp, #8
 800971e:	bd70      	pop	{r4, r5, r6, pc}
 8009720:	466a      	mov	r2, sp
 8009722:	ab01      	add	r3, sp, #4
 8009724:	f7ff ffc2 	bl	80096ac <__swhatbuf_r>
 8009728:	9900      	ldr	r1, [sp, #0]
 800972a:	4605      	mov	r5, r0
 800972c:	4630      	mov	r0, r6
 800972e:	f7fb fdc9 	bl	80052c4 <_malloc_r>
 8009732:	b948      	cbnz	r0, 8009748 <__smakebuf_r+0x44>
 8009734:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009738:	059a      	lsls	r2, r3, #22
 800973a:	d4ef      	bmi.n	800971c <__smakebuf_r+0x18>
 800973c:	f023 0303 	bic.w	r3, r3, #3
 8009740:	f043 0302 	orr.w	r3, r3, #2
 8009744:	81a3      	strh	r3, [r4, #12]
 8009746:	e7e3      	b.n	8009710 <__smakebuf_r+0xc>
 8009748:	4b0d      	ldr	r3, [pc, #52]	; (8009780 <__smakebuf_r+0x7c>)
 800974a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	6020      	str	r0, [r4, #0]
 8009750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009754:	81a3      	strh	r3, [r4, #12]
 8009756:	9b00      	ldr	r3, [sp, #0]
 8009758:	6120      	str	r0, [r4, #16]
 800975a:	6163      	str	r3, [r4, #20]
 800975c:	9b01      	ldr	r3, [sp, #4]
 800975e:	b15b      	cbz	r3, 8009778 <__smakebuf_r+0x74>
 8009760:	4630      	mov	r0, r6
 8009762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009766:	f001 fcc3 	bl	800b0f0 <_isatty_r>
 800976a:	b128      	cbz	r0, 8009778 <__smakebuf_r+0x74>
 800976c:	89a3      	ldrh	r3, [r4, #12]
 800976e:	f023 0303 	bic.w	r3, r3, #3
 8009772:	f043 0301 	orr.w	r3, r3, #1
 8009776:	81a3      	strh	r3, [r4, #12]
 8009778:	89a0      	ldrh	r0, [r4, #12]
 800977a:	4305      	orrs	r5, r0
 800977c:	81a5      	strh	r5, [r4, #12]
 800977e:	e7cd      	b.n	800971c <__smakebuf_r+0x18>
 8009780:	080090f1 	.word	0x080090f1

08009784 <memchr>:
 8009784:	4603      	mov	r3, r0
 8009786:	b510      	push	{r4, lr}
 8009788:	b2c9      	uxtb	r1, r1
 800978a:	4402      	add	r2, r0
 800978c:	4293      	cmp	r3, r2
 800978e:	4618      	mov	r0, r3
 8009790:	d101      	bne.n	8009796 <memchr+0x12>
 8009792:	2000      	movs	r0, #0
 8009794:	e003      	b.n	800979e <memchr+0x1a>
 8009796:	7804      	ldrb	r4, [r0, #0]
 8009798:	3301      	adds	r3, #1
 800979a:	428c      	cmp	r4, r1
 800979c:	d1f6      	bne.n	800978c <memchr+0x8>
 800979e:	bd10      	pop	{r4, pc}

080097a0 <memcpy>:
 80097a0:	440a      	add	r2, r1
 80097a2:	4291      	cmp	r1, r2
 80097a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80097a8:	d100      	bne.n	80097ac <memcpy+0xc>
 80097aa:	4770      	bx	lr
 80097ac:	b510      	push	{r4, lr}
 80097ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097b2:	4291      	cmp	r1, r2
 80097b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097b8:	d1f9      	bne.n	80097ae <memcpy+0xe>
 80097ba:	bd10      	pop	{r4, pc}

080097bc <memmove>:
 80097bc:	4288      	cmp	r0, r1
 80097be:	b510      	push	{r4, lr}
 80097c0:	eb01 0402 	add.w	r4, r1, r2
 80097c4:	d902      	bls.n	80097cc <memmove+0x10>
 80097c6:	4284      	cmp	r4, r0
 80097c8:	4623      	mov	r3, r4
 80097ca:	d807      	bhi.n	80097dc <memmove+0x20>
 80097cc:	1e43      	subs	r3, r0, #1
 80097ce:	42a1      	cmp	r1, r4
 80097d0:	d008      	beq.n	80097e4 <memmove+0x28>
 80097d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097da:	e7f8      	b.n	80097ce <memmove+0x12>
 80097dc:	4601      	mov	r1, r0
 80097de:	4402      	add	r2, r0
 80097e0:	428a      	cmp	r2, r1
 80097e2:	d100      	bne.n	80097e6 <memmove+0x2a>
 80097e4:	bd10      	pop	{r4, pc}
 80097e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097ee:	e7f7      	b.n	80097e0 <memmove+0x24>

080097f0 <_Balloc>:
 80097f0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80097f2:	b570      	push	{r4, r5, r6, lr}
 80097f4:	4605      	mov	r5, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	b17b      	cbz	r3, 800981a <_Balloc+0x2a>
 80097fa:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80097fc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009800:	b9a0      	cbnz	r0, 800982c <_Balloc+0x3c>
 8009802:	2101      	movs	r1, #1
 8009804:	fa01 f604 	lsl.w	r6, r1, r4
 8009808:	1d72      	adds	r2, r6, #5
 800980a:	4628      	mov	r0, r5
 800980c:	0092      	lsls	r2, r2, #2
 800980e:	f001 fb43 	bl	800ae98 <_calloc_r>
 8009812:	b148      	cbz	r0, 8009828 <_Balloc+0x38>
 8009814:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009818:	e00b      	b.n	8009832 <_Balloc+0x42>
 800981a:	2221      	movs	r2, #33	; 0x21
 800981c:	2104      	movs	r1, #4
 800981e:	f001 fb3b 	bl	800ae98 <_calloc_r>
 8009822:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009824:	2800      	cmp	r0, #0
 8009826:	d1e8      	bne.n	80097fa <_Balloc+0xa>
 8009828:	2000      	movs	r0, #0
 800982a:	bd70      	pop	{r4, r5, r6, pc}
 800982c:	6802      	ldr	r2, [r0, #0]
 800982e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009832:	2300      	movs	r3, #0
 8009834:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009838:	e7f7      	b.n	800982a <_Balloc+0x3a>

0800983a <_Bfree>:
 800983a:	b131      	cbz	r1, 800984a <_Bfree+0x10>
 800983c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800983e:	684a      	ldr	r2, [r1, #4]
 8009840:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009844:	6008      	str	r0, [r1, #0]
 8009846:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800984a:	4770      	bx	lr

0800984c <__multadd>:
 800984c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009850:	4607      	mov	r7, r0
 8009852:	460c      	mov	r4, r1
 8009854:	461e      	mov	r6, r3
 8009856:	2000      	movs	r0, #0
 8009858:	690d      	ldr	r5, [r1, #16]
 800985a:	f101 0c14 	add.w	ip, r1, #20
 800985e:	f8dc 3000 	ldr.w	r3, [ip]
 8009862:	3001      	adds	r0, #1
 8009864:	b299      	uxth	r1, r3
 8009866:	fb02 6101 	mla	r1, r2, r1, r6
 800986a:	0c1e      	lsrs	r6, r3, #16
 800986c:	0c0b      	lsrs	r3, r1, #16
 800986e:	fb02 3306 	mla	r3, r2, r6, r3
 8009872:	b289      	uxth	r1, r1
 8009874:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009878:	4285      	cmp	r5, r0
 800987a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800987e:	f84c 1b04 	str.w	r1, [ip], #4
 8009882:	dcec      	bgt.n	800985e <__multadd+0x12>
 8009884:	b30e      	cbz	r6, 80098ca <__multadd+0x7e>
 8009886:	68a3      	ldr	r3, [r4, #8]
 8009888:	42ab      	cmp	r3, r5
 800988a:	dc19      	bgt.n	80098c0 <__multadd+0x74>
 800988c:	6861      	ldr	r1, [r4, #4]
 800988e:	4638      	mov	r0, r7
 8009890:	3101      	adds	r1, #1
 8009892:	f7ff ffad 	bl	80097f0 <_Balloc>
 8009896:	4680      	mov	r8, r0
 8009898:	b928      	cbnz	r0, 80098a6 <__multadd+0x5a>
 800989a:	4602      	mov	r2, r0
 800989c:	21b5      	movs	r1, #181	; 0xb5
 800989e:	4b0c      	ldr	r3, [pc, #48]	; (80098d0 <__multadd+0x84>)
 80098a0:	480c      	ldr	r0, [pc, #48]	; (80098d4 <__multadd+0x88>)
 80098a2:	f001 fadb 	bl	800ae5c <__assert_func>
 80098a6:	6922      	ldr	r2, [r4, #16]
 80098a8:	f104 010c 	add.w	r1, r4, #12
 80098ac:	3202      	adds	r2, #2
 80098ae:	0092      	lsls	r2, r2, #2
 80098b0:	300c      	adds	r0, #12
 80098b2:	f7ff ff75 	bl	80097a0 <memcpy>
 80098b6:	4621      	mov	r1, r4
 80098b8:	4638      	mov	r0, r7
 80098ba:	f7ff ffbe 	bl	800983a <_Bfree>
 80098be:	4644      	mov	r4, r8
 80098c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80098c4:	3501      	adds	r5, #1
 80098c6:	615e      	str	r6, [r3, #20]
 80098c8:	6125      	str	r5, [r4, #16]
 80098ca:	4620      	mov	r0, r4
 80098cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d0:	0800c7ad 	.word	0x0800c7ad
 80098d4:	0800c819 	.word	0x0800c819

080098d8 <__hi0bits>:
 80098d8:	0c02      	lsrs	r2, r0, #16
 80098da:	0412      	lsls	r2, r2, #16
 80098dc:	4603      	mov	r3, r0
 80098de:	b9ca      	cbnz	r2, 8009914 <__hi0bits+0x3c>
 80098e0:	0403      	lsls	r3, r0, #16
 80098e2:	2010      	movs	r0, #16
 80098e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80098e8:	bf04      	itt	eq
 80098ea:	021b      	lsleq	r3, r3, #8
 80098ec:	3008      	addeq	r0, #8
 80098ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80098f2:	bf04      	itt	eq
 80098f4:	011b      	lsleq	r3, r3, #4
 80098f6:	3004      	addeq	r0, #4
 80098f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80098fc:	bf04      	itt	eq
 80098fe:	009b      	lsleq	r3, r3, #2
 8009900:	3002      	addeq	r0, #2
 8009902:	2b00      	cmp	r3, #0
 8009904:	db05      	blt.n	8009912 <__hi0bits+0x3a>
 8009906:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800990a:	f100 0001 	add.w	r0, r0, #1
 800990e:	bf08      	it	eq
 8009910:	2020      	moveq	r0, #32
 8009912:	4770      	bx	lr
 8009914:	2000      	movs	r0, #0
 8009916:	e7e5      	b.n	80098e4 <__hi0bits+0xc>

08009918 <__lo0bits>:
 8009918:	6803      	ldr	r3, [r0, #0]
 800991a:	4602      	mov	r2, r0
 800991c:	f013 0007 	ands.w	r0, r3, #7
 8009920:	d00b      	beq.n	800993a <__lo0bits+0x22>
 8009922:	07d9      	lsls	r1, r3, #31
 8009924:	d421      	bmi.n	800996a <__lo0bits+0x52>
 8009926:	0798      	lsls	r0, r3, #30
 8009928:	bf49      	itett	mi
 800992a:	085b      	lsrmi	r3, r3, #1
 800992c:	089b      	lsrpl	r3, r3, #2
 800992e:	2001      	movmi	r0, #1
 8009930:	6013      	strmi	r3, [r2, #0]
 8009932:	bf5c      	itt	pl
 8009934:	2002      	movpl	r0, #2
 8009936:	6013      	strpl	r3, [r2, #0]
 8009938:	4770      	bx	lr
 800993a:	b299      	uxth	r1, r3
 800993c:	b909      	cbnz	r1, 8009942 <__lo0bits+0x2a>
 800993e:	2010      	movs	r0, #16
 8009940:	0c1b      	lsrs	r3, r3, #16
 8009942:	b2d9      	uxtb	r1, r3
 8009944:	b909      	cbnz	r1, 800994a <__lo0bits+0x32>
 8009946:	3008      	adds	r0, #8
 8009948:	0a1b      	lsrs	r3, r3, #8
 800994a:	0719      	lsls	r1, r3, #28
 800994c:	bf04      	itt	eq
 800994e:	091b      	lsreq	r3, r3, #4
 8009950:	3004      	addeq	r0, #4
 8009952:	0799      	lsls	r1, r3, #30
 8009954:	bf04      	itt	eq
 8009956:	089b      	lsreq	r3, r3, #2
 8009958:	3002      	addeq	r0, #2
 800995a:	07d9      	lsls	r1, r3, #31
 800995c:	d403      	bmi.n	8009966 <__lo0bits+0x4e>
 800995e:	085b      	lsrs	r3, r3, #1
 8009960:	f100 0001 	add.w	r0, r0, #1
 8009964:	d003      	beq.n	800996e <__lo0bits+0x56>
 8009966:	6013      	str	r3, [r2, #0]
 8009968:	4770      	bx	lr
 800996a:	2000      	movs	r0, #0
 800996c:	4770      	bx	lr
 800996e:	2020      	movs	r0, #32
 8009970:	4770      	bx	lr
	...

08009974 <__i2b>:
 8009974:	b510      	push	{r4, lr}
 8009976:	460c      	mov	r4, r1
 8009978:	2101      	movs	r1, #1
 800997a:	f7ff ff39 	bl	80097f0 <_Balloc>
 800997e:	4602      	mov	r2, r0
 8009980:	b928      	cbnz	r0, 800998e <__i2b+0x1a>
 8009982:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009986:	4b04      	ldr	r3, [pc, #16]	; (8009998 <__i2b+0x24>)
 8009988:	4804      	ldr	r0, [pc, #16]	; (800999c <__i2b+0x28>)
 800998a:	f001 fa67 	bl	800ae5c <__assert_func>
 800998e:	2301      	movs	r3, #1
 8009990:	6144      	str	r4, [r0, #20]
 8009992:	6103      	str	r3, [r0, #16]
 8009994:	bd10      	pop	{r4, pc}
 8009996:	bf00      	nop
 8009998:	0800c7ad 	.word	0x0800c7ad
 800999c:	0800c819 	.word	0x0800c819

080099a0 <__multiply>:
 80099a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a4:	4691      	mov	r9, r2
 80099a6:	690a      	ldr	r2, [r1, #16]
 80099a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80099ac:	460c      	mov	r4, r1
 80099ae:	429a      	cmp	r2, r3
 80099b0:	bfbe      	ittt	lt
 80099b2:	460b      	movlt	r3, r1
 80099b4:	464c      	movlt	r4, r9
 80099b6:	4699      	movlt	r9, r3
 80099b8:	6927      	ldr	r7, [r4, #16]
 80099ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80099be:	68a3      	ldr	r3, [r4, #8]
 80099c0:	6861      	ldr	r1, [r4, #4]
 80099c2:	eb07 060a 	add.w	r6, r7, sl
 80099c6:	42b3      	cmp	r3, r6
 80099c8:	b085      	sub	sp, #20
 80099ca:	bfb8      	it	lt
 80099cc:	3101      	addlt	r1, #1
 80099ce:	f7ff ff0f 	bl	80097f0 <_Balloc>
 80099d2:	b930      	cbnz	r0, 80099e2 <__multiply+0x42>
 80099d4:	4602      	mov	r2, r0
 80099d6:	f240 115d 	movw	r1, #349	; 0x15d
 80099da:	4b43      	ldr	r3, [pc, #268]	; (8009ae8 <__multiply+0x148>)
 80099dc:	4843      	ldr	r0, [pc, #268]	; (8009aec <__multiply+0x14c>)
 80099de:	f001 fa3d 	bl	800ae5c <__assert_func>
 80099e2:	f100 0514 	add.w	r5, r0, #20
 80099e6:	462b      	mov	r3, r5
 80099e8:	2200      	movs	r2, #0
 80099ea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099ee:	4543      	cmp	r3, r8
 80099f0:	d321      	bcc.n	8009a36 <__multiply+0x96>
 80099f2:	f104 0314 	add.w	r3, r4, #20
 80099f6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80099fa:	f109 0314 	add.w	r3, r9, #20
 80099fe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009a02:	9202      	str	r2, [sp, #8]
 8009a04:	1b3a      	subs	r2, r7, r4
 8009a06:	3a15      	subs	r2, #21
 8009a08:	f022 0203 	bic.w	r2, r2, #3
 8009a0c:	3204      	adds	r2, #4
 8009a0e:	f104 0115 	add.w	r1, r4, #21
 8009a12:	428f      	cmp	r7, r1
 8009a14:	bf38      	it	cc
 8009a16:	2204      	movcc	r2, #4
 8009a18:	9201      	str	r2, [sp, #4]
 8009a1a:	9a02      	ldr	r2, [sp, #8]
 8009a1c:	9303      	str	r3, [sp, #12]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d80c      	bhi.n	8009a3c <__multiply+0x9c>
 8009a22:	2e00      	cmp	r6, #0
 8009a24:	dd03      	ble.n	8009a2e <__multiply+0x8e>
 8009a26:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d059      	beq.n	8009ae2 <__multiply+0x142>
 8009a2e:	6106      	str	r6, [r0, #16]
 8009a30:	b005      	add	sp, #20
 8009a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a36:	f843 2b04 	str.w	r2, [r3], #4
 8009a3a:	e7d8      	b.n	80099ee <__multiply+0x4e>
 8009a3c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a40:	f1ba 0f00 	cmp.w	sl, #0
 8009a44:	d023      	beq.n	8009a8e <__multiply+0xee>
 8009a46:	46a9      	mov	r9, r5
 8009a48:	f04f 0c00 	mov.w	ip, #0
 8009a4c:	f104 0e14 	add.w	lr, r4, #20
 8009a50:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a54:	f8d9 1000 	ldr.w	r1, [r9]
 8009a58:	fa1f fb82 	uxth.w	fp, r2
 8009a5c:	b289      	uxth	r1, r1
 8009a5e:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a62:	4461      	add	r1, ip
 8009a64:	f8d9 c000 	ldr.w	ip, [r9]
 8009a68:	0c12      	lsrs	r2, r2, #16
 8009a6a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009a6e:	fb0a c202 	mla	r2, sl, r2, ip
 8009a72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a76:	b289      	uxth	r1, r1
 8009a78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a7c:	4577      	cmp	r7, lr
 8009a7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a82:	f849 1b04 	str.w	r1, [r9], #4
 8009a86:	d8e3      	bhi.n	8009a50 <__multiply+0xb0>
 8009a88:	9a01      	ldr	r2, [sp, #4]
 8009a8a:	f845 c002 	str.w	ip, [r5, r2]
 8009a8e:	9a03      	ldr	r2, [sp, #12]
 8009a90:	3304      	adds	r3, #4
 8009a92:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a96:	f1b9 0f00 	cmp.w	r9, #0
 8009a9a:	d020      	beq.n	8009ade <__multiply+0x13e>
 8009a9c:	46ae      	mov	lr, r5
 8009a9e:	f04f 0a00 	mov.w	sl, #0
 8009aa2:	6829      	ldr	r1, [r5, #0]
 8009aa4:	f104 0c14 	add.w	ip, r4, #20
 8009aa8:	f8bc b000 	ldrh.w	fp, [ip]
 8009aac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009ab0:	b289      	uxth	r1, r1
 8009ab2:	fb09 220b 	mla	r2, r9, fp, r2
 8009ab6:	4492      	add	sl, r2
 8009ab8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009abc:	f84e 1b04 	str.w	r1, [lr], #4
 8009ac0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009ac4:	f8be 1000 	ldrh.w	r1, [lr]
 8009ac8:	0c12      	lsrs	r2, r2, #16
 8009aca:	fb09 1102 	mla	r1, r9, r2, r1
 8009ace:	4567      	cmp	r7, ip
 8009ad0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009ad4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ad8:	d8e6      	bhi.n	8009aa8 <__multiply+0x108>
 8009ada:	9a01      	ldr	r2, [sp, #4]
 8009adc:	50a9      	str	r1, [r5, r2]
 8009ade:	3504      	adds	r5, #4
 8009ae0:	e79b      	b.n	8009a1a <__multiply+0x7a>
 8009ae2:	3e01      	subs	r6, #1
 8009ae4:	e79d      	b.n	8009a22 <__multiply+0x82>
 8009ae6:	bf00      	nop
 8009ae8:	0800c7ad 	.word	0x0800c7ad
 8009aec:	0800c819 	.word	0x0800c819

08009af0 <__pow5mult>:
 8009af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009af4:	4615      	mov	r5, r2
 8009af6:	f012 0203 	ands.w	r2, r2, #3
 8009afa:	4606      	mov	r6, r0
 8009afc:	460f      	mov	r7, r1
 8009afe:	d007      	beq.n	8009b10 <__pow5mult+0x20>
 8009b00:	4c1a      	ldr	r4, [pc, #104]	; (8009b6c <__pow5mult+0x7c>)
 8009b02:	3a01      	subs	r2, #1
 8009b04:	2300      	movs	r3, #0
 8009b06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b0a:	f7ff fe9f 	bl	800984c <__multadd>
 8009b0e:	4607      	mov	r7, r0
 8009b10:	10ad      	asrs	r5, r5, #2
 8009b12:	d027      	beq.n	8009b64 <__pow5mult+0x74>
 8009b14:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8009b16:	b944      	cbnz	r4, 8009b2a <__pow5mult+0x3a>
 8009b18:	f240 2171 	movw	r1, #625	; 0x271
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	f7ff ff29 	bl	8009974 <__i2b>
 8009b22:	2300      	movs	r3, #0
 8009b24:	4604      	mov	r4, r0
 8009b26:	64b0      	str	r0, [r6, #72]	; 0x48
 8009b28:	6003      	str	r3, [r0, #0]
 8009b2a:	f04f 0900 	mov.w	r9, #0
 8009b2e:	07eb      	lsls	r3, r5, #31
 8009b30:	d50a      	bpl.n	8009b48 <__pow5mult+0x58>
 8009b32:	4639      	mov	r1, r7
 8009b34:	4622      	mov	r2, r4
 8009b36:	4630      	mov	r0, r6
 8009b38:	f7ff ff32 	bl	80099a0 <__multiply>
 8009b3c:	4680      	mov	r8, r0
 8009b3e:	4639      	mov	r1, r7
 8009b40:	4630      	mov	r0, r6
 8009b42:	f7ff fe7a 	bl	800983a <_Bfree>
 8009b46:	4647      	mov	r7, r8
 8009b48:	106d      	asrs	r5, r5, #1
 8009b4a:	d00b      	beq.n	8009b64 <__pow5mult+0x74>
 8009b4c:	6820      	ldr	r0, [r4, #0]
 8009b4e:	b938      	cbnz	r0, 8009b60 <__pow5mult+0x70>
 8009b50:	4622      	mov	r2, r4
 8009b52:	4621      	mov	r1, r4
 8009b54:	4630      	mov	r0, r6
 8009b56:	f7ff ff23 	bl	80099a0 <__multiply>
 8009b5a:	6020      	str	r0, [r4, #0]
 8009b5c:	f8c0 9000 	str.w	r9, [r0]
 8009b60:	4604      	mov	r4, r0
 8009b62:	e7e4      	b.n	8009b2e <__pow5mult+0x3e>
 8009b64:	4638      	mov	r0, r7
 8009b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b6a:	bf00      	nop
 8009b6c:	0800c968 	.word	0x0800c968

08009b70 <__lshift>:
 8009b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b74:	460c      	mov	r4, r1
 8009b76:	4607      	mov	r7, r0
 8009b78:	4691      	mov	r9, r2
 8009b7a:	6923      	ldr	r3, [r4, #16]
 8009b7c:	6849      	ldr	r1, [r1, #4]
 8009b7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b82:	68a3      	ldr	r3, [r4, #8]
 8009b84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b88:	f108 0601 	add.w	r6, r8, #1
 8009b8c:	42b3      	cmp	r3, r6
 8009b8e:	db0b      	blt.n	8009ba8 <__lshift+0x38>
 8009b90:	4638      	mov	r0, r7
 8009b92:	f7ff fe2d 	bl	80097f0 <_Balloc>
 8009b96:	4605      	mov	r5, r0
 8009b98:	b948      	cbnz	r0, 8009bae <__lshift+0x3e>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009ba0:	4b29      	ldr	r3, [pc, #164]	; (8009c48 <__lshift+0xd8>)
 8009ba2:	482a      	ldr	r0, [pc, #168]	; (8009c4c <__lshift+0xdc>)
 8009ba4:	f001 f95a 	bl	800ae5c <__assert_func>
 8009ba8:	3101      	adds	r1, #1
 8009baa:	005b      	lsls	r3, r3, #1
 8009bac:	e7ee      	b.n	8009b8c <__lshift+0x1c>
 8009bae:	2300      	movs	r3, #0
 8009bb0:	f100 0114 	add.w	r1, r0, #20
 8009bb4:	f100 0210 	add.w	r2, r0, #16
 8009bb8:	4618      	mov	r0, r3
 8009bba:	4553      	cmp	r3, sl
 8009bbc:	db37      	blt.n	8009c2e <__lshift+0xbe>
 8009bbe:	6920      	ldr	r0, [r4, #16]
 8009bc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bc4:	f104 0314 	add.w	r3, r4, #20
 8009bc8:	f019 091f 	ands.w	r9, r9, #31
 8009bcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009bd0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009bd4:	d02f      	beq.n	8009c36 <__lshift+0xc6>
 8009bd6:	468a      	mov	sl, r1
 8009bd8:	f04f 0c00 	mov.w	ip, #0
 8009bdc:	f1c9 0e20 	rsb	lr, r9, #32
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	fa02 f209 	lsl.w	r2, r2, r9
 8009be6:	ea42 020c 	orr.w	r2, r2, ip
 8009bea:	f84a 2b04 	str.w	r2, [sl], #4
 8009bee:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bf2:	4298      	cmp	r0, r3
 8009bf4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009bf8:	d8f2      	bhi.n	8009be0 <__lshift+0x70>
 8009bfa:	1b03      	subs	r3, r0, r4
 8009bfc:	3b15      	subs	r3, #21
 8009bfe:	f023 0303 	bic.w	r3, r3, #3
 8009c02:	3304      	adds	r3, #4
 8009c04:	f104 0215 	add.w	r2, r4, #21
 8009c08:	4290      	cmp	r0, r2
 8009c0a:	bf38      	it	cc
 8009c0c:	2304      	movcc	r3, #4
 8009c0e:	f841 c003 	str.w	ip, [r1, r3]
 8009c12:	f1bc 0f00 	cmp.w	ip, #0
 8009c16:	d001      	beq.n	8009c1c <__lshift+0xac>
 8009c18:	f108 0602 	add.w	r6, r8, #2
 8009c1c:	3e01      	subs	r6, #1
 8009c1e:	4638      	mov	r0, r7
 8009c20:	4621      	mov	r1, r4
 8009c22:	612e      	str	r6, [r5, #16]
 8009c24:	f7ff fe09 	bl	800983a <_Bfree>
 8009c28:	4628      	mov	r0, r5
 8009c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c32:	3301      	adds	r3, #1
 8009c34:	e7c1      	b.n	8009bba <__lshift+0x4a>
 8009c36:	3904      	subs	r1, #4
 8009c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c3c:	4298      	cmp	r0, r3
 8009c3e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c42:	d8f9      	bhi.n	8009c38 <__lshift+0xc8>
 8009c44:	e7ea      	b.n	8009c1c <__lshift+0xac>
 8009c46:	bf00      	nop
 8009c48:	0800c7ad 	.word	0x0800c7ad
 8009c4c:	0800c819 	.word	0x0800c819

08009c50 <__mcmp>:
 8009c50:	4603      	mov	r3, r0
 8009c52:	690a      	ldr	r2, [r1, #16]
 8009c54:	6900      	ldr	r0, [r0, #16]
 8009c56:	b530      	push	{r4, r5, lr}
 8009c58:	1a80      	subs	r0, r0, r2
 8009c5a:	d10d      	bne.n	8009c78 <__mcmp+0x28>
 8009c5c:	3314      	adds	r3, #20
 8009c5e:	3114      	adds	r1, #20
 8009c60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c70:	4295      	cmp	r5, r2
 8009c72:	d002      	beq.n	8009c7a <__mcmp+0x2a>
 8009c74:	d304      	bcc.n	8009c80 <__mcmp+0x30>
 8009c76:	2001      	movs	r0, #1
 8009c78:	bd30      	pop	{r4, r5, pc}
 8009c7a:	42a3      	cmp	r3, r4
 8009c7c:	d3f4      	bcc.n	8009c68 <__mcmp+0x18>
 8009c7e:	e7fb      	b.n	8009c78 <__mcmp+0x28>
 8009c80:	f04f 30ff 	mov.w	r0, #4294967295
 8009c84:	e7f8      	b.n	8009c78 <__mcmp+0x28>
	...

08009c88 <__mdiff>:
 8009c88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c8c:	460d      	mov	r5, r1
 8009c8e:	4607      	mov	r7, r0
 8009c90:	4611      	mov	r1, r2
 8009c92:	4628      	mov	r0, r5
 8009c94:	4614      	mov	r4, r2
 8009c96:	f7ff ffdb 	bl	8009c50 <__mcmp>
 8009c9a:	1e06      	subs	r6, r0, #0
 8009c9c:	d111      	bne.n	8009cc2 <__mdiff+0x3a>
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4638      	mov	r0, r7
 8009ca2:	f7ff fda5 	bl	80097f0 <_Balloc>
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	b928      	cbnz	r0, 8009cb6 <__mdiff+0x2e>
 8009caa:	f240 2132 	movw	r1, #562	; 0x232
 8009cae:	4b3a      	ldr	r3, [pc, #232]	; (8009d98 <__mdiff+0x110>)
 8009cb0:	483a      	ldr	r0, [pc, #232]	; (8009d9c <__mdiff+0x114>)
 8009cb2:	f001 f8d3 	bl	800ae5c <__assert_func>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009cbc:	4610      	mov	r0, r2
 8009cbe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cc2:	bfa4      	itt	ge
 8009cc4:	4623      	movge	r3, r4
 8009cc6:	462c      	movge	r4, r5
 8009cc8:	4638      	mov	r0, r7
 8009cca:	6861      	ldr	r1, [r4, #4]
 8009ccc:	bfa6      	itte	ge
 8009cce:	461d      	movge	r5, r3
 8009cd0:	2600      	movge	r6, #0
 8009cd2:	2601      	movlt	r6, #1
 8009cd4:	f7ff fd8c 	bl	80097f0 <_Balloc>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	b918      	cbnz	r0, 8009ce4 <__mdiff+0x5c>
 8009cdc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009ce0:	4b2d      	ldr	r3, [pc, #180]	; (8009d98 <__mdiff+0x110>)
 8009ce2:	e7e5      	b.n	8009cb0 <__mdiff+0x28>
 8009ce4:	f102 0814 	add.w	r8, r2, #20
 8009ce8:	46c2      	mov	sl, r8
 8009cea:	f04f 0c00 	mov.w	ip, #0
 8009cee:	6927      	ldr	r7, [r4, #16]
 8009cf0:	60c6      	str	r6, [r0, #12]
 8009cf2:	692e      	ldr	r6, [r5, #16]
 8009cf4:	f104 0014 	add.w	r0, r4, #20
 8009cf8:	f105 0914 	add.w	r9, r5, #20
 8009cfc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009d00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d04:	3410      	adds	r4, #16
 8009d06:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009d0a:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d0e:	fa1f f18b 	uxth.w	r1, fp
 8009d12:	448c      	add	ip, r1
 8009d14:	b299      	uxth	r1, r3
 8009d16:	0c1b      	lsrs	r3, r3, #16
 8009d18:	ebac 0101 	sub.w	r1, ip, r1
 8009d1c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d20:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009d24:	b289      	uxth	r1, r1
 8009d26:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009d2a:	454e      	cmp	r6, r9
 8009d2c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009d30:	f84a 3b04 	str.w	r3, [sl], #4
 8009d34:	d8e7      	bhi.n	8009d06 <__mdiff+0x7e>
 8009d36:	1b73      	subs	r3, r6, r5
 8009d38:	3b15      	subs	r3, #21
 8009d3a:	f023 0303 	bic.w	r3, r3, #3
 8009d3e:	3515      	adds	r5, #21
 8009d40:	3304      	adds	r3, #4
 8009d42:	42ae      	cmp	r6, r5
 8009d44:	bf38      	it	cc
 8009d46:	2304      	movcc	r3, #4
 8009d48:	4418      	add	r0, r3
 8009d4a:	4443      	add	r3, r8
 8009d4c:	461e      	mov	r6, r3
 8009d4e:	4605      	mov	r5, r0
 8009d50:	4575      	cmp	r5, lr
 8009d52:	d30e      	bcc.n	8009d72 <__mdiff+0xea>
 8009d54:	f10e 0103 	add.w	r1, lr, #3
 8009d58:	1a09      	subs	r1, r1, r0
 8009d5a:	f021 0103 	bic.w	r1, r1, #3
 8009d5e:	3803      	subs	r0, #3
 8009d60:	4586      	cmp	lr, r0
 8009d62:	bf38      	it	cc
 8009d64:	2100      	movcc	r1, #0
 8009d66:	4419      	add	r1, r3
 8009d68:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009d6c:	b18b      	cbz	r3, 8009d92 <__mdiff+0x10a>
 8009d6e:	6117      	str	r7, [r2, #16]
 8009d70:	e7a4      	b.n	8009cbc <__mdiff+0x34>
 8009d72:	f855 8b04 	ldr.w	r8, [r5], #4
 8009d76:	fa1f f188 	uxth.w	r1, r8
 8009d7a:	4461      	add	r1, ip
 8009d7c:	140c      	asrs	r4, r1, #16
 8009d7e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009d82:	b289      	uxth	r1, r1
 8009d84:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009d88:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009d8c:	f846 1b04 	str.w	r1, [r6], #4
 8009d90:	e7de      	b.n	8009d50 <__mdiff+0xc8>
 8009d92:	3f01      	subs	r7, #1
 8009d94:	e7e8      	b.n	8009d68 <__mdiff+0xe0>
 8009d96:	bf00      	nop
 8009d98:	0800c7ad 	.word	0x0800c7ad
 8009d9c:	0800c819 	.word	0x0800c819

08009da0 <__d2b>:
 8009da0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009da4:	2101      	movs	r1, #1
 8009da6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009daa:	4690      	mov	r8, r2
 8009dac:	461d      	mov	r5, r3
 8009dae:	f7ff fd1f 	bl	80097f0 <_Balloc>
 8009db2:	4604      	mov	r4, r0
 8009db4:	b930      	cbnz	r0, 8009dc4 <__d2b+0x24>
 8009db6:	4602      	mov	r2, r0
 8009db8:	f240 310a 	movw	r1, #778	; 0x30a
 8009dbc:	4b24      	ldr	r3, [pc, #144]	; (8009e50 <__d2b+0xb0>)
 8009dbe:	4825      	ldr	r0, [pc, #148]	; (8009e54 <__d2b+0xb4>)
 8009dc0:	f001 f84c 	bl	800ae5c <__assert_func>
 8009dc4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009dc8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009dcc:	bb2d      	cbnz	r5, 8009e1a <__d2b+0x7a>
 8009dce:	9301      	str	r3, [sp, #4]
 8009dd0:	f1b8 0300 	subs.w	r3, r8, #0
 8009dd4:	d026      	beq.n	8009e24 <__d2b+0x84>
 8009dd6:	4668      	mov	r0, sp
 8009dd8:	9300      	str	r3, [sp, #0]
 8009dda:	f7ff fd9d 	bl	8009918 <__lo0bits>
 8009dde:	9900      	ldr	r1, [sp, #0]
 8009de0:	b1f0      	cbz	r0, 8009e20 <__d2b+0x80>
 8009de2:	9a01      	ldr	r2, [sp, #4]
 8009de4:	f1c0 0320 	rsb	r3, r0, #32
 8009de8:	fa02 f303 	lsl.w	r3, r2, r3
 8009dec:	430b      	orrs	r3, r1
 8009dee:	40c2      	lsrs	r2, r0
 8009df0:	6163      	str	r3, [r4, #20]
 8009df2:	9201      	str	r2, [sp, #4]
 8009df4:	9b01      	ldr	r3, [sp, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	bf14      	ite	ne
 8009dfa:	2102      	movne	r1, #2
 8009dfc:	2101      	moveq	r1, #1
 8009dfe:	61a3      	str	r3, [r4, #24]
 8009e00:	6121      	str	r1, [r4, #16]
 8009e02:	b1c5      	cbz	r5, 8009e36 <__d2b+0x96>
 8009e04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e08:	4405      	add	r5, r0
 8009e0a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009e0e:	603d      	str	r5, [r7, #0]
 8009e10:	6030      	str	r0, [r6, #0]
 8009e12:	4620      	mov	r0, r4
 8009e14:	b002      	add	sp, #8
 8009e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009e1e:	e7d6      	b.n	8009dce <__d2b+0x2e>
 8009e20:	6161      	str	r1, [r4, #20]
 8009e22:	e7e7      	b.n	8009df4 <__d2b+0x54>
 8009e24:	a801      	add	r0, sp, #4
 8009e26:	f7ff fd77 	bl	8009918 <__lo0bits>
 8009e2a:	2101      	movs	r1, #1
 8009e2c:	9b01      	ldr	r3, [sp, #4]
 8009e2e:	6121      	str	r1, [r4, #16]
 8009e30:	6163      	str	r3, [r4, #20]
 8009e32:	3020      	adds	r0, #32
 8009e34:	e7e5      	b.n	8009e02 <__d2b+0x62>
 8009e36:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009e3a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009e3e:	6038      	str	r0, [r7, #0]
 8009e40:	6918      	ldr	r0, [r3, #16]
 8009e42:	f7ff fd49 	bl	80098d8 <__hi0bits>
 8009e46:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009e4a:	6031      	str	r1, [r6, #0]
 8009e4c:	e7e1      	b.n	8009e12 <__d2b+0x72>
 8009e4e:	bf00      	nop
 8009e50:	0800c7ad 	.word	0x0800c7ad
 8009e54:	0800c819 	.word	0x0800c819

08009e58 <_realloc_r>:
 8009e58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e5c:	460c      	mov	r4, r1
 8009e5e:	4681      	mov	r9, r0
 8009e60:	4611      	mov	r1, r2
 8009e62:	b924      	cbnz	r4, 8009e6e <_realloc_r+0x16>
 8009e64:	b003      	add	sp, #12
 8009e66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e6a:	f7fb ba2b 	b.w	80052c4 <_malloc_r>
 8009e6e:	9201      	str	r2, [sp, #4]
 8009e70:	f7fb fc6c 	bl	800574c <__malloc_lock>
 8009e74:	9901      	ldr	r1, [sp, #4]
 8009e76:	f101 080b 	add.w	r8, r1, #11
 8009e7a:	f1b8 0f16 	cmp.w	r8, #22
 8009e7e:	d90b      	bls.n	8009e98 <_realloc_r+0x40>
 8009e80:	f038 0807 	bics.w	r8, r8, #7
 8009e84:	d50a      	bpl.n	8009e9c <_realloc_r+0x44>
 8009e86:	230c      	movs	r3, #12
 8009e88:	f04f 0b00 	mov.w	fp, #0
 8009e8c:	f8c9 3000 	str.w	r3, [r9]
 8009e90:	4658      	mov	r0, fp
 8009e92:	b003      	add	sp, #12
 8009e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e98:	f04f 0810 	mov.w	r8, #16
 8009e9c:	4588      	cmp	r8, r1
 8009e9e:	d3f2      	bcc.n	8009e86 <_realloc_r+0x2e>
 8009ea0:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009ea4:	f1a4 0a08 	sub.w	sl, r4, #8
 8009ea8:	f025 0603 	bic.w	r6, r5, #3
 8009eac:	45b0      	cmp	r8, r6
 8009eae:	f340 8171 	ble.w	800a194 <_realloc_r+0x33c>
 8009eb2:	4a9c      	ldr	r2, [pc, #624]	; (800a124 <_realloc_r+0x2cc>)
 8009eb4:	eb0a 0306 	add.w	r3, sl, r6
 8009eb8:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8009ebc:	685a      	ldr	r2, [r3, #4]
 8009ebe:	459c      	cmp	ip, r3
 8009ec0:	d005      	beq.n	8009ece <_realloc_r+0x76>
 8009ec2:	f022 0001 	bic.w	r0, r2, #1
 8009ec6:	4418      	add	r0, r3
 8009ec8:	6840      	ldr	r0, [r0, #4]
 8009eca:	07c7      	lsls	r7, r0, #31
 8009ecc:	d427      	bmi.n	8009f1e <_realloc_r+0xc6>
 8009ece:	f022 0203 	bic.w	r2, r2, #3
 8009ed2:	459c      	cmp	ip, r3
 8009ed4:	eb06 0702 	add.w	r7, r6, r2
 8009ed8:	d119      	bne.n	8009f0e <_realloc_r+0xb6>
 8009eda:	f108 0010 	add.w	r0, r8, #16
 8009ede:	42b8      	cmp	r0, r7
 8009ee0:	dc1f      	bgt.n	8009f22 <_realloc_r+0xca>
 8009ee2:	4a90      	ldr	r2, [pc, #576]	; (800a124 <_realloc_r+0x2cc>)
 8009ee4:	eba7 0708 	sub.w	r7, r7, r8
 8009ee8:	eb0a 0308 	add.w	r3, sl, r8
 8009eec:	f047 0701 	orr.w	r7, r7, #1
 8009ef0:	6093      	str	r3, [r2, #8]
 8009ef2:	605f      	str	r7, [r3, #4]
 8009ef4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009ef8:	4648      	mov	r0, r9
 8009efa:	f003 0301 	and.w	r3, r3, #1
 8009efe:	ea43 0308 	orr.w	r3, r3, r8
 8009f02:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f06:	f7fb fc27 	bl	8005758 <__malloc_unlock>
 8009f0a:	46a3      	mov	fp, r4
 8009f0c:	e7c0      	b.n	8009e90 <_realloc_r+0x38>
 8009f0e:	45b8      	cmp	r8, r7
 8009f10:	dc07      	bgt.n	8009f22 <_realloc_r+0xca>
 8009f12:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009f16:	60da      	str	r2, [r3, #12]
 8009f18:	6093      	str	r3, [r2, #8]
 8009f1a:	4655      	mov	r5, sl
 8009f1c:	e080      	b.n	800a020 <_realloc_r+0x1c8>
 8009f1e:	2200      	movs	r2, #0
 8009f20:	4613      	mov	r3, r2
 8009f22:	07e8      	lsls	r0, r5, #31
 8009f24:	f100 80e8 	bmi.w	800a0f8 <_realloc_r+0x2a0>
 8009f28:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009f2c:	ebaa 0505 	sub.w	r5, sl, r5
 8009f30:	6868      	ldr	r0, [r5, #4]
 8009f32:	f020 0003 	bic.w	r0, r0, #3
 8009f36:	eb00 0b06 	add.w	fp, r0, r6
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f000 80a7 	beq.w	800a08e <_realloc_r+0x236>
 8009f40:	459c      	cmp	ip, r3
 8009f42:	eb02 070b 	add.w	r7, r2, fp
 8009f46:	d14b      	bne.n	8009fe0 <_realloc_r+0x188>
 8009f48:	f108 0310 	add.w	r3, r8, #16
 8009f4c:	42bb      	cmp	r3, r7
 8009f4e:	f300 809e 	bgt.w	800a08e <_realloc_r+0x236>
 8009f52:	46ab      	mov	fp, r5
 8009f54:	68eb      	ldr	r3, [r5, #12]
 8009f56:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009f5a:	60d3      	str	r3, [r2, #12]
 8009f5c:	609a      	str	r2, [r3, #8]
 8009f5e:	1f32      	subs	r2, r6, #4
 8009f60:	2a24      	cmp	r2, #36	; 0x24
 8009f62:	d838      	bhi.n	8009fd6 <_realloc_r+0x17e>
 8009f64:	2a13      	cmp	r2, #19
 8009f66:	d934      	bls.n	8009fd2 <_realloc_r+0x17a>
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	2a1b      	cmp	r2, #27
 8009f6c:	60ab      	str	r3, [r5, #8]
 8009f6e:	6863      	ldr	r3, [r4, #4]
 8009f70:	60eb      	str	r3, [r5, #12]
 8009f72:	d81b      	bhi.n	8009fac <_realloc_r+0x154>
 8009f74:	3408      	adds	r4, #8
 8009f76:	f105 0310 	add.w	r3, r5, #16
 8009f7a:	6822      	ldr	r2, [r4, #0]
 8009f7c:	601a      	str	r2, [r3, #0]
 8009f7e:	6862      	ldr	r2, [r4, #4]
 8009f80:	605a      	str	r2, [r3, #4]
 8009f82:	68a2      	ldr	r2, [r4, #8]
 8009f84:	609a      	str	r2, [r3, #8]
 8009f86:	4a67      	ldr	r2, [pc, #412]	; (800a124 <_realloc_r+0x2cc>)
 8009f88:	eba7 0708 	sub.w	r7, r7, r8
 8009f8c:	eb05 0308 	add.w	r3, r5, r8
 8009f90:	f047 0701 	orr.w	r7, r7, #1
 8009f94:	6093      	str	r3, [r2, #8]
 8009f96:	605f      	str	r7, [r3, #4]
 8009f98:	686b      	ldr	r3, [r5, #4]
 8009f9a:	f003 0301 	and.w	r3, r3, #1
 8009f9e:	ea43 0308 	orr.w	r3, r3, r8
 8009fa2:	606b      	str	r3, [r5, #4]
 8009fa4:	4648      	mov	r0, r9
 8009fa6:	f7fb fbd7 	bl	8005758 <__malloc_unlock>
 8009faa:	e771      	b.n	8009e90 <_realloc_r+0x38>
 8009fac:	68a3      	ldr	r3, [r4, #8]
 8009fae:	2a24      	cmp	r2, #36	; 0x24
 8009fb0:	612b      	str	r3, [r5, #16]
 8009fb2:	68e3      	ldr	r3, [r4, #12]
 8009fb4:	bf18      	it	ne
 8009fb6:	3410      	addne	r4, #16
 8009fb8:	616b      	str	r3, [r5, #20]
 8009fba:	bf09      	itett	eq
 8009fbc:	6923      	ldreq	r3, [r4, #16]
 8009fbe:	f105 0318 	addne.w	r3, r5, #24
 8009fc2:	61ab      	streq	r3, [r5, #24]
 8009fc4:	6962      	ldreq	r2, [r4, #20]
 8009fc6:	bf02      	ittt	eq
 8009fc8:	f105 0320 	addeq.w	r3, r5, #32
 8009fcc:	61ea      	streq	r2, [r5, #28]
 8009fce:	3418      	addeq	r4, #24
 8009fd0:	e7d3      	b.n	8009f7a <_realloc_r+0x122>
 8009fd2:	465b      	mov	r3, fp
 8009fd4:	e7d1      	b.n	8009f7a <_realloc_r+0x122>
 8009fd6:	4621      	mov	r1, r4
 8009fd8:	4658      	mov	r0, fp
 8009fda:	f7ff fbef 	bl	80097bc <memmove>
 8009fde:	e7d2      	b.n	8009f86 <_realloc_r+0x12e>
 8009fe0:	45b8      	cmp	r8, r7
 8009fe2:	dc54      	bgt.n	800a08e <_realloc_r+0x236>
 8009fe4:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009fe8:	4628      	mov	r0, r5
 8009fea:	60da      	str	r2, [r3, #12]
 8009fec:	6093      	str	r3, [r2, #8]
 8009fee:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009ff2:	68eb      	ldr	r3, [r5, #12]
 8009ff4:	60d3      	str	r3, [r2, #12]
 8009ff6:	609a      	str	r2, [r3, #8]
 8009ff8:	1f32      	subs	r2, r6, #4
 8009ffa:	2a24      	cmp	r2, #36	; 0x24
 8009ffc:	d843      	bhi.n	800a086 <_realloc_r+0x22e>
 8009ffe:	2a13      	cmp	r2, #19
 800a000:	d908      	bls.n	800a014 <_realloc_r+0x1bc>
 800a002:	6823      	ldr	r3, [r4, #0]
 800a004:	2a1b      	cmp	r2, #27
 800a006:	60ab      	str	r3, [r5, #8]
 800a008:	6863      	ldr	r3, [r4, #4]
 800a00a:	60eb      	str	r3, [r5, #12]
 800a00c:	d828      	bhi.n	800a060 <_realloc_r+0x208>
 800a00e:	3408      	adds	r4, #8
 800a010:	f105 0010 	add.w	r0, r5, #16
 800a014:	6823      	ldr	r3, [r4, #0]
 800a016:	6003      	str	r3, [r0, #0]
 800a018:	6863      	ldr	r3, [r4, #4]
 800a01a:	6043      	str	r3, [r0, #4]
 800a01c:	68a3      	ldr	r3, [r4, #8]
 800a01e:	6083      	str	r3, [r0, #8]
 800a020:	686b      	ldr	r3, [r5, #4]
 800a022:	eba7 0008 	sub.w	r0, r7, r8
 800a026:	280f      	cmp	r0, #15
 800a028:	f003 0301 	and.w	r3, r3, #1
 800a02c:	eb05 0207 	add.w	r2, r5, r7
 800a030:	f240 80b2 	bls.w	800a198 <_realloc_r+0x340>
 800a034:	eb05 0108 	add.w	r1, r5, r8
 800a038:	ea48 0303 	orr.w	r3, r8, r3
 800a03c:	f040 0001 	orr.w	r0, r0, #1
 800a040:	606b      	str	r3, [r5, #4]
 800a042:	6048      	str	r0, [r1, #4]
 800a044:	6853      	ldr	r3, [r2, #4]
 800a046:	4648      	mov	r0, r9
 800a048:	f043 0301 	orr.w	r3, r3, #1
 800a04c:	6053      	str	r3, [r2, #4]
 800a04e:	3108      	adds	r1, #8
 800a050:	f7ff f8fc 	bl	800924c <_free_r>
 800a054:	4648      	mov	r0, r9
 800a056:	f7fb fb7f 	bl	8005758 <__malloc_unlock>
 800a05a:	f105 0b08 	add.w	fp, r5, #8
 800a05e:	e717      	b.n	8009e90 <_realloc_r+0x38>
 800a060:	68a3      	ldr	r3, [r4, #8]
 800a062:	2a24      	cmp	r2, #36	; 0x24
 800a064:	612b      	str	r3, [r5, #16]
 800a066:	68e3      	ldr	r3, [r4, #12]
 800a068:	bf18      	it	ne
 800a06a:	f105 0018 	addne.w	r0, r5, #24
 800a06e:	616b      	str	r3, [r5, #20]
 800a070:	bf09      	itett	eq
 800a072:	6923      	ldreq	r3, [r4, #16]
 800a074:	3410      	addne	r4, #16
 800a076:	61ab      	streq	r3, [r5, #24]
 800a078:	6963      	ldreq	r3, [r4, #20]
 800a07a:	bf02      	ittt	eq
 800a07c:	f105 0020 	addeq.w	r0, r5, #32
 800a080:	61eb      	streq	r3, [r5, #28]
 800a082:	3418      	addeq	r4, #24
 800a084:	e7c6      	b.n	800a014 <_realloc_r+0x1bc>
 800a086:	4621      	mov	r1, r4
 800a088:	f7ff fb98 	bl	80097bc <memmove>
 800a08c:	e7c8      	b.n	800a020 <_realloc_r+0x1c8>
 800a08e:	45d8      	cmp	r8, fp
 800a090:	dc32      	bgt.n	800a0f8 <_realloc_r+0x2a0>
 800a092:	4628      	mov	r0, r5
 800a094:	68eb      	ldr	r3, [r5, #12]
 800a096:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a09a:	60d3      	str	r3, [r2, #12]
 800a09c:	609a      	str	r2, [r3, #8]
 800a09e:	1f32      	subs	r2, r6, #4
 800a0a0:	2a24      	cmp	r2, #36	; 0x24
 800a0a2:	d825      	bhi.n	800a0f0 <_realloc_r+0x298>
 800a0a4:	2a13      	cmp	r2, #19
 800a0a6:	d908      	bls.n	800a0ba <_realloc_r+0x262>
 800a0a8:	6823      	ldr	r3, [r4, #0]
 800a0aa:	2a1b      	cmp	r2, #27
 800a0ac:	60ab      	str	r3, [r5, #8]
 800a0ae:	6863      	ldr	r3, [r4, #4]
 800a0b0:	60eb      	str	r3, [r5, #12]
 800a0b2:	d80a      	bhi.n	800a0ca <_realloc_r+0x272>
 800a0b4:	3408      	adds	r4, #8
 800a0b6:	f105 0010 	add.w	r0, r5, #16
 800a0ba:	6823      	ldr	r3, [r4, #0]
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	6863      	ldr	r3, [r4, #4]
 800a0c0:	6043      	str	r3, [r0, #4]
 800a0c2:	68a3      	ldr	r3, [r4, #8]
 800a0c4:	6083      	str	r3, [r0, #8]
 800a0c6:	465f      	mov	r7, fp
 800a0c8:	e7aa      	b.n	800a020 <_realloc_r+0x1c8>
 800a0ca:	68a3      	ldr	r3, [r4, #8]
 800a0cc:	2a24      	cmp	r2, #36	; 0x24
 800a0ce:	612b      	str	r3, [r5, #16]
 800a0d0:	68e3      	ldr	r3, [r4, #12]
 800a0d2:	bf18      	it	ne
 800a0d4:	f105 0018 	addne.w	r0, r5, #24
 800a0d8:	616b      	str	r3, [r5, #20]
 800a0da:	bf09      	itett	eq
 800a0dc:	6923      	ldreq	r3, [r4, #16]
 800a0de:	3410      	addne	r4, #16
 800a0e0:	61ab      	streq	r3, [r5, #24]
 800a0e2:	6963      	ldreq	r3, [r4, #20]
 800a0e4:	bf02      	ittt	eq
 800a0e6:	f105 0020 	addeq.w	r0, r5, #32
 800a0ea:	61eb      	streq	r3, [r5, #28]
 800a0ec:	3418      	addeq	r4, #24
 800a0ee:	e7e4      	b.n	800a0ba <_realloc_r+0x262>
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	f7ff fb63 	bl	80097bc <memmove>
 800a0f6:	e7e6      	b.n	800a0c6 <_realloc_r+0x26e>
 800a0f8:	4648      	mov	r0, r9
 800a0fa:	f7fb f8e3 	bl	80052c4 <_malloc_r>
 800a0fe:	4683      	mov	fp, r0
 800a100:	2800      	cmp	r0, #0
 800a102:	f43f af4f 	beq.w	8009fa4 <_realloc_r+0x14c>
 800a106:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a10a:	f1a0 0208 	sub.w	r2, r0, #8
 800a10e:	f023 0301 	bic.w	r3, r3, #1
 800a112:	4453      	add	r3, sl
 800a114:	4293      	cmp	r3, r2
 800a116:	d107      	bne.n	800a128 <_realloc_r+0x2d0>
 800a118:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a11c:	f027 0703 	bic.w	r7, r7, #3
 800a120:	4437      	add	r7, r6
 800a122:	e6fa      	b.n	8009f1a <_realloc_r+0xc2>
 800a124:	20000458 	.word	0x20000458
 800a128:	1f32      	subs	r2, r6, #4
 800a12a:	2a24      	cmp	r2, #36	; 0x24
 800a12c:	d82e      	bhi.n	800a18c <_realloc_r+0x334>
 800a12e:	2a13      	cmp	r2, #19
 800a130:	d929      	bls.n	800a186 <_realloc_r+0x32e>
 800a132:	6823      	ldr	r3, [r4, #0]
 800a134:	2a1b      	cmp	r2, #27
 800a136:	6003      	str	r3, [r0, #0]
 800a138:	6863      	ldr	r3, [r4, #4]
 800a13a:	6043      	str	r3, [r0, #4]
 800a13c:	d80e      	bhi.n	800a15c <_realloc_r+0x304>
 800a13e:	f104 0208 	add.w	r2, r4, #8
 800a142:	f100 0308 	add.w	r3, r0, #8
 800a146:	6811      	ldr	r1, [r2, #0]
 800a148:	6019      	str	r1, [r3, #0]
 800a14a:	6851      	ldr	r1, [r2, #4]
 800a14c:	6059      	str	r1, [r3, #4]
 800a14e:	6892      	ldr	r2, [r2, #8]
 800a150:	609a      	str	r2, [r3, #8]
 800a152:	4621      	mov	r1, r4
 800a154:	4648      	mov	r0, r9
 800a156:	f7ff f879 	bl	800924c <_free_r>
 800a15a:	e723      	b.n	8009fa4 <_realloc_r+0x14c>
 800a15c:	68a3      	ldr	r3, [r4, #8]
 800a15e:	2a24      	cmp	r2, #36	; 0x24
 800a160:	6083      	str	r3, [r0, #8]
 800a162:	68e3      	ldr	r3, [r4, #12]
 800a164:	bf18      	it	ne
 800a166:	f104 0210 	addne.w	r2, r4, #16
 800a16a:	60c3      	str	r3, [r0, #12]
 800a16c:	bf09      	itett	eq
 800a16e:	6923      	ldreq	r3, [r4, #16]
 800a170:	f100 0310 	addne.w	r3, r0, #16
 800a174:	6103      	streq	r3, [r0, #16]
 800a176:	6961      	ldreq	r1, [r4, #20]
 800a178:	bf02      	ittt	eq
 800a17a:	f104 0218 	addeq.w	r2, r4, #24
 800a17e:	f100 0318 	addeq.w	r3, r0, #24
 800a182:	6141      	streq	r1, [r0, #20]
 800a184:	e7df      	b.n	800a146 <_realloc_r+0x2ee>
 800a186:	4603      	mov	r3, r0
 800a188:	4622      	mov	r2, r4
 800a18a:	e7dc      	b.n	800a146 <_realloc_r+0x2ee>
 800a18c:	4621      	mov	r1, r4
 800a18e:	f7ff fb15 	bl	80097bc <memmove>
 800a192:	e7de      	b.n	800a152 <_realloc_r+0x2fa>
 800a194:	4637      	mov	r7, r6
 800a196:	e6c0      	b.n	8009f1a <_realloc_r+0xc2>
 800a198:	431f      	orrs	r7, r3
 800a19a:	606f      	str	r7, [r5, #4]
 800a19c:	6853      	ldr	r3, [r2, #4]
 800a19e:	f043 0301 	orr.w	r3, r3, #1
 800a1a2:	6053      	str	r3, [r2, #4]
 800a1a4:	e756      	b.n	800a054 <_realloc_r+0x1fc>
 800a1a6:	bf00      	nop

0800a1a8 <frexp>:
 800a1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1aa:	4617      	mov	r7, r2
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	603a      	str	r2, [r7, #0]
 800a1b0:	4a14      	ldr	r2, [pc, #80]	; (800a204 <frexp+0x5c>)
 800a1b2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a1b6:	4296      	cmp	r6, r2
 800a1b8:	4604      	mov	r4, r0
 800a1ba:	460d      	mov	r5, r1
 800a1bc:	460b      	mov	r3, r1
 800a1be:	dc1e      	bgt.n	800a1fe <frexp+0x56>
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	4332      	orrs	r2, r6
 800a1c4:	d01b      	beq.n	800a1fe <frexp+0x56>
 800a1c6:	4a10      	ldr	r2, [pc, #64]	; (800a208 <frexp+0x60>)
 800a1c8:	400a      	ands	r2, r1
 800a1ca:	b952      	cbnz	r2, 800a1e2 <frexp+0x3a>
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	4b0f      	ldr	r3, [pc, #60]	; (800a20c <frexp+0x64>)
 800a1d0:	f7f6 f982 	bl	80004d8 <__aeabi_dmul>
 800a1d4:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a1d8:	4604      	mov	r4, r0
 800a1da:	460b      	mov	r3, r1
 800a1dc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a1e0:	603a      	str	r2, [r7, #0]
 800a1e2:	683a      	ldr	r2, [r7, #0]
 800a1e4:	1536      	asrs	r6, r6, #20
 800a1e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a1ea:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a1ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a1f2:	4416      	add	r6, r2
 800a1f4:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a1f8:	603e      	str	r6, [r7, #0]
 800a1fa:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a1fe:	4620      	mov	r0, r4
 800a200:	4629      	mov	r1, r5
 800a202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a204:	7fefffff 	.word	0x7fefffff
 800a208:	7ff00000 	.word	0x7ff00000
 800a20c:	43500000 	.word	0x43500000

0800a210 <__sread>:
 800a210:	b510      	push	{r4, lr}
 800a212:	460c      	mov	r4, r1
 800a214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a218:	f000 ffa4 	bl	800b164 <_read_r>
 800a21c:	2800      	cmp	r0, #0
 800a21e:	bfab      	itete	ge
 800a220:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a222:	89a3      	ldrhlt	r3, [r4, #12]
 800a224:	181b      	addge	r3, r3, r0
 800a226:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a22a:	bfac      	ite	ge
 800a22c:	6523      	strge	r3, [r4, #80]	; 0x50
 800a22e:	81a3      	strhlt	r3, [r4, #12]
 800a230:	bd10      	pop	{r4, pc}

0800a232 <__swrite>:
 800a232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a236:	461f      	mov	r7, r3
 800a238:	898b      	ldrh	r3, [r1, #12]
 800a23a:	4605      	mov	r5, r0
 800a23c:	05db      	lsls	r3, r3, #23
 800a23e:	460c      	mov	r4, r1
 800a240:	4616      	mov	r6, r2
 800a242:	d505      	bpl.n	800a250 <__swrite+0x1e>
 800a244:	2302      	movs	r3, #2
 800a246:	2200      	movs	r2, #0
 800a248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a24c:	f000 ff66 	bl	800b11c <_lseek_r>
 800a250:	89a3      	ldrh	r3, [r4, #12]
 800a252:	4632      	mov	r2, r6
 800a254:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a258:	81a3      	strh	r3, [r4, #12]
 800a25a:	4628      	mov	r0, r5
 800a25c:	463b      	mov	r3, r7
 800a25e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a266:	f000 bda5 	b.w	800adb4 <_write_r>

0800a26a <__sseek>:
 800a26a:	b510      	push	{r4, lr}
 800a26c:	460c      	mov	r4, r1
 800a26e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a272:	f000 ff53 	bl	800b11c <_lseek_r>
 800a276:	1c43      	adds	r3, r0, #1
 800a278:	89a3      	ldrh	r3, [r4, #12]
 800a27a:	bf15      	itete	ne
 800a27c:	6520      	strne	r0, [r4, #80]	; 0x50
 800a27e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a282:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a286:	81a3      	strheq	r3, [r4, #12]
 800a288:	bf18      	it	ne
 800a28a:	81a3      	strhne	r3, [r4, #12]
 800a28c:	bd10      	pop	{r4, pc}

0800a28e <__sclose>:
 800a28e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a292:	f000 be37 	b.w	800af04 <_close_r>

0800a296 <strncpy>:
 800a296:	4603      	mov	r3, r0
 800a298:	b510      	push	{r4, lr}
 800a29a:	3901      	subs	r1, #1
 800a29c:	b132      	cbz	r2, 800a2ac <strncpy+0x16>
 800a29e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a2a2:	3a01      	subs	r2, #1
 800a2a4:	f803 4b01 	strb.w	r4, [r3], #1
 800a2a8:	2c00      	cmp	r4, #0
 800a2aa:	d1f7      	bne.n	800a29c <strncpy+0x6>
 800a2ac:	2100      	movs	r1, #0
 800a2ae:	441a      	add	r2, r3
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d100      	bne.n	800a2b6 <strncpy+0x20>
 800a2b4:	bd10      	pop	{r4, pc}
 800a2b6:	f803 1b01 	strb.w	r1, [r3], #1
 800a2ba:	e7f9      	b.n	800a2b0 <strncpy+0x1a>

0800a2bc <__ssprint_r>:
 800a2bc:	6893      	ldr	r3, [r2, #8]
 800a2be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c2:	4680      	mov	r8, r0
 800a2c4:	460c      	mov	r4, r1
 800a2c6:	4617      	mov	r7, r2
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d061      	beq.n	800a390 <__ssprint_r+0xd4>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	469b      	mov	fp, r3
 800a2d0:	f8d2 a000 	ldr.w	sl, [r2]
 800a2d4:	9301      	str	r3, [sp, #4]
 800a2d6:	f1bb 0f00 	cmp.w	fp, #0
 800a2da:	d02b      	beq.n	800a334 <__ssprint_r+0x78>
 800a2dc:	68a6      	ldr	r6, [r4, #8]
 800a2de:	455e      	cmp	r6, fp
 800a2e0:	d844      	bhi.n	800a36c <__ssprint_r+0xb0>
 800a2e2:	89a2      	ldrh	r2, [r4, #12]
 800a2e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a2e8:	d03e      	beq.n	800a368 <__ssprint_r+0xac>
 800a2ea:	6820      	ldr	r0, [r4, #0]
 800a2ec:	6921      	ldr	r1, [r4, #16]
 800a2ee:	6965      	ldr	r5, [r4, #20]
 800a2f0:	eba0 0901 	sub.w	r9, r0, r1
 800a2f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a2f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2fc:	f109 0001 	add.w	r0, r9, #1
 800a300:	106d      	asrs	r5, r5, #1
 800a302:	4458      	add	r0, fp
 800a304:	4285      	cmp	r5, r0
 800a306:	bf38      	it	cc
 800a308:	4605      	movcc	r5, r0
 800a30a:	0553      	lsls	r3, r2, #21
 800a30c:	d545      	bpl.n	800a39a <__ssprint_r+0xde>
 800a30e:	4629      	mov	r1, r5
 800a310:	4640      	mov	r0, r8
 800a312:	f7fa ffd7 	bl	80052c4 <_malloc_r>
 800a316:	4606      	mov	r6, r0
 800a318:	b9a0      	cbnz	r0, 800a344 <__ssprint_r+0x88>
 800a31a:	230c      	movs	r3, #12
 800a31c:	f8c8 3000 	str.w	r3, [r8]
 800a320:	89a3      	ldrh	r3, [r4, #12]
 800a322:	f04f 30ff 	mov.w	r0, #4294967295
 800a326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a32a:	81a3      	strh	r3, [r4, #12]
 800a32c:	2300      	movs	r3, #0
 800a32e:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a332:	e02f      	b.n	800a394 <__ssprint_r+0xd8>
 800a334:	f8da 3000 	ldr.w	r3, [sl]
 800a338:	f8da b004 	ldr.w	fp, [sl, #4]
 800a33c:	9301      	str	r3, [sp, #4]
 800a33e:	f10a 0a08 	add.w	sl, sl, #8
 800a342:	e7c8      	b.n	800a2d6 <__ssprint_r+0x1a>
 800a344:	464a      	mov	r2, r9
 800a346:	6921      	ldr	r1, [r4, #16]
 800a348:	f7ff fa2a 	bl	80097a0 <memcpy>
 800a34c:	89a2      	ldrh	r2, [r4, #12]
 800a34e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a352:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a356:	81a2      	strh	r2, [r4, #12]
 800a358:	6126      	str	r6, [r4, #16]
 800a35a:	444e      	add	r6, r9
 800a35c:	6026      	str	r6, [r4, #0]
 800a35e:	465e      	mov	r6, fp
 800a360:	6165      	str	r5, [r4, #20]
 800a362:	eba5 0509 	sub.w	r5, r5, r9
 800a366:	60a5      	str	r5, [r4, #8]
 800a368:	455e      	cmp	r6, fp
 800a36a:	d900      	bls.n	800a36e <__ssprint_r+0xb2>
 800a36c:	465e      	mov	r6, fp
 800a36e:	4632      	mov	r2, r6
 800a370:	9901      	ldr	r1, [sp, #4]
 800a372:	6820      	ldr	r0, [r4, #0]
 800a374:	f7ff fa22 	bl	80097bc <memmove>
 800a378:	68a2      	ldr	r2, [r4, #8]
 800a37a:	1b92      	subs	r2, r2, r6
 800a37c:	60a2      	str	r2, [r4, #8]
 800a37e:	6822      	ldr	r2, [r4, #0]
 800a380:	4432      	add	r2, r6
 800a382:	6022      	str	r2, [r4, #0]
 800a384:	68ba      	ldr	r2, [r7, #8]
 800a386:	eba2 030b 	sub.w	r3, r2, fp
 800a38a:	60bb      	str	r3, [r7, #8]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d1d1      	bne.n	800a334 <__ssprint_r+0x78>
 800a390:	2000      	movs	r0, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	b003      	add	sp, #12
 800a396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a39a:	462a      	mov	r2, r5
 800a39c:	4640      	mov	r0, r8
 800a39e:	f7ff fd5b 	bl	8009e58 <_realloc_r>
 800a3a2:	4606      	mov	r6, r0
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d1d7      	bne.n	800a358 <__ssprint_r+0x9c>
 800a3a8:	4640      	mov	r0, r8
 800a3aa:	6921      	ldr	r1, [r4, #16]
 800a3ac:	f7fe ff4e 	bl	800924c <_free_r>
 800a3b0:	e7b3      	b.n	800a31a <__ssprint_r+0x5e>

0800a3b2 <__sprint_r>:
 800a3b2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b6:	6893      	ldr	r3, [r2, #8]
 800a3b8:	4680      	mov	r8, r0
 800a3ba:	460f      	mov	r7, r1
 800a3bc:	4614      	mov	r4, r2
 800a3be:	b91b      	cbnz	r3, 800a3c8 <__sprint_r+0x16>
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	6053      	str	r3, [r2, #4]
 800a3c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a3ca:	049d      	lsls	r5, r3, #18
 800a3cc:	d520      	bpl.n	800a410 <__sprint_r+0x5e>
 800a3ce:	6815      	ldr	r5, [r2, #0]
 800a3d0:	3508      	adds	r5, #8
 800a3d2:	f04f 0900 	mov.w	r9, #0
 800a3d6:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800a3da:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800a3de:	45ca      	cmp	sl, r9
 800a3e0:	dc0b      	bgt.n	800a3fa <__sprint_r+0x48>
 800a3e2:	68a0      	ldr	r0, [r4, #8]
 800a3e4:	f026 0603 	bic.w	r6, r6, #3
 800a3e8:	1b80      	subs	r0, r0, r6
 800a3ea:	60a0      	str	r0, [r4, #8]
 800a3ec:	3508      	adds	r5, #8
 800a3ee:	2800      	cmp	r0, #0
 800a3f0:	d1ef      	bne.n	800a3d2 <__sprint_r+0x20>
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800a3f8:	e7e4      	b.n	800a3c4 <__sprint_r+0x12>
 800a3fa:	463a      	mov	r2, r7
 800a3fc:	4640      	mov	r0, r8
 800a3fe:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800a402:	f000 fe3a 	bl	800b07a <_fputwc_r>
 800a406:	1c43      	adds	r3, r0, #1
 800a408:	d0f3      	beq.n	800a3f2 <__sprint_r+0x40>
 800a40a:	f109 0901 	add.w	r9, r9, #1
 800a40e:	e7e6      	b.n	800a3de <__sprint_r+0x2c>
 800a410:	f7fe ffdc 	bl	80093cc <__sfvwrite_r>
 800a414:	e7ed      	b.n	800a3f2 <__sprint_r+0x40>
	...

0800a418 <_vfiprintf_r>:
 800a418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a41c:	b0bb      	sub	sp, #236	; 0xec
 800a41e:	460f      	mov	r7, r1
 800a420:	461d      	mov	r5, r3
 800a422:	461c      	mov	r4, r3
 800a424:	4681      	mov	r9, r0
 800a426:	9202      	str	r2, [sp, #8]
 800a428:	b118      	cbz	r0, 800a432 <_vfiprintf_r+0x1a>
 800a42a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a42c:	b90b      	cbnz	r3, 800a432 <_vfiprintf_r+0x1a>
 800a42e:	f7fe fe7d 	bl	800912c <__sinit>
 800a432:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a434:	07d8      	lsls	r0, r3, #31
 800a436:	d405      	bmi.n	800a444 <_vfiprintf_r+0x2c>
 800a438:	89bb      	ldrh	r3, [r7, #12]
 800a43a:	0599      	lsls	r1, r3, #22
 800a43c:	d402      	bmi.n	800a444 <_vfiprintf_r+0x2c>
 800a43e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a440:	f7ff f932 	bl	80096a8 <__retarget_lock_acquire_recursive>
 800a444:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a448:	049a      	lsls	r2, r3, #18
 800a44a:	d406      	bmi.n	800a45a <_vfiprintf_r+0x42>
 800a44c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a450:	81bb      	strh	r3, [r7, #12]
 800a452:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a454:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a458:	667b      	str	r3, [r7, #100]	; 0x64
 800a45a:	89bb      	ldrh	r3, [r7, #12]
 800a45c:	071e      	lsls	r6, r3, #28
 800a45e:	d501      	bpl.n	800a464 <_vfiprintf_r+0x4c>
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	b9ab      	cbnz	r3, 800a490 <_vfiprintf_r+0x78>
 800a464:	4639      	mov	r1, r7
 800a466:	4648      	mov	r0, r9
 800a468:	f7fd fec0 	bl	80081ec <__swsetup_r>
 800a46c:	b180      	cbz	r0, 800a490 <_vfiprintf_r+0x78>
 800a46e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a470:	07d8      	lsls	r0, r3, #31
 800a472:	d506      	bpl.n	800a482 <_vfiprintf_r+0x6a>
 800a474:	f04f 33ff 	mov.w	r3, #4294967295
 800a478:	9303      	str	r3, [sp, #12]
 800a47a:	9803      	ldr	r0, [sp, #12]
 800a47c:	b03b      	add	sp, #236	; 0xec
 800a47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a482:	89bb      	ldrh	r3, [r7, #12]
 800a484:	0599      	lsls	r1, r3, #22
 800a486:	d4f5      	bmi.n	800a474 <_vfiprintf_r+0x5c>
 800a488:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a48a:	f7ff f90e 	bl	80096aa <__retarget_lock_release_recursive>
 800a48e:	e7f1      	b.n	800a474 <_vfiprintf_r+0x5c>
 800a490:	89bb      	ldrh	r3, [r7, #12]
 800a492:	f003 021a 	and.w	r2, r3, #26
 800a496:	2a0a      	cmp	r2, #10
 800a498:	d114      	bne.n	800a4c4 <_vfiprintf_r+0xac>
 800a49a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800a49e:	2a00      	cmp	r2, #0
 800a4a0:	db10      	blt.n	800a4c4 <_vfiprintf_r+0xac>
 800a4a2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a4a4:	07d2      	lsls	r2, r2, #31
 800a4a6:	d404      	bmi.n	800a4b2 <_vfiprintf_r+0x9a>
 800a4a8:	059e      	lsls	r6, r3, #22
 800a4aa:	d402      	bmi.n	800a4b2 <_vfiprintf_r+0x9a>
 800a4ac:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a4ae:	f7ff f8fc 	bl	80096aa <__retarget_lock_release_recursive>
 800a4b2:	462b      	mov	r3, r5
 800a4b4:	4639      	mov	r1, r7
 800a4b6:	4648      	mov	r0, r9
 800a4b8:	9a02      	ldr	r2, [sp, #8]
 800a4ba:	b03b      	add	sp, #236	; 0xec
 800a4bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c0:	f000 bc38 	b.w	800ad34 <__sbprintf>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800a4ca:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800a4ce:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800a4d2:	ae11      	add	r6, sp, #68	; 0x44
 800a4d4:	960e      	str	r6, [sp, #56]	; 0x38
 800a4d6:	9303      	str	r3, [sp, #12]
 800a4d8:	9b02      	ldr	r3, [sp, #8]
 800a4da:	461d      	mov	r5, r3
 800a4dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4e0:	b10a      	cbz	r2, 800a4e6 <_vfiprintf_r+0xce>
 800a4e2:	2a25      	cmp	r2, #37	; 0x25
 800a4e4:	d1f9      	bne.n	800a4da <_vfiprintf_r+0xc2>
 800a4e6:	9b02      	ldr	r3, [sp, #8]
 800a4e8:	ebb5 0803 	subs.w	r8, r5, r3
 800a4ec:	d00d      	beq.n	800a50a <_vfiprintf_r+0xf2>
 800a4ee:	e9c6 3800 	strd	r3, r8, [r6]
 800a4f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4f4:	4443      	add	r3, r8
 800a4f6:	9310      	str	r3, [sp, #64]	; 0x40
 800a4f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	2b07      	cmp	r3, #7
 800a4fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800a500:	dc75      	bgt.n	800a5ee <_vfiprintf_r+0x1d6>
 800a502:	3608      	adds	r6, #8
 800a504:	9b03      	ldr	r3, [sp, #12]
 800a506:	4443      	add	r3, r8
 800a508:	9303      	str	r3, [sp, #12]
 800a50a:	782b      	ldrb	r3, [r5, #0]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f000 83d5 	beq.w	800acbc <_vfiprintf_r+0x8a4>
 800a512:	2300      	movs	r3, #0
 800a514:	f04f 31ff 	mov.w	r1, #4294967295
 800a518:	469a      	mov	sl, r3
 800a51a:	1c6a      	adds	r2, r5, #1
 800a51c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a520:	9101      	str	r1, [sp, #4]
 800a522:	9304      	str	r3, [sp, #16]
 800a524:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a528:	9202      	str	r2, [sp, #8]
 800a52a:	f1a3 0220 	sub.w	r2, r3, #32
 800a52e:	2a5a      	cmp	r2, #90	; 0x5a
 800a530:	f200 831d 	bhi.w	800ab6e <_vfiprintf_r+0x756>
 800a534:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a538:	031b009a 	.word	0x031b009a
 800a53c:	00a2031b 	.word	0x00a2031b
 800a540:	031b031b 	.word	0x031b031b
 800a544:	0082031b 	.word	0x0082031b
 800a548:	031b031b 	.word	0x031b031b
 800a54c:	00af00a5 	.word	0x00af00a5
 800a550:	00ac031b 	.word	0x00ac031b
 800a554:	031b00b1 	.word	0x031b00b1
 800a558:	00cf00cc 	.word	0x00cf00cc
 800a55c:	00cf00cf 	.word	0x00cf00cf
 800a560:	00cf00cf 	.word	0x00cf00cf
 800a564:	00cf00cf 	.word	0x00cf00cf
 800a568:	00cf00cf 	.word	0x00cf00cf
 800a56c:	031b031b 	.word	0x031b031b
 800a570:	031b031b 	.word	0x031b031b
 800a574:	031b031b 	.word	0x031b031b
 800a578:	031b031b 	.word	0x031b031b
 800a57c:	00f9031b 	.word	0x00f9031b
 800a580:	031b0107 	.word	0x031b0107
 800a584:	031b031b 	.word	0x031b031b
 800a588:	031b031b 	.word	0x031b031b
 800a58c:	031b031b 	.word	0x031b031b
 800a590:	031b031b 	.word	0x031b031b
 800a594:	0156031b 	.word	0x0156031b
 800a598:	031b031b 	.word	0x031b031b
 800a59c:	01a0031b 	.word	0x01a0031b
 800a5a0:	027d031b 	.word	0x027d031b
 800a5a4:	031b031b 	.word	0x031b031b
 800a5a8:	031b029d 	.word	0x031b029d
 800a5ac:	031b031b 	.word	0x031b031b
 800a5b0:	031b031b 	.word	0x031b031b
 800a5b4:	031b031b 	.word	0x031b031b
 800a5b8:	031b031b 	.word	0x031b031b
 800a5bc:	00f9031b 	.word	0x00f9031b
 800a5c0:	031b0109 	.word	0x031b0109
 800a5c4:	031b031b 	.word	0x031b031b
 800a5c8:	010900df 	.word	0x010900df
 800a5cc:	031b00f3 	.word	0x031b00f3
 800a5d0:	031b00ec 	.word	0x031b00ec
 800a5d4:	01580134 	.word	0x01580134
 800a5d8:	00f3018d 	.word	0x00f3018d
 800a5dc:	01a0031b 	.word	0x01a0031b
 800a5e0:	027f0098 	.word	0x027f0098
 800a5e4:	031b031b 	.word	0x031b031b
 800a5e8:	031b0065 	.word	0x031b0065
 800a5ec:	0098      	.short	0x0098
 800a5ee:	4639      	mov	r1, r7
 800a5f0:	4648      	mov	r0, r9
 800a5f2:	aa0e      	add	r2, sp, #56	; 0x38
 800a5f4:	f7ff fedd 	bl	800a3b2 <__sprint_r>
 800a5f8:	2800      	cmp	r0, #0
 800a5fa:	f040 833e 	bne.w	800ac7a <_vfiprintf_r+0x862>
 800a5fe:	ae11      	add	r6, sp, #68	; 0x44
 800a600:	e780      	b.n	800a504 <_vfiprintf_r+0xec>
 800a602:	4a9c      	ldr	r2, [pc, #624]	; (800a874 <_vfiprintf_r+0x45c>)
 800a604:	9206      	str	r2, [sp, #24]
 800a606:	f01a 0220 	ands.w	r2, sl, #32
 800a60a:	f000 8234 	beq.w	800aa76 <_vfiprintf_r+0x65e>
 800a60e:	3407      	adds	r4, #7
 800a610:	f024 0207 	bic.w	r2, r4, #7
 800a614:	4693      	mov	fp, r2
 800a616:	6855      	ldr	r5, [r2, #4]
 800a618:	f85b 4b08 	ldr.w	r4, [fp], #8
 800a61c:	f01a 0f01 	tst.w	sl, #1
 800a620:	d009      	beq.n	800a636 <_vfiprintf_r+0x21e>
 800a622:	ea54 0205 	orrs.w	r2, r4, r5
 800a626:	bf1f      	itttt	ne
 800a628:	2230      	movne	r2, #48	; 0x30
 800a62a:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800a62e:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800a632:	f04a 0a02 	orrne.w	sl, sl, #2
 800a636:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a63a:	e118      	b.n	800a86e <_vfiprintf_r+0x456>
 800a63c:	4648      	mov	r0, r9
 800a63e:	f7ff f82d 	bl	800969c <_localeconv_r>
 800a642:	6843      	ldr	r3, [r0, #4]
 800a644:	4618      	mov	r0, r3
 800a646:	9309      	str	r3, [sp, #36]	; 0x24
 800a648:	f7f5 fd82 	bl	8000150 <strlen>
 800a64c:	9008      	str	r0, [sp, #32]
 800a64e:	4648      	mov	r0, r9
 800a650:	f7ff f824 	bl	800969c <_localeconv_r>
 800a654:	6883      	ldr	r3, [r0, #8]
 800a656:	9307      	str	r3, [sp, #28]
 800a658:	9b08      	ldr	r3, [sp, #32]
 800a65a:	b12b      	cbz	r3, 800a668 <_vfiprintf_r+0x250>
 800a65c:	9b07      	ldr	r3, [sp, #28]
 800a65e:	b11b      	cbz	r3, 800a668 <_vfiprintf_r+0x250>
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	b10b      	cbz	r3, 800a668 <_vfiprintf_r+0x250>
 800a664:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800a668:	9a02      	ldr	r2, [sp, #8]
 800a66a:	e75b      	b.n	800a524 <_vfiprintf_r+0x10c>
 800a66c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a670:	2b00      	cmp	r3, #0
 800a672:	d1f9      	bne.n	800a668 <_vfiprintf_r+0x250>
 800a674:	2320      	movs	r3, #32
 800a676:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a67a:	e7f5      	b.n	800a668 <_vfiprintf_r+0x250>
 800a67c:	f04a 0a01 	orr.w	sl, sl, #1
 800a680:	e7f2      	b.n	800a668 <_vfiprintf_r+0x250>
 800a682:	f854 3b04 	ldr.w	r3, [r4], #4
 800a686:	2b00      	cmp	r3, #0
 800a688:	9304      	str	r3, [sp, #16]
 800a68a:	daed      	bge.n	800a668 <_vfiprintf_r+0x250>
 800a68c:	425b      	negs	r3, r3
 800a68e:	9304      	str	r3, [sp, #16]
 800a690:	f04a 0a04 	orr.w	sl, sl, #4
 800a694:	e7e8      	b.n	800a668 <_vfiprintf_r+0x250>
 800a696:	232b      	movs	r3, #43	; 0x2b
 800a698:	e7ed      	b.n	800a676 <_vfiprintf_r+0x25e>
 800a69a:	9a02      	ldr	r2, [sp, #8]
 800a69c:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a6a0:	2b2a      	cmp	r3, #42	; 0x2a
 800a6a2:	d112      	bne.n	800a6ca <_vfiprintf_r+0x2b2>
 800a6a4:	f854 0b04 	ldr.w	r0, [r4], #4
 800a6a8:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a6ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a6b0:	e7da      	b.n	800a668 <_vfiprintf_r+0x250>
 800a6b2:	200a      	movs	r0, #10
 800a6b4:	9b01      	ldr	r3, [sp, #4]
 800a6b6:	fb00 1303 	mla	r3, r0, r3, r1
 800a6ba:	9301      	str	r3, [sp, #4]
 800a6bc:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a6c0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a6c4:	2909      	cmp	r1, #9
 800a6c6:	d9f4      	bls.n	800a6b2 <_vfiprintf_r+0x29a>
 800a6c8:	e72e      	b.n	800a528 <_vfiprintf_r+0x110>
 800a6ca:	2100      	movs	r1, #0
 800a6cc:	9101      	str	r1, [sp, #4]
 800a6ce:	e7f7      	b.n	800a6c0 <_vfiprintf_r+0x2a8>
 800a6d0:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800a6d4:	e7c8      	b.n	800a668 <_vfiprintf_r+0x250>
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	9a02      	ldr	r2, [sp, #8]
 800a6da:	9104      	str	r1, [sp, #16]
 800a6dc:	200a      	movs	r0, #10
 800a6de:	9904      	ldr	r1, [sp, #16]
 800a6e0:	3b30      	subs	r3, #48	; 0x30
 800a6e2:	fb00 3301 	mla	r3, r0, r1, r3
 800a6e6:	9304      	str	r3, [sp, #16]
 800a6e8:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a6ec:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a6f0:	2909      	cmp	r1, #9
 800a6f2:	d9f3      	bls.n	800a6dc <_vfiprintf_r+0x2c4>
 800a6f4:	e718      	b.n	800a528 <_vfiprintf_r+0x110>
 800a6f6:	9b02      	ldr	r3, [sp, #8]
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	2b68      	cmp	r3, #104	; 0x68
 800a6fc:	bf01      	itttt	eq
 800a6fe:	9b02      	ldreq	r3, [sp, #8]
 800a700:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800a704:	3301      	addeq	r3, #1
 800a706:	9302      	streq	r3, [sp, #8]
 800a708:	bf18      	it	ne
 800a70a:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800a70e:	e7ab      	b.n	800a668 <_vfiprintf_r+0x250>
 800a710:	9b02      	ldr	r3, [sp, #8]
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	2b6c      	cmp	r3, #108	; 0x6c
 800a716:	d105      	bne.n	800a724 <_vfiprintf_r+0x30c>
 800a718:	9b02      	ldr	r3, [sp, #8]
 800a71a:	3301      	adds	r3, #1
 800a71c:	9302      	str	r3, [sp, #8]
 800a71e:	f04a 0a20 	orr.w	sl, sl, #32
 800a722:	e7a1      	b.n	800a668 <_vfiprintf_r+0x250>
 800a724:	f04a 0a10 	orr.w	sl, sl, #16
 800a728:	e79e      	b.n	800a668 <_vfiprintf_r+0x250>
 800a72a:	46a3      	mov	fp, r4
 800a72c:	2100      	movs	r1, #0
 800a72e:	f85b 3b04 	ldr.w	r3, [fp], #4
 800a732:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800a736:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800a73a:	2301      	movs	r3, #1
 800a73c:	460d      	mov	r5, r1
 800a73e:	9301      	str	r3, [sp, #4]
 800a740:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800a744:	e0ad      	b.n	800a8a2 <_vfiprintf_r+0x48a>
 800a746:	f04a 0a10 	orr.w	sl, sl, #16
 800a74a:	f01a 0f20 	tst.w	sl, #32
 800a74e:	d010      	beq.n	800a772 <_vfiprintf_r+0x35a>
 800a750:	3407      	adds	r4, #7
 800a752:	f024 0307 	bic.w	r3, r4, #7
 800a756:	469b      	mov	fp, r3
 800a758:	685d      	ldr	r5, [r3, #4]
 800a75a:	f85b 4b08 	ldr.w	r4, [fp], #8
 800a75e:	2d00      	cmp	r5, #0
 800a760:	da05      	bge.n	800a76e <_vfiprintf_r+0x356>
 800a762:	232d      	movs	r3, #45	; 0x2d
 800a764:	4264      	negs	r4, r4
 800a766:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a76a:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a76e:	2301      	movs	r3, #1
 800a770:	e04a      	b.n	800a808 <_vfiprintf_r+0x3f0>
 800a772:	46a3      	mov	fp, r4
 800a774:	f01a 0f10 	tst.w	sl, #16
 800a778:	f85b 5b04 	ldr.w	r5, [fp], #4
 800a77c:	d002      	beq.n	800a784 <_vfiprintf_r+0x36c>
 800a77e:	462c      	mov	r4, r5
 800a780:	17ed      	asrs	r5, r5, #31
 800a782:	e7ec      	b.n	800a75e <_vfiprintf_r+0x346>
 800a784:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a788:	d003      	beq.n	800a792 <_vfiprintf_r+0x37a>
 800a78a:	b22c      	sxth	r4, r5
 800a78c:	f345 35c0 	sbfx	r5, r5, #15, #1
 800a790:	e7e5      	b.n	800a75e <_vfiprintf_r+0x346>
 800a792:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a796:	d0f2      	beq.n	800a77e <_vfiprintf_r+0x366>
 800a798:	b26c      	sxtb	r4, r5
 800a79a:	f345 15c0 	sbfx	r5, r5, #7, #1
 800a79e:	e7de      	b.n	800a75e <_vfiprintf_r+0x346>
 800a7a0:	f01a 0f20 	tst.w	sl, #32
 800a7a4:	f104 0b04 	add.w	fp, r4, #4
 800a7a8:	d007      	beq.n	800a7ba <_vfiprintf_r+0x3a2>
 800a7aa:	9a03      	ldr	r2, [sp, #12]
 800a7ac:	6823      	ldr	r3, [r4, #0]
 800a7ae:	9903      	ldr	r1, [sp, #12]
 800a7b0:	17d2      	asrs	r2, r2, #31
 800a7b2:	e9c3 1200 	strd	r1, r2, [r3]
 800a7b6:	465c      	mov	r4, fp
 800a7b8:	e68e      	b.n	800a4d8 <_vfiprintf_r+0xc0>
 800a7ba:	f01a 0f10 	tst.w	sl, #16
 800a7be:	d003      	beq.n	800a7c8 <_vfiprintf_r+0x3b0>
 800a7c0:	6823      	ldr	r3, [r4, #0]
 800a7c2:	9a03      	ldr	r2, [sp, #12]
 800a7c4:	601a      	str	r2, [r3, #0]
 800a7c6:	e7f6      	b.n	800a7b6 <_vfiprintf_r+0x39e>
 800a7c8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a7cc:	d003      	beq.n	800a7d6 <_vfiprintf_r+0x3be>
 800a7ce:	6823      	ldr	r3, [r4, #0]
 800a7d0:	9a03      	ldr	r2, [sp, #12]
 800a7d2:	801a      	strh	r2, [r3, #0]
 800a7d4:	e7ef      	b.n	800a7b6 <_vfiprintf_r+0x39e>
 800a7d6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a7da:	d0f1      	beq.n	800a7c0 <_vfiprintf_r+0x3a8>
 800a7dc:	6823      	ldr	r3, [r4, #0]
 800a7de:	9a03      	ldr	r2, [sp, #12]
 800a7e0:	701a      	strb	r2, [r3, #0]
 800a7e2:	e7e8      	b.n	800a7b6 <_vfiprintf_r+0x39e>
 800a7e4:	f04a 0a10 	orr.w	sl, sl, #16
 800a7e8:	f01a 0320 	ands.w	r3, sl, #32
 800a7ec:	d01f      	beq.n	800a82e <_vfiprintf_r+0x416>
 800a7ee:	3407      	adds	r4, #7
 800a7f0:	f024 0307 	bic.w	r3, r4, #7
 800a7f4:	469b      	mov	fp, r3
 800a7f6:	685d      	ldr	r5, [r3, #4]
 800a7f8:	f85b 4b08 	ldr.w	r4, [fp], #8
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a802:	2200      	movs	r2, #0
 800a804:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800a808:	9a01      	ldr	r2, [sp, #4]
 800a80a:	3201      	adds	r2, #1
 800a80c:	f000 8263 	beq.w	800acd6 <_vfiprintf_r+0x8be>
 800a810:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800a814:	9205      	str	r2, [sp, #20]
 800a816:	ea54 0205 	orrs.w	r2, r4, r5
 800a81a:	f040 8262 	bne.w	800ace2 <_vfiprintf_r+0x8ca>
 800a81e:	9a01      	ldr	r2, [sp, #4]
 800a820:	2a00      	cmp	r2, #0
 800a822:	f000 8199 	beq.w	800ab58 <_vfiprintf_r+0x740>
 800a826:	2b01      	cmp	r3, #1
 800a828:	f040 825e 	bne.w	800ace8 <_vfiprintf_r+0x8d0>
 800a82c:	e13a      	b.n	800aaa4 <_vfiprintf_r+0x68c>
 800a82e:	46a3      	mov	fp, r4
 800a830:	f01a 0510 	ands.w	r5, sl, #16
 800a834:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a838:	d001      	beq.n	800a83e <_vfiprintf_r+0x426>
 800a83a:	461d      	mov	r5, r3
 800a83c:	e7de      	b.n	800a7fc <_vfiprintf_r+0x3e4>
 800a83e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800a842:	d001      	beq.n	800a848 <_vfiprintf_r+0x430>
 800a844:	b2a4      	uxth	r4, r4
 800a846:	e7d9      	b.n	800a7fc <_vfiprintf_r+0x3e4>
 800a848:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800a84c:	d0d6      	beq.n	800a7fc <_vfiprintf_r+0x3e4>
 800a84e:	b2e4      	uxtb	r4, r4
 800a850:	e7f3      	b.n	800a83a <_vfiprintf_r+0x422>
 800a852:	2330      	movs	r3, #48	; 0x30
 800a854:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 800a858:	2378      	movs	r3, #120	; 0x78
 800a85a:	46a3      	mov	fp, r4
 800a85c:	2500      	movs	r5, #0
 800a85e:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 800a862:	4b04      	ldr	r3, [pc, #16]	; (800a874 <_vfiprintf_r+0x45c>)
 800a864:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a868:	f04a 0a02 	orr.w	sl, sl, #2
 800a86c:	9306      	str	r3, [sp, #24]
 800a86e:	2302      	movs	r3, #2
 800a870:	e7c7      	b.n	800a802 <_vfiprintf_r+0x3ea>
 800a872:	bf00      	nop
 800a874:	0800c73c 	.word	0x0800c73c
 800a878:	46a3      	mov	fp, r4
 800a87a:	2500      	movs	r5, #0
 800a87c:	9b01      	ldr	r3, [sp, #4]
 800a87e:	f85b 8b04 	ldr.w	r8, [fp], #4
 800a882:	1c5c      	adds	r4, r3, #1
 800a884:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800a888:	f000 80ce 	beq.w	800aa28 <_vfiprintf_r+0x610>
 800a88c:	461a      	mov	r2, r3
 800a88e:	4629      	mov	r1, r5
 800a890:	4640      	mov	r0, r8
 800a892:	f7fe ff77 	bl	8009784 <memchr>
 800a896:	2800      	cmp	r0, #0
 800a898:	f000 8173 	beq.w	800ab82 <_vfiprintf_r+0x76a>
 800a89c:	eba0 0308 	sub.w	r3, r0, r8
 800a8a0:	9301      	str	r3, [sp, #4]
 800a8a2:	9b01      	ldr	r3, [sp, #4]
 800a8a4:	42ab      	cmp	r3, r5
 800a8a6:	bfb8      	it	lt
 800a8a8:	462b      	movlt	r3, r5
 800a8aa:	9305      	str	r3, [sp, #20]
 800a8ac:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a8b0:	b113      	cbz	r3, 800a8b8 <_vfiprintf_r+0x4a0>
 800a8b2:	9b05      	ldr	r3, [sp, #20]
 800a8b4:	3301      	adds	r3, #1
 800a8b6:	9305      	str	r3, [sp, #20]
 800a8b8:	f01a 0302 	ands.w	r3, sl, #2
 800a8bc:	930a      	str	r3, [sp, #40]	; 0x28
 800a8be:	bf1e      	ittt	ne
 800a8c0:	9b05      	ldrne	r3, [sp, #20]
 800a8c2:	3302      	addne	r3, #2
 800a8c4:	9305      	strne	r3, [sp, #20]
 800a8c6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800a8ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8cc:	d11f      	bne.n	800a90e <_vfiprintf_r+0x4f6>
 800a8ce:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a8d2:	1a9c      	subs	r4, r3, r2
 800a8d4:	2c00      	cmp	r4, #0
 800a8d6:	dd1a      	ble.n	800a90e <_vfiprintf_r+0x4f6>
 800a8d8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a8dc:	48aa      	ldr	r0, [pc, #680]	; (800ab88 <_vfiprintf_r+0x770>)
 800a8de:	2c10      	cmp	r4, #16
 800a8e0:	f103 0301 	add.w	r3, r3, #1
 800a8e4:	f106 0108 	add.w	r1, r6, #8
 800a8e8:	6030      	str	r0, [r6, #0]
 800a8ea:	f300 8153 	bgt.w	800ab94 <_vfiprintf_r+0x77c>
 800a8ee:	6074      	str	r4, [r6, #4]
 800a8f0:	2b07      	cmp	r3, #7
 800a8f2:	4414      	add	r4, r2
 800a8f4:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a8f8:	f340 815e 	ble.w	800abb8 <_vfiprintf_r+0x7a0>
 800a8fc:	4639      	mov	r1, r7
 800a8fe:	4648      	mov	r0, r9
 800a900:	aa0e      	add	r2, sp, #56	; 0x38
 800a902:	f7ff fd56 	bl	800a3b2 <__sprint_r>
 800a906:	2800      	cmp	r0, #0
 800a908:	f040 81b7 	bne.w	800ac7a <_vfiprintf_r+0x862>
 800a90c:	ae11      	add	r6, sp, #68	; 0x44
 800a90e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a912:	b173      	cbz	r3, 800a932 <_vfiprintf_r+0x51a>
 800a914:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a918:	6032      	str	r2, [r6, #0]
 800a91a:	2201      	movs	r2, #1
 800a91c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a91e:	6072      	str	r2, [r6, #4]
 800a920:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a922:	3301      	adds	r3, #1
 800a924:	3201      	adds	r2, #1
 800a926:	2b07      	cmp	r3, #7
 800a928:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a92c:	f300 8146 	bgt.w	800abbc <_vfiprintf_r+0x7a4>
 800a930:	3608      	adds	r6, #8
 800a932:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a934:	b16b      	cbz	r3, 800a952 <_vfiprintf_r+0x53a>
 800a936:	aa0d      	add	r2, sp, #52	; 0x34
 800a938:	6032      	str	r2, [r6, #0]
 800a93a:	2202      	movs	r2, #2
 800a93c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a93e:	6072      	str	r2, [r6, #4]
 800a940:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a942:	3301      	adds	r3, #1
 800a944:	3202      	adds	r2, #2
 800a946:	2b07      	cmp	r3, #7
 800a948:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a94c:	f300 813f 	bgt.w	800abce <_vfiprintf_r+0x7b6>
 800a950:	3608      	adds	r6, #8
 800a952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a954:	2b80      	cmp	r3, #128	; 0x80
 800a956:	d11f      	bne.n	800a998 <_vfiprintf_r+0x580>
 800a958:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a95c:	1a9c      	subs	r4, r3, r2
 800a95e:	2c00      	cmp	r4, #0
 800a960:	dd1a      	ble.n	800a998 <_vfiprintf_r+0x580>
 800a962:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a966:	4889      	ldr	r0, [pc, #548]	; (800ab8c <_vfiprintf_r+0x774>)
 800a968:	2c10      	cmp	r4, #16
 800a96a:	f103 0301 	add.w	r3, r3, #1
 800a96e:	f106 0108 	add.w	r1, r6, #8
 800a972:	6030      	str	r0, [r6, #0]
 800a974:	f300 8134 	bgt.w	800abe0 <_vfiprintf_r+0x7c8>
 800a978:	6074      	str	r4, [r6, #4]
 800a97a:	2b07      	cmp	r3, #7
 800a97c:	4414      	add	r4, r2
 800a97e:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a982:	f340 813f 	ble.w	800ac04 <_vfiprintf_r+0x7ec>
 800a986:	4639      	mov	r1, r7
 800a988:	4648      	mov	r0, r9
 800a98a:	aa0e      	add	r2, sp, #56	; 0x38
 800a98c:	f7ff fd11 	bl	800a3b2 <__sprint_r>
 800a990:	2800      	cmp	r0, #0
 800a992:	f040 8172 	bne.w	800ac7a <_vfiprintf_r+0x862>
 800a996:	ae11      	add	r6, sp, #68	; 0x44
 800a998:	9b01      	ldr	r3, [sp, #4]
 800a99a:	1aec      	subs	r4, r5, r3
 800a99c:	2c00      	cmp	r4, #0
 800a99e:	dd1a      	ble.n	800a9d6 <_vfiprintf_r+0x5be>
 800a9a0:	4d7a      	ldr	r5, [pc, #488]	; (800ab8c <_vfiprintf_r+0x774>)
 800a9a2:	2c10      	cmp	r4, #16
 800a9a4:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800a9a8:	f106 0208 	add.w	r2, r6, #8
 800a9ac:	f103 0301 	add.w	r3, r3, #1
 800a9b0:	6035      	str	r5, [r6, #0]
 800a9b2:	f300 8129 	bgt.w	800ac08 <_vfiprintf_r+0x7f0>
 800a9b6:	6074      	str	r4, [r6, #4]
 800a9b8:	2b07      	cmp	r3, #7
 800a9ba:	440c      	add	r4, r1
 800a9bc:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a9c0:	f340 8133 	ble.w	800ac2a <_vfiprintf_r+0x812>
 800a9c4:	4639      	mov	r1, r7
 800a9c6:	4648      	mov	r0, r9
 800a9c8:	aa0e      	add	r2, sp, #56	; 0x38
 800a9ca:	f7ff fcf2 	bl	800a3b2 <__sprint_r>
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	f040 8153 	bne.w	800ac7a <_vfiprintf_r+0x862>
 800a9d4:	ae11      	add	r6, sp, #68	; 0x44
 800a9d6:	9b01      	ldr	r3, [sp, #4]
 800a9d8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a9da:	6073      	str	r3, [r6, #4]
 800a9dc:	4418      	add	r0, r3
 800a9de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9e0:	f8c6 8000 	str.w	r8, [r6]
 800a9e4:	3301      	adds	r3, #1
 800a9e6:	2b07      	cmp	r3, #7
 800a9e8:	9010      	str	r0, [sp, #64]	; 0x40
 800a9ea:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9ec:	f300 811f 	bgt.w	800ac2e <_vfiprintf_r+0x816>
 800a9f0:	f106 0308 	add.w	r3, r6, #8
 800a9f4:	f01a 0f04 	tst.w	sl, #4
 800a9f8:	f040 8121 	bne.w	800ac3e <_vfiprintf_r+0x826>
 800a9fc:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800aa00:	9905      	ldr	r1, [sp, #20]
 800aa02:	428a      	cmp	r2, r1
 800aa04:	bfac      	ite	ge
 800aa06:	189b      	addge	r3, r3, r2
 800aa08:	185b      	addlt	r3, r3, r1
 800aa0a:	9303      	str	r3, [sp, #12]
 800aa0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa0e:	b13b      	cbz	r3, 800aa20 <_vfiprintf_r+0x608>
 800aa10:	4639      	mov	r1, r7
 800aa12:	4648      	mov	r0, r9
 800aa14:	aa0e      	add	r2, sp, #56	; 0x38
 800aa16:	f7ff fccc 	bl	800a3b2 <__sprint_r>
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	f040 812d 	bne.w	800ac7a <_vfiprintf_r+0x862>
 800aa20:	2300      	movs	r3, #0
 800aa22:	ae11      	add	r6, sp, #68	; 0x44
 800aa24:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa26:	e6c6      	b.n	800a7b6 <_vfiprintf_r+0x39e>
 800aa28:	4640      	mov	r0, r8
 800aa2a:	f7f5 fb91 	bl	8000150 <strlen>
 800aa2e:	9001      	str	r0, [sp, #4]
 800aa30:	e737      	b.n	800a8a2 <_vfiprintf_r+0x48a>
 800aa32:	f04a 0a10 	orr.w	sl, sl, #16
 800aa36:	f01a 0320 	ands.w	r3, sl, #32
 800aa3a:	d008      	beq.n	800aa4e <_vfiprintf_r+0x636>
 800aa3c:	3407      	adds	r4, #7
 800aa3e:	f024 0307 	bic.w	r3, r4, #7
 800aa42:	469b      	mov	fp, r3
 800aa44:	685d      	ldr	r5, [r3, #4]
 800aa46:	f85b 4b08 	ldr.w	r4, [fp], #8
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e6d9      	b.n	800a802 <_vfiprintf_r+0x3ea>
 800aa4e:	46a3      	mov	fp, r4
 800aa50:	f01a 0510 	ands.w	r5, sl, #16
 800aa54:	f85b 4b04 	ldr.w	r4, [fp], #4
 800aa58:	d001      	beq.n	800aa5e <_vfiprintf_r+0x646>
 800aa5a:	461d      	mov	r5, r3
 800aa5c:	e7f5      	b.n	800aa4a <_vfiprintf_r+0x632>
 800aa5e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800aa62:	d001      	beq.n	800aa68 <_vfiprintf_r+0x650>
 800aa64:	b2a4      	uxth	r4, r4
 800aa66:	e7f0      	b.n	800aa4a <_vfiprintf_r+0x632>
 800aa68:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800aa6c:	d0ed      	beq.n	800aa4a <_vfiprintf_r+0x632>
 800aa6e:	b2e4      	uxtb	r4, r4
 800aa70:	e7f3      	b.n	800aa5a <_vfiprintf_r+0x642>
 800aa72:	4a47      	ldr	r2, [pc, #284]	; (800ab90 <_vfiprintf_r+0x778>)
 800aa74:	e5c6      	b.n	800a604 <_vfiprintf_r+0x1ec>
 800aa76:	46a3      	mov	fp, r4
 800aa78:	f01a 0510 	ands.w	r5, sl, #16
 800aa7c:	f85b 4b04 	ldr.w	r4, [fp], #4
 800aa80:	d001      	beq.n	800aa86 <_vfiprintf_r+0x66e>
 800aa82:	4615      	mov	r5, r2
 800aa84:	e5ca      	b.n	800a61c <_vfiprintf_r+0x204>
 800aa86:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800aa8a:	d001      	beq.n	800aa90 <_vfiprintf_r+0x678>
 800aa8c:	b2a4      	uxth	r4, r4
 800aa8e:	e5c5      	b.n	800a61c <_vfiprintf_r+0x204>
 800aa90:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800aa94:	f43f adc2 	beq.w	800a61c <_vfiprintf_r+0x204>
 800aa98:	b2e4      	uxtb	r4, r4
 800aa9a:	e7f2      	b.n	800aa82 <_vfiprintf_r+0x66a>
 800aa9c:	2c0a      	cmp	r4, #10
 800aa9e:	f175 0300 	sbcs.w	r3, r5, #0
 800aaa2:	d205      	bcs.n	800aab0 <_vfiprintf_r+0x698>
 800aaa4:	3430      	adds	r4, #48	; 0x30
 800aaa6:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800aaaa:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800aaae:	e137      	b.n	800ad20 <_vfiprintf_r+0x908>
 800aab0:	f04f 0a00 	mov.w	sl, #0
 800aab4:	ab3a      	add	r3, sp, #232	; 0xe8
 800aab6:	930a      	str	r3, [sp, #40]	; 0x28
 800aab8:	9b05      	ldr	r3, [sp, #20]
 800aaba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aabe:	930b      	str	r3, [sp, #44]	; 0x2c
 800aac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aac2:	220a      	movs	r2, #10
 800aac4:	4620      	mov	r0, r4
 800aac6:	4629      	mov	r1, r5
 800aac8:	f103 38ff 	add.w	r8, r3, #4294967295
 800aacc:	2300      	movs	r3, #0
 800aace:	f7f5 ffdb 	bl	8000a88 <__aeabi_uldivmod>
 800aad2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aad4:	3230      	adds	r2, #48	; 0x30
 800aad6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800aada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aadc:	f10a 0a01 	add.w	sl, sl, #1
 800aae0:	b1d3      	cbz	r3, 800ab18 <_vfiprintf_r+0x700>
 800aae2:	9b07      	ldr	r3, [sp, #28]
 800aae4:	781b      	ldrb	r3, [r3, #0]
 800aae6:	4553      	cmp	r3, sl
 800aae8:	d116      	bne.n	800ab18 <_vfiprintf_r+0x700>
 800aaea:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800aaee:	d013      	beq.n	800ab18 <_vfiprintf_r+0x700>
 800aaf0:	2c0a      	cmp	r4, #10
 800aaf2:	f175 0300 	sbcs.w	r3, r5, #0
 800aaf6:	d30f      	bcc.n	800ab18 <_vfiprintf_r+0x700>
 800aaf8:	9b08      	ldr	r3, [sp, #32]
 800aafa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aafc:	eba8 0803 	sub.w	r8, r8, r3
 800ab00:	461a      	mov	r2, r3
 800ab02:	4640      	mov	r0, r8
 800ab04:	f7ff fbc7 	bl	800a296 <strncpy>
 800ab08:	9b07      	ldr	r3, [sp, #28]
 800ab0a:	785b      	ldrb	r3, [r3, #1]
 800ab0c:	b1a3      	cbz	r3, 800ab38 <_vfiprintf_r+0x720>
 800ab0e:	f04f 0a00 	mov.w	sl, #0
 800ab12:	9b07      	ldr	r3, [sp, #28]
 800ab14:	3301      	adds	r3, #1
 800ab16:	9307      	str	r3, [sp, #28]
 800ab18:	2300      	movs	r3, #0
 800ab1a:	220a      	movs	r2, #10
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	4629      	mov	r1, r5
 800ab20:	f7f5 ffb2 	bl	8000a88 <__aeabi_uldivmod>
 800ab24:	2c0a      	cmp	r4, #10
 800ab26:	f175 0300 	sbcs.w	r3, r5, #0
 800ab2a:	f0c0 80f9 	bcc.w	800ad20 <_vfiprintf_r+0x908>
 800ab2e:	4604      	mov	r4, r0
 800ab30:	460d      	mov	r5, r1
 800ab32:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800ab36:	e7c3      	b.n	800aac0 <_vfiprintf_r+0x6a8>
 800ab38:	469a      	mov	sl, r3
 800ab3a:	e7ed      	b.n	800ab18 <_vfiprintf_r+0x700>
 800ab3c:	9a06      	ldr	r2, [sp, #24]
 800ab3e:	f004 030f 	and.w	r3, r4, #15
 800ab42:	5cd3      	ldrb	r3, [r2, r3]
 800ab44:	0924      	lsrs	r4, r4, #4
 800ab46:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800ab4a:	092d      	lsrs	r5, r5, #4
 800ab4c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ab50:	ea54 0305 	orrs.w	r3, r4, r5
 800ab54:	d1f2      	bne.n	800ab3c <_vfiprintf_r+0x724>
 800ab56:	e0e3      	b.n	800ad20 <_vfiprintf_r+0x908>
 800ab58:	b933      	cbnz	r3, 800ab68 <_vfiprintf_r+0x750>
 800ab5a:	f01a 0f01 	tst.w	sl, #1
 800ab5e:	d003      	beq.n	800ab68 <_vfiprintf_r+0x750>
 800ab60:	2330      	movs	r3, #48	; 0x30
 800ab62:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800ab66:	e7a0      	b.n	800aaaa <_vfiprintf_r+0x692>
 800ab68:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ab6c:	e0d8      	b.n	800ad20 <_vfiprintf_r+0x908>
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f000 80a4 	beq.w	800acbc <_vfiprintf_r+0x8a4>
 800ab74:	2100      	movs	r1, #0
 800ab76:	46a3      	mov	fp, r4
 800ab78:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ab7c:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ab80:	e5db      	b.n	800a73a <_vfiprintf_r+0x322>
 800ab82:	4605      	mov	r5, r0
 800ab84:	e68d      	b.n	800a8a2 <_vfiprintf_r+0x48a>
 800ab86:	bf00      	nop
 800ab88:	0800c974 	.word	0x0800c974
 800ab8c:	0800c984 	.word	0x0800c984
 800ab90:	0800c74d 	.word	0x0800c74d
 800ab94:	2010      	movs	r0, #16
 800ab96:	2b07      	cmp	r3, #7
 800ab98:	4402      	add	r2, r0
 800ab9a:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ab9e:	6070      	str	r0, [r6, #4]
 800aba0:	dd07      	ble.n	800abb2 <_vfiprintf_r+0x79a>
 800aba2:	4639      	mov	r1, r7
 800aba4:	4648      	mov	r0, r9
 800aba6:	aa0e      	add	r2, sp, #56	; 0x38
 800aba8:	f7ff fc03 	bl	800a3b2 <__sprint_r>
 800abac:	2800      	cmp	r0, #0
 800abae:	d164      	bne.n	800ac7a <_vfiprintf_r+0x862>
 800abb0:	a911      	add	r1, sp, #68	; 0x44
 800abb2:	460e      	mov	r6, r1
 800abb4:	3c10      	subs	r4, #16
 800abb6:	e68f      	b.n	800a8d8 <_vfiprintf_r+0x4c0>
 800abb8:	460e      	mov	r6, r1
 800abba:	e6a8      	b.n	800a90e <_vfiprintf_r+0x4f6>
 800abbc:	4639      	mov	r1, r7
 800abbe:	4648      	mov	r0, r9
 800abc0:	aa0e      	add	r2, sp, #56	; 0x38
 800abc2:	f7ff fbf6 	bl	800a3b2 <__sprint_r>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d157      	bne.n	800ac7a <_vfiprintf_r+0x862>
 800abca:	ae11      	add	r6, sp, #68	; 0x44
 800abcc:	e6b1      	b.n	800a932 <_vfiprintf_r+0x51a>
 800abce:	4639      	mov	r1, r7
 800abd0:	4648      	mov	r0, r9
 800abd2:	aa0e      	add	r2, sp, #56	; 0x38
 800abd4:	f7ff fbed 	bl	800a3b2 <__sprint_r>
 800abd8:	2800      	cmp	r0, #0
 800abda:	d14e      	bne.n	800ac7a <_vfiprintf_r+0x862>
 800abdc:	ae11      	add	r6, sp, #68	; 0x44
 800abde:	e6b8      	b.n	800a952 <_vfiprintf_r+0x53a>
 800abe0:	2010      	movs	r0, #16
 800abe2:	2b07      	cmp	r3, #7
 800abe4:	4402      	add	r2, r0
 800abe6:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800abea:	6070      	str	r0, [r6, #4]
 800abec:	dd07      	ble.n	800abfe <_vfiprintf_r+0x7e6>
 800abee:	4639      	mov	r1, r7
 800abf0:	4648      	mov	r0, r9
 800abf2:	aa0e      	add	r2, sp, #56	; 0x38
 800abf4:	f7ff fbdd 	bl	800a3b2 <__sprint_r>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	d13e      	bne.n	800ac7a <_vfiprintf_r+0x862>
 800abfc:	a911      	add	r1, sp, #68	; 0x44
 800abfe:	460e      	mov	r6, r1
 800ac00:	3c10      	subs	r4, #16
 800ac02:	e6ae      	b.n	800a962 <_vfiprintf_r+0x54a>
 800ac04:	460e      	mov	r6, r1
 800ac06:	e6c7      	b.n	800a998 <_vfiprintf_r+0x580>
 800ac08:	2010      	movs	r0, #16
 800ac0a:	2b07      	cmp	r3, #7
 800ac0c:	4401      	add	r1, r0
 800ac0e:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800ac12:	6070      	str	r0, [r6, #4]
 800ac14:	dd06      	ble.n	800ac24 <_vfiprintf_r+0x80c>
 800ac16:	4639      	mov	r1, r7
 800ac18:	4648      	mov	r0, r9
 800ac1a:	aa0e      	add	r2, sp, #56	; 0x38
 800ac1c:	f7ff fbc9 	bl	800a3b2 <__sprint_r>
 800ac20:	bb58      	cbnz	r0, 800ac7a <_vfiprintf_r+0x862>
 800ac22:	aa11      	add	r2, sp, #68	; 0x44
 800ac24:	4616      	mov	r6, r2
 800ac26:	3c10      	subs	r4, #16
 800ac28:	e6bb      	b.n	800a9a2 <_vfiprintf_r+0x58a>
 800ac2a:	4616      	mov	r6, r2
 800ac2c:	e6d3      	b.n	800a9d6 <_vfiprintf_r+0x5be>
 800ac2e:	4639      	mov	r1, r7
 800ac30:	4648      	mov	r0, r9
 800ac32:	aa0e      	add	r2, sp, #56	; 0x38
 800ac34:	f7ff fbbd 	bl	800a3b2 <__sprint_r>
 800ac38:	b9f8      	cbnz	r0, 800ac7a <_vfiprintf_r+0x862>
 800ac3a:	ab11      	add	r3, sp, #68	; 0x44
 800ac3c:	e6da      	b.n	800a9f4 <_vfiprintf_r+0x5dc>
 800ac3e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800ac42:	1a54      	subs	r4, r2, r1
 800ac44:	2c00      	cmp	r4, #0
 800ac46:	f77f aed9 	ble.w	800a9fc <_vfiprintf_r+0x5e4>
 800ac4a:	2610      	movs	r6, #16
 800ac4c:	4d38      	ldr	r5, [pc, #224]	; (800ad30 <_vfiprintf_r+0x918>)
 800ac4e:	2c10      	cmp	r4, #16
 800ac50:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800ac54:	601d      	str	r5, [r3, #0]
 800ac56:	f102 0201 	add.w	r2, r2, #1
 800ac5a:	dc1d      	bgt.n	800ac98 <_vfiprintf_r+0x880>
 800ac5c:	605c      	str	r4, [r3, #4]
 800ac5e:	2a07      	cmp	r2, #7
 800ac60:	440c      	add	r4, r1
 800ac62:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800ac66:	f77f aec9 	ble.w	800a9fc <_vfiprintf_r+0x5e4>
 800ac6a:	4639      	mov	r1, r7
 800ac6c:	4648      	mov	r0, r9
 800ac6e:	aa0e      	add	r2, sp, #56	; 0x38
 800ac70:	f7ff fb9f 	bl	800a3b2 <__sprint_r>
 800ac74:	2800      	cmp	r0, #0
 800ac76:	f43f aec1 	beq.w	800a9fc <_vfiprintf_r+0x5e4>
 800ac7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac7c:	07d9      	lsls	r1, r3, #31
 800ac7e:	d405      	bmi.n	800ac8c <_vfiprintf_r+0x874>
 800ac80:	89bb      	ldrh	r3, [r7, #12]
 800ac82:	059a      	lsls	r2, r3, #22
 800ac84:	d402      	bmi.n	800ac8c <_vfiprintf_r+0x874>
 800ac86:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ac88:	f7fe fd0f 	bl	80096aa <__retarget_lock_release_recursive>
 800ac8c:	89bb      	ldrh	r3, [r7, #12]
 800ac8e:	065b      	lsls	r3, r3, #25
 800ac90:	f57f abf3 	bpl.w	800a47a <_vfiprintf_r+0x62>
 800ac94:	f7ff bbee 	b.w	800a474 <_vfiprintf_r+0x5c>
 800ac98:	3110      	adds	r1, #16
 800ac9a:	2a07      	cmp	r2, #7
 800ac9c:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800aca0:	605e      	str	r6, [r3, #4]
 800aca2:	dc02      	bgt.n	800acaa <_vfiprintf_r+0x892>
 800aca4:	3308      	adds	r3, #8
 800aca6:	3c10      	subs	r4, #16
 800aca8:	e7d1      	b.n	800ac4e <_vfiprintf_r+0x836>
 800acaa:	4639      	mov	r1, r7
 800acac:	4648      	mov	r0, r9
 800acae:	aa0e      	add	r2, sp, #56	; 0x38
 800acb0:	f7ff fb7f 	bl	800a3b2 <__sprint_r>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	d1e0      	bne.n	800ac7a <_vfiprintf_r+0x862>
 800acb8:	ab11      	add	r3, sp, #68	; 0x44
 800acba:	e7f4      	b.n	800aca6 <_vfiprintf_r+0x88e>
 800acbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800acbe:	b913      	cbnz	r3, 800acc6 <_vfiprintf_r+0x8ae>
 800acc0:	2300      	movs	r3, #0
 800acc2:	930f      	str	r3, [sp, #60]	; 0x3c
 800acc4:	e7d9      	b.n	800ac7a <_vfiprintf_r+0x862>
 800acc6:	4639      	mov	r1, r7
 800acc8:	4648      	mov	r0, r9
 800acca:	aa0e      	add	r2, sp, #56	; 0x38
 800accc:	f7ff fb71 	bl	800a3b2 <__sprint_r>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d0f5      	beq.n	800acc0 <_vfiprintf_r+0x8a8>
 800acd4:	e7d1      	b.n	800ac7a <_vfiprintf_r+0x862>
 800acd6:	ea54 0205 	orrs.w	r2, r4, r5
 800acda:	f8cd a014 	str.w	sl, [sp, #20]
 800acde:	f43f ada2 	beq.w	800a826 <_vfiprintf_r+0x40e>
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	f43f aeda 	beq.w	800aa9c <_vfiprintf_r+0x684>
 800ace8:	2b02      	cmp	r3, #2
 800acea:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800acee:	f43f af25 	beq.w	800ab3c <_vfiprintf_r+0x724>
 800acf2:	f004 0307 	and.w	r3, r4, #7
 800acf6:	08e4      	lsrs	r4, r4, #3
 800acf8:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800acfc:	08ed      	lsrs	r5, r5, #3
 800acfe:	3330      	adds	r3, #48	; 0x30
 800ad00:	ea54 0105 	orrs.w	r1, r4, r5
 800ad04:	4642      	mov	r2, r8
 800ad06:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ad0a:	d1f2      	bne.n	800acf2 <_vfiprintf_r+0x8da>
 800ad0c:	9905      	ldr	r1, [sp, #20]
 800ad0e:	07c8      	lsls	r0, r1, #31
 800ad10:	d506      	bpl.n	800ad20 <_vfiprintf_r+0x908>
 800ad12:	2b30      	cmp	r3, #48	; 0x30
 800ad14:	d004      	beq.n	800ad20 <_vfiprintf_r+0x908>
 800ad16:	2330      	movs	r3, #48	; 0x30
 800ad18:	f808 3c01 	strb.w	r3, [r8, #-1]
 800ad1c:	f1a2 0802 	sub.w	r8, r2, #2
 800ad20:	ab3a      	add	r3, sp, #232	; 0xe8
 800ad22:	eba3 0308 	sub.w	r3, r3, r8
 800ad26:	9d01      	ldr	r5, [sp, #4]
 800ad28:	f8dd a014 	ldr.w	sl, [sp, #20]
 800ad2c:	9301      	str	r3, [sp, #4]
 800ad2e:	e5b8      	b.n	800a8a2 <_vfiprintf_r+0x48a>
 800ad30:	0800c974 	.word	0x0800c974

0800ad34 <__sbprintf>:
 800ad34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad36:	461f      	mov	r7, r3
 800ad38:	898b      	ldrh	r3, [r1, #12]
 800ad3a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ad3e:	f023 0302 	bic.w	r3, r3, #2
 800ad42:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ad46:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ad48:	4615      	mov	r5, r2
 800ad4a:	9319      	str	r3, [sp, #100]	; 0x64
 800ad4c:	89cb      	ldrh	r3, [r1, #14]
 800ad4e:	4606      	mov	r6, r0
 800ad50:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ad54:	69cb      	ldr	r3, [r1, #28]
 800ad56:	a816      	add	r0, sp, #88	; 0x58
 800ad58:	9307      	str	r3, [sp, #28]
 800ad5a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ad5c:	460c      	mov	r4, r1
 800ad5e:	9309      	str	r3, [sp, #36]	; 0x24
 800ad60:	ab1a      	add	r3, sp, #104	; 0x68
 800ad62:	9300      	str	r3, [sp, #0]
 800ad64:	9304      	str	r3, [sp, #16]
 800ad66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad6a:	9302      	str	r3, [sp, #8]
 800ad6c:	9305      	str	r3, [sp, #20]
 800ad6e:	2300      	movs	r3, #0
 800ad70:	9306      	str	r3, [sp, #24]
 800ad72:	f7fe fc97 	bl	80096a4 <__retarget_lock_init_recursive>
 800ad76:	462a      	mov	r2, r5
 800ad78:	463b      	mov	r3, r7
 800ad7a:	4669      	mov	r1, sp
 800ad7c:	4630      	mov	r0, r6
 800ad7e:	f7ff fb4b 	bl	800a418 <_vfiprintf_r>
 800ad82:	1e05      	subs	r5, r0, #0
 800ad84:	db07      	blt.n	800ad96 <__sbprintf+0x62>
 800ad86:	4669      	mov	r1, sp
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f7fe f963 	bl	8009054 <_fflush_r>
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	bf18      	it	ne
 800ad92:	f04f 35ff 	movne.w	r5, #4294967295
 800ad96:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ad9a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ad9c:	065b      	lsls	r3, r3, #25
 800ad9e:	bf42      	ittt	mi
 800ada0:	89a3      	ldrhmi	r3, [r4, #12]
 800ada2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ada6:	81a3      	strhmi	r3, [r4, #12]
 800ada8:	f7fe fc7d 	bl	80096a6 <__retarget_lock_close_recursive>
 800adac:	4628      	mov	r0, r5
 800adae:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800adb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800adb4 <_write_r>:
 800adb4:	b538      	push	{r3, r4, r5, lr}
 800adb6:	4604      	mov	r4, r0
 800adb8:	4608      	mov	r0, r1
 800adba:	4611      	mov	r1, r2
 800adbc:	2200      	movs	r2, #0
 800adbe:	4d05      	ldr	r5, [pc, #20]	; (800add4 <_write_r+0x20>)
 800adc0:	602a      	str	r2, [r5, #0]
 800adc2:	461a      	mov	r2, r3
 800adc4:	f7f6 fd80 	bl	80018c8 <_write>
 800adc8:	1c43      	adds	r3, r0, #1
 800adca:	d102      	bne.n	800add2 <_write_r+0x1e>
 800adcc:	682b      	ldr	r3, [r5, #0]
 800adce:	b103      	cbz	r3, 800add2 <_write_r+0x1e>
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	bd38      	pop	{r3, r4, r5, pc}
 800add4:	20000efc 	.word	0x20000efc

0800add8 <__register_exitproc>:
 800add8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800addc:	f8df a074 	ldr.w	sl, [pc, #116]	; 800ae54 <__register_exitproc+0x7c>
 800ade0:	4606      	mov	r6, r0
 800ade2:	f8da 0000 	ldr.w	r0, [sl]
 800ade6:	4698      	mov	r8, r3
 800ade8:	460f      	mov	r7, r1
 800adea:	4691      	mov	r9, r2
 800adec:	f7fe fc5c 	bl	80096a8 <__retarget_lock_acquire_recursive>
 800adf0:	4b19      	ldr	r3, [pc, #100]	; (800ae58 <__register_exitproc+0x80>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800adf8:	b91c      	cbnz	r4, 800ae02 <__register_exitproc+0x2a>
 800adfa:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800adfe:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800ae02:	6865      	ldr	r5, [r4, #4]
 800ae04:	f8da 0000 	ldr.w	r0, [sl]
 800ae08:	2d1f      	cmp	r5, #31
 800ae0a:	dd05      	ble.n	800ae18 <__register_exitproc+0x40>
 800ae0c:	f7fe fc4d 	bl	80096aa <__retarget_lock_release_recursive>
 800ae10:	f04f 30ff 	mov.w	r0, #4294967295
 800ae14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae18:	b19e      	cbz	r6, 800ae42 <__register_exitproc+0x6a>
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800ae20:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800ae24:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800ae28:	40aa      	lsls	r2, r5
 800ae2a:	4313      	orrs	r3, r2
 800ae2c:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800ae30:	2e02      	cmp	r6, #2
 800ae32:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800ae36:	bf02      	ittt	eq
 800ae38:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800ae3c:	4313      	orreq	r3, r2
 800ae3e:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800ae42:	1c6b      	adds	r3, r5, #1
 800ae44:	3502      	adds	r5, #2
 800ae46:	6063      	str	r3, [r4, #4]
 800ae48:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800ae4c:	f7fe fc2d 	bl	80096aa <__retarget_lock_release_recursive>
 800ae50:	2000      	movs	r0, #0
 800ae52:	e7df      	b.n	800ae14 <__register_exitproc+0x3c>
 800ae54:	20000868 	.word	0x20000868
 800ae58:	0800c728 	.word	0x0800c728

0800ae5c <__assert_func>:
 800ae5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae5e:	4614      	mov	r4, r2
 800ae60:	461a      	mov	r2, r3
 800ae62:	4b09      	ldr	r3, [pc, #36]	; (800ae88 <__assert_func+0x2c>)
 800ae64:	4605      	mov	r5, r0
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	68d8      	ldr	r0, [r3, #12]
 800ae6a:	b14c      	cbz	r4, 800ae80 <__assert_func+0x24>
 800ae6c:	4b07      	ldr	r3, [pc, #28]	; (800ae8c <__assert_func+0x30>)
 800ae6e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae72:	9100      	str	r1, [sp, #0]
 800ae74:	462b      	mov	r3, r5
 800ae76:	4906      	ldr	r1, [pc, #24]	; (800ae90 <__assert_func+0x34>)
 800ae78:	f000 f8ac 	bl	800afd4 <fiprintf>
 800ae7c:	f000 f9f1 	bl	800b262 <abort>
 800ae80:	4b04      	ldr	r3, [pc, #16]	; (800ae94 <__assert_func+0x38>)
 800ae82:	461c      	mov	r4, r3
 800ae84:	e7f3      	b.n	800ae6e <__assert_func+0x12>
 800ae86:	bf00      	nop
 800ae88:	20000028 	.word	0x20000028
 800ae8c:	0800c994 	.word	0x0800c994
 800ae90:	0800c9a1 	.word	0x0800c9a1
 800ae94:	0800c9cf 	.word	0x0800c9cf

0800ae98 <_calloc_r>:
 800ae98:	b538      	push	{r3, r4, r5, lr}
 800ae9a:	fba1 1502 	umull	r1, r5, r1, r2
 800ae9e:	b92d      	cbnz	r5, 800aeac <_calloc_r+0x14>
 800aea0:	f7fa fa10 	bl	80052c4 <_malloc_r>
 800aea4:	4604      	mov	r4, r0
 800aea6:	b938      	cbnz	r0, 800aeb8 <_calloc_r+0x20>
 800aea8:	4620      	mov	r0, r4
 800aeaa:	bd38      	pop	{r3, r4, r5, pc}
 800aeac:	f7fa f9d8 	bl	8005260 <__errno>
 800aeb0:	230c      	movs	r3, #12
 800aeb2:	2400      	movs	r4, #0
 800aeb4:	6003      	str	r3, [r0, #0]
 800aeb6:	e7f7      	b.n	800aea8 <_calloc_r+0x10>
 800aeb8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800aebc:	f022 0203 	bic.w	r2, r2, #3
 800aec0:	3a04      	subs	r2, #4
 800aec2:	2a24      	cmp	r2, #36	; 0x24
 800aec4:	d819      	bhi.n	800aefa <_calloc_r+0x62>
 800aec6:	2a13      	cmp	r2, #19
 800aec8:	d915      	bls.n	800aef6 <_calloc_r+0x5e>
 800aeca:	2a1b      	cmp	r2, #27
 800aecc:	e9c0 5500 	strd	r5, r5, [r0]
 800aed0:	d806      	bhi.n	800aee0 <_calloc_r+0x48>
 800aed2:	f100 0308 	add.w	r3, r0, #8
 800aed6:	2200      	movs	r2, #0
 800aed8:	e9c3 2200 	strd	r2, r2, [r3]
 800aedc:	609a      	str	r2, [r3, #8]
 800aede:	e7e3      	b.n	800aea8 <_calloc_r+0x10>
 800aee0:	2a24      	cmp	r2, #36	; 0x24
 800aee2:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800aee6:	bf11      	iteee	ne
 800aee8:	f100 0310 	addne.w	r3, r0, #16
 800aeec:	6105      	streq	r5, [r0, #16]
 800aeee:	f100 0318 	addeq.w	r3, r0, #24
 800aef2:	6145      	streq	r5, [r0, #20]
 800aef4:	e7ef      	b.n	800aed6 <_calloc_r+0x3e>
 800aef6:	4603      	mov	r3, r0
 800aef8:	e7ed      	b.n	800aed6 <_calloc_r+0x3e>
 800aefa:	4629      	mov	r1, r5
 800aefc:	f7fa fc1e 	bl	800573c <memset>
 800af00:	e7d2      	b.n	800aea8 <_calloc_r+0x10>
	...

0800af04 <_close_r>:
 800af04:	b538      	push	{r3, r4, r5, lr}
 800af06:	2300      	movs	r3, #0
 800af08:	4d05      	ldr	r5, [pc, #20]	; (800af20 <_close_r+0x1c>)
 800af0a:	4604      	mov	r4, r0
 800af0c:	4608      	mov	r0, r1
 800af0e:	602b      	str	r3, [r5, #0]
 800af10:	f000 fa6c 	bl	800b3ec <_close>
 800af14:	1c43      	adds	r3, r0, #1
 800af16:	d102      	bne.n	800af1e <_close_r+0x1a>
 800af18:	682b      	ldr	r3, [r5, #0]
 800af1a:	b103      	cbz	r3, 800af1e <_close_r+0x1a>
 800af1c:	6023      	str	r3, [r4, #0]
 800af1e:	bd38      	pop	{r3, r4, r5, pc}
 800af20:	20000efc 	.word	0x20000efc

0800af24 <_fclose_r>:
 800af24:	b570      	push	{r4, r5, r6, lr}
 800af26:	4606      	mov	r6, r0
 800af28:	460c      	mov	r4, r1
 800af2a:	b911      	cbnz	r1, 800af32 <_fclose_r+0xe>
 800af2c:	2500      	movs	r5, #0
 800af2e:	4628      	mov	r0, r5
 800af30:	bd70      	pop	{r4, r5, r6, pc}
 800af32:	b118      	cbz	r0, 800af3c <_fclose_r+0x18>
 800af34:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800af36:	b90b      	cbnz	r3, 800af3c <_fclose_r+0x18>
 800af38:	f7fe f8f8 	bl	800912c <__sinit>
 800af3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af3e:	07d8      	lsls	r0, r3, #31
 800af40:	d405      	bmi.n	800af4e <_fclose_r+0x2a>
 800af42:	89a3      	ldrh	r3, [r4, #12]
 800af44:	0599      	lsls	r1, r3, #22
 800af46:	d402      	bmi.n	800af4e <_fclose_r+0x2a>
 800af48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af4a:	f7fe fbad 	bl	80096a8 <__retarget_lock_acquire_recursive>
 800af4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af52:	b93b      	cbnz	r3, 800af64 <_fclose_r+0x40>
 800af54:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800af56:	f015 0501 	ands.w	r5, r5, #1
 800af5a:	d1e7      	bne.n	800af2c <_fclose_r+0x8>
 800af5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af5e:	f7fe fba4 	bl	80096aa <__retarget_lock_release_recursive>
 800af62:	e7e4      	b.n	800af2e <_fclose_r+0xa>
 800af64:	4621      	mov	r1, r4
 800af66:	4630      	mov	r0, r6
 800af68:	f7fd ffea 	bl	8008f40 <__sflush_r>
 800af6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800af6e:	4605      	mov	r5, r0
 800af70:	b133      	cbz	r3, 800af80 <_fclose_r+0x5c>
 800af72:	4630      	mov	r0, r6
 800af74:	69e1      	ldr	r1, [r4, #28]
 800af76:	4798      	blx	r3
 800af78:	2800      	cmp	r0, #0
 800af7a:	bfb8      	it	lt
 800af7c:	f04f 35ff 	movlt.w	r5, #4294967295
 800af80:	89a3      	ldrh	r3, [r4, #12]
 800af82:	061a      	lsls	r2, r3, #24
 800af84:	d503      	bpl.n	800af8e <_fclose_r+0x6a>
 800af86:	4630      	mov	r0, r6
 800af88:	6921      	ldr	r1, [r4, #16]
 800af8a:	f7fe f95f 	bl	800924c <_free_r>
 800af8e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800af90:	b141      	cbz	r1, 800afa4 <_fclose_r+0x80>
 800af92:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800af96:	4299      	cmp	r1, r3
 800af98:	d002      	beq.n	800afa0 <_fclose_r+0x7c>
 800af9a:	4630      	mov	r0, r6
 800af9c:	f7fe f956 	bl	800924c <_free_r>
 800afa0:	2300      	movs	r3, #0
 800afa2:	6323      	str	r3, [r4, #48]	; 0x30
 800afa4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800afa6:	b121      	cbz	r1, 800afb2 <_fclose_r+0x8e>
 800afa8:	4630      	mov	r0, r6
 800afaa:	f7fe f94f 	bl	800924c <_free_r>
 800afae:	2300      	movs	r3, #0
 800afb0:	6463      	str	r3, [r4, #68]	; 0x44
 800afb2:	f7fe f8a3 	bl	80090fc <__sfp_lock_acquire>
 800afb6:	2300      	movs	r3, #0
 800afb8:	81a3      	strh	r3, [r4, #12]
 800afba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afbc:	07db      	lsls	r3, r3, #31
 800afbe:	d402      	bmi.n	800afc6 <_fclose_r+0xa2>
 800afc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afc2:	f7fe fb72 	bl	80096aa <__retarget_lock_release_recursive>
 800afc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afc8:	f7fe fb6d 	bl	80096a6 <__retarget_lock_close_recursive>
 800afcc:	f7fe f89c 	bl	8009108 <__sfp_lock_release>
 800afd0:	e7ad      	b.n	800af2e <_fclose_r+0xa>
	...

0800afd4 <fiprintf>:
 800afd4:	b40e      	push	{r1, r2, r3}
 800afd6:	b503      	push	{r0, r1, lr}
 800afd8:	4601      	mov	r1, r0
 800afda:	ab03      	add	r3, sp, #12
 800afdc:	4805      	ldr	r0, [pc, #20]	; (800aff4 <fiprintf+0x20>)
 800afde:	f853 2b04 	ldr.w	r2, [r3], #4
 800afe2:	6800      	ldr	r0, [r0, #0]
 800afe4:	9301      	str	r3, [sp, #4]
 800afe6:	f7ff fa17 	bl	800a418 <_vfiprintf_r>
 800afea:	b002      	add	sp, #8
 800afec:	f85d eb04 	ldr.w	lr, [sp], #4
 800aff0:	b003      	add	sp, #12
 800aff2:	4770      	bx	lr
 800aff4:	20000028 	.word	0x20000028

0800aff8 <__fputwc>:
 800aff8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800affc:	4680      	mov	r8, r0
 800affe:	460e      	mov	r6, r1
 800b000:	4615      	mov	r5, r2
 800b002:	f000 f885 	bl	800b110 <__locale_mb_cur_max>
 800b006:	2801      	cmp	r0, #1
 800b008:	4604      	mov	r4, r0
 800b00a:	d11b      	bne.n	800b044 <__fputwc+0x4c>
 800b00c:	1e73      	subs	r3, r6, #1
 800b00e:	2bfe      	cmp	r3, #254	; 0xfe
 800b010:	d818      	bhi.n	800b044 <__fputwc+0x4c>
 800b012:	f88d 6004 	strb.w	r6, [sp, #4]
 800b016:	2700      	movs	r7, #0
 800b018:	f10d 0904 	add.w	r9, sp, #4
 800b01c:	42a7      	cmp	r7, r4
 800b01e:	d020      	beq.n	800b062 <__fputwc+0x6a>
 800b020:	68ab      	ldr	r3, [r5, #8]
 800b022:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b026:	3b01      	subs	r3, #1
 800b028:	2b00      	cmp	r3, #0
 800b02a:	60ab      	str	r3, [r5, #8]
 800b02c:	da04      	bge.n	800b038 <__fputwc+0x40>
 800b02e:	69aa      	ldr	r2, [r5, #24]
 800b030:	4293      	cmp	r3, r2
 800b032:	db1a      	blt.n	800b06a <__fputwc+0x72>
 800b034:	290a      	cmp	r1, #10
 800b036:	d018      	beq.n	800b06a <__fputwc+0x72>
 800b038:	682b      	ldr	r3, [r5, #0]
 800b03a:	1c5a      	adds	r2, r3, #1
 800b03c:	602a      	str	r2, [r5, #0]
 800b03e:	7019      	strb	r1, [r3, #0]
 800b040:	3701      	adds	r7, #1
 800b042:	e7eb      	b.n	800b01c <__fputwc+0x24>
 800b044:	4632      	mov	r2, r6
 800b046:	4640      	mov	r0, r8
 800b048:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800b04c:	a901      	add	r1, sp, #4
 800b04e:	f000 f8e5 	bl	800b21c <_wcrtomb_r>
 800b052:	1c42      	adds	r2, r0, #1
 800b054:	4604      	mov	r4, r0
 800b056:	d1de      	bne.n	800b016 <__fputwc+0x1e>
 800b058:	4606      	mov	r6, r0
 800b05a:	89ab      	ldrh	r3, [r5, #12]
 800b05c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b060:	81ab      	strh	r3, [r5, #12]
 800b062:	4630      	mov	r0, r6
 800b064:	b003      	add	sp, #12
 800b066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b06a:	462a      	mov	r2, r5
 800b06c:	4640      	mov	r0, r8
 800b06e:	f000 f88b 	bl	800b188 <__swbuf_r>
 800b072:	1c43      	adds	r3, r0, #1
 800b074:	d1e4      	bne.n	800b040 <__fputwc+0x48>
 800b076:	4606      	mov	r6, r0
 800b078:	e7f3      	b.n	800b062 <__fputwc+0x6a>

0800b07a <_fputwc_r>:
 800b07a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b07c:	b570      	push	{r4, r5, r6, lr}
 800b07e:	07db      	lsls	r3, r3, #31
 800b080:	4605      	mov	r5, r0
 800b082:	460e      	mov	r6, r1
 800b084:	4614      	mov	r4, r2
 800b086:	d405      	bmi.n	800b094 <_fputwc_r+0x1a>
 800b088:	8993      	ldrh	r3, [r2, #12]
 800b08a:	0598      	lsls	r0, r3, #22
 800b08c:	d402      	bmi.n	800b094 <_fputwc_r+0x1a>
 800b08e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b090:	f7fe fb0a 	bl	80096a8 <__retarget_lock_acquire_recursive>
 800b094:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b098:	0499      	lsls	r1, r3, #18
 800b09a:	d406      	bmi.n	800b0aa <_fputwc_r+0x30>
 800b09c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b0a0:	81a3      	strh	r3, [r4, #12]
 800b0a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b0a8:	6663      	str	r3, [r4, #100]	; 0x64
 800b0aa:	4622      	mov	r2, r4
 800b0ac:	4628      	mov	r0, r5
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	f7ff ffa2 	bl	800aff8 <__fputwc>
 800b0b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0b6:	4605      	mov	r5, r0
 800b0b8:	07da      	lsls	r2, r3, #31
 800b0ba:	d405      	bmi.n	800b0c8 <_fputwc_r+0x4e>
 800b0bc:	89a3      	ldrh	r3, [r4, #12]
 800b0be:	059b      	lsls	r3, r3, #22
 800b0c0:	d402      	bmi.n	800b0c8 <_fputwc_r+0x4e>
 800b0c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0c4:	f7fe faf1 	bl	80096aa <__retarget_lock_release_recursive>
 800b0c8:	4628      	mov	r0, r5
 800b0ca:	bd70      	pop	{r4, r5, r6, pc}

0800b0cc <_fstat_r>:
 800b0cc:	b538      	push	{r3, r4, r5, lr}
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	4d06      	ldr	r5, [pc, #24]	; (800b0ec <_fstat_r+0x20>)
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	4608      	mov	r0, r1
 800b0d6:	4611      	mov	r1, r2
 800b0d8:	602b      	str	r3, [r5, #0]
 800b0da:	f7f6 fb1d 	bl	8001718 <_fstat>
 800b0de:	1c43      	adds	r3, r0, #1
 800b0e0:	d102      	bne.n	800b0e8 <_fstat_r+0x1c>
 800b0e2:	682b      	ldr	r3, [r5, #0]
 800b0e4:	b103      	cbz	r3, 800b0e8 <_fstat_r+0x1c>
 800b0e6:	6023      	str	r3, [r4, #0]
 800b0e8:	bd38      	pop	{r3, r4, r5, pc}
 800b0ea:	bf00      	nop
 800b0ec:	20000efc 	.word	0x20000efc

0800b0f0 <_isatty_r>:
 800b0f0:	b538      	push	{r3, r4, r5, lr}
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	4d05      	ldr	r5, [pc, #20]	; (800b10c <_isatty_r+0x1c>)
 800b0f6:	4604      	mov	r4, r0
 800b0f8:	4608      	mov	r0, r1
 800b0fa:	602b      	str	r3, [r5, #0]
 800b0fc:	f000 f99c 	bl	800b438 <_isatty>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d102      	bne.n	800b10a <_isatty_r+0x1a>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	b103      	cbz	r3, 800b10a <_isatty_r+0x1a>
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	20000efc 	.word	0x20000efc

0800b110 <__locale_mb_cur_max>:
 800b110:	4b01      	ldr	r3, [pc, #4]	; (800b118 <__locale_mb_cur_max+0x8>)
 800b112:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b116:	4770      	bx	lr
 800b118:	2000086c 	.word	0x2000086c

0800b11c <_lseek_r>:
 800b11c:	b538      	push	{r3, r4, r5, lr}
 800b11e:	4604      	mov	r4, r0
 800b120:	4608      	mov	r0, r1
 800b122:	4611      	mov	r1, r2
 800b124:	2200      	movs	r2, #0
 800b126:	4d05      	ldr	r5, [pc, #20]	; (800b13c <_lseek_r+0x20>)
 800b128:	602a      	str	r2, [r5, #0]
 800b12a:	461a      	mov	r2, r3
 800b12c:	f000 f94f 	bl	800b3ce <_lseek>
 800b130:	1c43      	adds	r3, r0, #1
 800b132:	d102      	bne.n	800b13a <_lseek_r+0x1e>
 800b134:	682b      	ldr	r3, [r5, #0]
 800b136:	b103      	cbz	r3, 800b13a <_lseek_r+0x1e>
 800b138:	6023      	str	r3, [r4, #0]
 800b13a:	bd38      	pop	{r3, r4, r5, pc}
 800b13c:	20000efc 	.word	0x20000efc

0800b140 <__ascii_mbtowc>:
 800b140:	b082      	sub	sp, #8
 800b142:	b901      	cbnz	r1, 800b146 <__ascii_mbtowc+0x6>
 800b144:	a901      	add	r1, sp, #4
 800b146:	b142      	cbz	r2, 800b15a <__ascii_mbtowc+0x1a>
 800b148:	b14b      	cbz	r3, 800b15e <__ascii_mbtowc+0x1e>
 800b14a:	7813      	ldrb	r3, [r2, #0]
 800b14c:	600b      	str	r3, [r1, #0]
 800b14e:	7812      	ldrb	r2, [r2, #0]
 800b150:	1e10      	subs	r0, r2, #0
 800b152:	bf18      	it	ne
 800b154:	2001      	movne	r0, #1
 800b156:	b002      	add	sp, #8
 800b158:	4770      	bx	lr
 800b15a:	4610      	mov	r0, r2
 800b15c:	e7fb      	b.n	800b156 <__ascii_mbtowc+0x16>
 800b15e:	f06f 0001 	mvn.w	r0, #1
 800b162:	e7f8      	b.n	800b156 <__ascii_mbtowc+0x16>

0800b164 <_read_r>:
 800b164:	b538      	push	{r3, r4, r5, lr}
 800b166:	4604      	mov	r4, r0
 800b168:	4608      	mov	r0, r1
 800b16a:	4611      	mov	r1, r2
 800b16c:	2200      	movs	r2, #0
 800b16e:	4d05      	ldr	r5, [pc, #20]	; (800b184 <_read_r+0x20>)
 800b170:	602a      	str	r2, [r5, #0]
 800b172:	461a      	mov	r2, r3
 800b174:	f7f6 fb6a 	bl	800184c <_read>
 800b178:	1c43      	adds	r3, r0, #1
 800b17a:	d102      	bne.n	800b182 <_read_r+0x1e>
 800b17c:	682b      	ldr	r3, [r5, #0]
 800b17e:	b103      	cbz	r3, 800b182 <_read_r+0x1e>
 800b180:	6023      	str	r3, [r4, #0]
 800b182:	bd38      	pop	{r3, r4, r5, pc}
 800b184:	20000efc 	.word	0x20000efc

0800b188 <__swbuf_r>:
 800b188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b18a:	460e      	mov	r6, r1
 800b18c:	4614      	mov	r4, r2
 800b18e:	4605      	mov	r5, r0
 800b190:	b118      	cbz	r0, 800b19a <__swbuf_r+0x12>
 800b192:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b194:	b90b      	cbnz	r3, 800b19a <__swbuf_r+0x12>
 800b196:	f7fd ffc9 	bl	800912c <__sinit>
 800b19a:	69a3      	ldr	r3, [r4, #24]
 800b19c:	60a3      	str	r3, [r4, #8]
 800b19e:	89a3      	ldrh	r3, [r4, #12]
 800b1a0:	0719      	lsls	r1, r3, #28
 800b1a2:	d529      	bpl.n	800b1f8 <__swbuf_r+0x70>
 800b1a4:	6923      	ldr	r3, [r4, #16]
 800b1a6:	b33b      	cbz	r3, 800b1f8 <__swbuf_r+0x70>
 800b1a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1ac:	b2f6      	uxtb	r6, r6
 800b1ae:	049a      	lsls	r2, r3, #18
 800b1b0:	4637      	mov	r7, r6
 800b1b2:	d52a      	bpl.n	800b20a <__swbuf_r+0x82>
 800b1b4:	6823      	ldr	r3, [r4, #0]
 800b1b6:	6920      	ldr	r0, [r4, #16]
 800b1b8:	1a18      	subs	r0, r3, r0
 800b1ba:	6963      	ldr	r3, [r4, #20]
 800b1bc:	4283      	cmp	r3, r0
 800b1be:	dc04      	bgt.n	800b1ca <__swbuf_r+0x42>
 800b1c0:	4621      	mov	r1, r4
 800b1c2:	4628      	mov	r0, r5
 800b1c4:	f7fd ff46 	bl	8009054 <_fflush_r>
 800b1c8:	b9e0      	cbnz	r0, 800b204 <__swbuf_r+0x7c>
 800b1ca:	68a3      	ldr	r3, [r4, #8]
 800b1cc:	3b01      	subs	r3, #1
 800b1ce:	60a3      	str	r3, [r4, #8]
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	1c5a      	adds	r2, r3, #1
 800b1d4:	6022      	str	r2, [r4, #0]
 800b1d6:	701e      	strb	r6, [r3, #0]
 800b1d8:	6962      	ldr	r2, [r4, #20]
 800b1da:	1c43      	adds	r3, r0, #1
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d004      	beq.n	800b1ea <__swbuf_r+0x62>
 800b1e0:	89a3      	ldrh	r3, [r4, #12]
 800b1e2:	07db      	lsls	r3, r3, #31
 800b1e4:	d506      	bpl.n	800b1f4 <__swbuf_r+0x6c>
 800b1e6:	2e0a      	cmp	r6, #10
 800b1e8:	d104      	bne.n	800b1f4 <__swbuf_r+0x6c>
 800b1ea:	4621      	mov	r1, r4
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	f7fd ff31 	bl	8009054 <_fflush_r>
 800b1f2:	b938      	cbnz	r0, 800b204 <__swbuf_r+0x7c>
 800b1f4:	4638      	mov	r0, r7
 800b1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1f8:	4621      	mov	r1, r4
 800b1fa:	4628      	mov	r0, r5
 800b1fc:	f7fc fff6 	bl	80081ec <__swsetup_r>
 800b200:	2800      	cmp	r0, #0
 800b202:	d0d1      	beq.n	800b1a8 <__swbuf_r+0x20>
 800b204:	f04f 37ff 	mov.w	r7, #4294967295
 800b208:	e7f4      	b.n	800b1f4 <__swbuf_r+0x6c>
 800b20a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b20e:	81a3      	strh	r3, [r4, #12]
 800b210:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b212:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b216:	6663      	str	r3, [r4, #100]	; 0x64
 800b218:	e7cc      	b.n	800b1b4 <__swbuf_r+0x2c>
	...

0800b21c <_wcrtomb_r>:
 800b21c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b21e:	4c09      	ldr	r4, [pc, #36]	; (800b244 <_wcrtomb_r+0x28>)
 800b220:	4605      	mov	r5, r0
 800b222:	461e      	mov	r6, r3
 800b224:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b228:	b085      	sub	sp, #20
 800b22a:	b909      	cbnz	r1, 800b230 <_wcrtomb_r+0x14>
 800b22c:	460a      	mov	r2, r1
 800b22e:	a901      	add	r1, sp, #4
 800b230:	47b8      	blx	r7
 800b232:	1c43      	adds	r3, r0, #1
 800b234:	bf01      	itttt	eq
 800b236:	2300      	moveq	r3, #0
 800b238:	6033      	streq	r3, [r6, #0]
 800b23a:	238a      	moveq	r3, #138	; 0x8a
 800b23c:	602b      	streq	r3, [r5, #0]
 800b23e:	b005      	add	sp, #20
 800b240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b242:	bf00      	nop
 800b244:	2000086c 	.word	0x2000086c

0800b248 <__ascii_wctomb>:
 800b248:	4603      	mov	r3, r0
 800b24a:	4608      	mov	r0, r1
 800b24c:	b141      	cbz	r1, 800b260 <__ascii_wctomb+0x18>
 800b24e:	2aff      	cmp	r2, #255	; 0xff
 800b250:	d904      	bls.n	800b25c <__ascii_wctomb+0x14>
 800b252:	228a      	movs	r2, #138	; 0x8a
 800b254:	f04f 30ff 	mov.w	r0, #4294967295
 800b258:	601a      	str	r2, [r3, #0]
 800b25a:	4770      	bx	lr
 800b25c:	2001      	movs	r0, #1
 800b25e:	700a      	strb	r2, [r1, #0]
 800b260:	4770      	bx	lr

0800b262 <abort>:
 800b262:	2006      	movs	r0, #6
 800b264:	b508      	push	{r3, lr}
 800b266:	f000 f82d 	bl	800b2c4 <raise>
 800b26a:	2001      	movs	r0, #1
 800b26c:	f7f6 fa48 	bl	8001700 <_exit>

0800b270 <_raise_r>:
 800b270:	291f      	cmp	r1, #31
 800b272:	b538      	push	{r3, r4, r5, lr}
 800b274:	4604      	mov	r4, r0
 800b276:	460d      	mov	r5, r1
 800b278:	d904      	bls.n	800b284 <_raise_r+0x14>
 800b27a:	2316      	movs	r3, #22
 800b27c:	6003      	str	r3, [r0, #0]
 800b27e:	f04f 30ff 	mov.w	r0, #4294967295
 800b282:	bd38      	pop	{r3, r4, r5, pc}
 800b284:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b288:	b112      	cbz	r2, 800b290 <_raise_r+0x20>
 800b28a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b28e:	b94b      	cbnz	r3, 800b2a4 <_raise_r+0x34>
 800b290:	4620      	mov	r0, r4
 800b292:	f000 f831 	bl	800b2f8 <_getpid_r>
 800b296:	462a      	mov	r2, r5
 800b298:	4601      	mov	r1, r0
 800b29a:	4620      	mov	r0, r4
 800b29c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2a0:	f000 b818 	b.w	800b2d4 <_kill_r>
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	d00a      	beq.n	800b2be <_raise_r+0x4e>
 800b2a8:	1c59      	adds	r1, r3, #1
 800b2aa:	d103      	bne.n	800b2b4 <_raise_r+0x44>
 800b2ac:	2316      	movs	r3, #22
 800b2ae:	6003      	str	r3, [r0, #0]
 800b2b0:	2001      	movs	r0, #1
 800b2b2:	e7e6      	b.n	800b282 <_raise_r+0x12>
 800b2b4:	2400      	movs	r4, #0
 800b2b6:	4628      	mov	r0, r5
 800b2b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b2bc:	4798      	blx	r3
 800b2be:	2000      	movs	r0, #0
 800b2c0:	e7df      	b.n	800b282 <_raise_r+0x12>
	...

0800b2c4 <raise>:
 800b2c4:	4b02      	ldr	r3, [pc, #8]	; (800b2d0 <raise+0xc>)
 800b2c6:	4601      	mov	r1, r0
 800b2c8:	6818      	ldr	r0, [r3, #0]
 800b2ca:	f7ff bfd1 	b.w	800b270 <_raise_r>
 800b2ce:	bf00      	nop
 800b2d0:	20000028 	.word	0x20000028

0800b2d4 <_kill_r>:
 800b2d4:	b538      	push	{r3, r4, r5, lr}
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	4d06      	ldr	r5, [pc, #24]	; (800b2f4 <_kill_r+0x20>)
 800b2da:	4604      	mov	r4, r0
 800b2dc:	4608      	mov	r0, r1
 800b2de:	4611      	mov	r1, r2
 800b2e0:	602b      	str	r3, [r5, #0]
 800b2e2:	f7f6 fa2f 	bl	8001744 <_kill>
 800b2e6:	1c43      	adds	r3, r0, #1
 800b2e8:	d102      	bne.n	800b2f0 <_kill_r+0x1c>
 800b2ea:	682b      	ldr	r3, [r5, #0]
 800b2ec:	b103      	cbz	r3, 800b2f0 <_kill_r+0x1c>
 800b2ee:	6023      	str	r3, [r4, #0]
 800b2f0:	bd38      	pop	{r3, r4, r5, pc}
 800b2f2:	bf00      	nop
 800b2f4:	20000efc 	.word	0x20000efc

0800b2f8 <_getpid_r>:
 800b2f8:	f7f6 ba1d 	b.w	8001736 <_getpid>

0800b2fc <findslot>:
 800b2fc:	4b0a      	ldr	r3, [pc, #40]	; (800b328 <findslot+0x2c>)
 800b2fe:	b510      	push	{r4, lr}
 800b300:	4604      	mov	r4, r0
 800b302:	6818      	ldr	r0, [r3, #0]
 800b304:	b118      	cbz	r0, 800b30e <findslot+0x12>
 800b306:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b308:	b90b      	cbnz	r3, 800b30e <findslot+0x12>
 800b30a:	f7fd ff0f 	bl	800912c <__sinit>
 800b30e:	2c13      	cmp	r4, #19
 800b310:	d807      	bhi.n	800b322 <findslot+0x26>
 800b312:	4806      	ldr	r0, [pc, #24]	; (800b32c <findslot+0x30>)
 800b314:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b318:	3201      	adds	r2, #1
 800b31a:	d002      	beq.n	800b322 <findslot+0x26>
 800b31c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b320:	bd10      	pop	{r4, pc}
 800b322:	2000      	movs	r0, #0
 800b324:	e7fc      	b.n	800b320 <findslot+0x24>
 800b326:	bf00      	nop
 800b328:	20000028 	.word	0x20000028
 800b32c:	20000f00 	.word	0x20000f00

0800b330 <error>:
 800b330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b332:	4604      	mov	r4, r0
 800b334:	f7f9 ff94 	bl	8005260 <__errno>
 800b338:	2613      	movs	r6, #19
 800b33a:	4605      	mov	r5, r0
 800b33c:	2700      	movs	r7, #0
 800b33e:	4630      	mov	r0, r6
 800b340:	4639      	mov	r1, r7
 800b342:	beab      	bkpt	0x00ab
 800b344:	4606      	mov	r6, r0
 800b346:	4620      	mov	r0, r4
 800b348:	602e      	str	r6, [r5, #0]
 800b34a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b34c <checkerror>:
 800b34c:	1c43      	adds	r3, r0, #1
 800b34e:	d101      	bne.n	800b354 <checkerror+0x8>
 800b350:	f7ff bfee 	b.w	800b330 <error>
 800b354:	4770      	bx	lr

0800b356 <_swilseek>:
 800b356:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b358:	460c      	mov	r4, r1
 800b35a:	4616      	mov	r6, r2
 800b35c:	f7ff ffce 	bl	800b2fc <findslot>
 800b360:	4605      	mov	r5, r0
 800b362:	b940      	cbnz	r0, 800b376 <_swilseek+0x20>
 800b364:	f7f9 ff7c 	bl	8005260 <__errno>
 800b368:	2309      	movs	r3, #9
 800b36a:	6003      	str	r3, [r0, #0]
 800b36c:	f04f 34ff 	mov.w	r4, #4294967295
 800b370:	4620      	mov	r0, r4
 800b372:	b003      	add	sp, #12
 800b374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b376:	2e02      	cmp	r6, #2
 800b378:	d903      	bls.n	800b382 <_swilseek+0x2c>
 800b37a:	f7f9 ff71 	bl	8005260 <__errno>
 800b37e:	2316      	movs	r3, #22
 800b380:	e7f3      	b.n	800b36a <_swilseek+0x14>
 800b382:	2e01      	cmp	r6, #1
 800b384:	d112      	bne.n	800b3ac <_swilseek+0x56>
 800b386:	6843      	ldr	r3, [r0, #4]
 800b388:	18e4      	adds	r4, r4, r3
 800b38a:	d4f6      	bmi.n	800b37a <_swilseek+0x24>
 800b38c:	682b      	ldr	r3, [r5, #0]
 800b38e:	260a      	movs	r6, #10
 800b390:	466f      	mov	r7, sp
 800b392:	e9cd 3400 	strd	r3, r4, [sp]
 800b396:	4630      	mov	r0, r6
 800b398:	4639      	mov	r1, r7
 800b39a:	beab      	bkpt	0x00ab
 800b39c:	4606      	mov	r6, r0
 800b39e:	4630      	mov	r0, r6
 800b3a0:	f7ff ffd4 	bl	800b34c <checkerror>
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	dbe1      	blt.n	800b36c <_swilseek+0x16>
 800b3a8:	606c      	str	r4, [r5, #4]
 800b3aa:	e7e1      	b.n	800b370 <_swilseek+0x1a>
 800b3ac:	2e02      	cmp	r6, #2
 800b3ae:	d1ed      	bne.n	800b38c <_swilseek+0x36>
 800b3b0:	6803      	ldr	r3, [r0, #0]
 800b3b2:	260c      	movs	r6, #12
 800b3b4:	466f      	mov	r7, sp
 800b3b6:	9300      	str	r3, [sp, #0]
 800b3b8:	4630      	mov	r0, r6
 800b3ba:	4639      	mov	r1, r7
 800b3bc:	beab      	bkpt	0x00ab
 800b3be:	4606      	mov	r6, r0
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f7ff ffc3 	bl	800b34c <checkerror>
 800b3c6:	1c43      	adds	r3, r0, #1
 800b3c8:	d0d0      	beq.n	800b36c <_swilseek+0x16>
 800b3ca:	4404      	add	r4, r0
 800b3cc:	e7de      	b.n	800b38c <_swilseek+0x36>

0800b3ce <_lseek>:
 800b3ce:	f7ff bfc2 	b.w	800b356 <_swilseek>

0800b3d2 <_swiclose>:
 800b3d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3d4:	2402      	movs	r4, #2
 800b3d6:	9001      	str	r0, [sp, #4]
 800b3d8:	ad01      	add	r5, sp, #4
 800b3da:	4620      	mov	r0, r4
 800b3dc:	4629      	mov	r1, r5
 800b3de:	beab      	bkpt	0x00ab
 800b3e0:	4604      	mov	r4, r0
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	f7ff ffb2 	bl	800b34c <checkerror>
 800b3e8:	b003      	add	sp, #12
 800b3ea:	bd30      	pop	{r4, r5, pc}

0800b3ec <_close>:
 800b3ec:	b538      	push	{r3, r4, r5, lr}
 800b3ee:	4605      	mov	r5, r0
 800b3f0:	f7ff ff84 	bl	800b2fc <findslot>
 800b3f4:	4604      	mov	r4, r0
 800b3f6:	b930      	cbnz	r0, 800b406 <_close+0x1a>
 800b3f8:	f7f9 ff32 	bl	8005260 <__errno>
 800b3fc:	2309      	movs	r3, #9
 800b3fe:	6003      	str	r3, [r0, #0]
 800b400:	f04f 30ff 	mov.w	r0, #4294967295
 800b404:	bd38      	pop	{r3, r4, r5, pc}
 800b406:	3d01      	subs	r5, #1
 800b408:	2d01      	cmp	r5, #1
 800b40a:	d809      	bhi.n	800b420 <_close+0x34>
 800b40c:	4b09      	ldr	r3, [pc, #36]	; (800b434 <_close+0x48>)
 800b40e:	689a      	ldr	r2, [r3, #8]
 800b410:	691b      	ldr	r3, [r3, #16]
 800b412:	429a      	cmp	r2, r3
 800b414:	d104      	bne.n	800b420 <_close+0x34>
 800b416:	f04f 33ff 	mov.w	r3, #4294967295
 800b41a:	6003      	str	r3, [r0, #0]
 800b41c:	2000      	movs	r0, #0
 800b41e:	e7f1      	b.n	800b404 <_close+0x18>
 800b420:	6820      	ldr	r0, [r4, #0]
 800b422:	f7ff ffd6 	bl	800b3d2 <_swiclose>
 800b426:	2800      	cmp	r0, #0
 800b428:	d1ec      	bne.n	800b404 <_close+0x18>
 800b42a:	f04f 33ff 	mov.w	r3, #4294967295
 800b42e:	6023      	str	r3, [r4, #0]
 800b430:	e7e8      	b.n	800b404 <_close+0x18>
 800b432:	bf00      	nop
 800b434:	20000f00 	.word	0x20000f00

0800b438 <_isatty>:
 800b438:	b570      	push	{r4, r5, r6, lr}
 800b43a:	f7ff ff5f 	bl	800b2fc <findslot>
 800b43e:	2509      	movs	r5, #9
 800b440:	4604      	mov	r4, r0
 800b442:	b920      	cbnz	r0, 800b44e <_isatty+0x16>
 800b444:	f7f9 ff0c 	bl	8005260 <__errno>
 800b448:	6005      	str	r5, [r0, #0]
 800b44a:	4620      	mov	r0, r4
 800b44c:	bd70      	pop	{r4, r5, r6, pc}
 800b44e:	4628      	mov	r0, r5
 800b450:	4621      	mov	r1, r4
 800b452:	beab      	bkpt	0x00ab
 800b454:	4604      	mov	r4, r0
 800b456:	2c01      	cmp	r4, #1
 800b458:	d0f7      	beq.n	800b44a <_isatty+0x12>
 800b45a:	f7f9 ff01 	bl	8005260 <__errno>
 800b45e:	2400      	movs	r4, #0
 800b460:	4605      	mov	r5, r0
 800b462:	2613      	movs	r6, #19
 800b464:	4630      	mov	r0, r6
 800b466:	4621      	mov	r1, r4
 800b468:	beab      	bkpt	0x00ab
 800b46a:	4606      	mov	r6, r0
 800b46c:	602e      	str	r6, [r5, #0]
 800b46e:	e7ec      	b.n	800b44a <_isatty+0x12>

0800b470 <_init>:
 800b470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b472:	bf00      	nop
 800b474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b476:	bc08      	pop	{r3}
 800b478:	469e      	mov	lr, r3
 800b47a:	4770      	bx	lr

0800b47c <_fini>:
 800b47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b47e:	bf00      	nop
 800b480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b482:	bc08      	pop	{r3}
 800b484:	469e      	mov	lr, r3
 800b486:	4770      	bx	lr
