# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fpga_XEM7310.srcs/sources_1" --include "../../../../fpga_XEM7310.srcs/sources_1/SPI_Master" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r128_256_1/fifo_w256_128_r128_256_1_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_ADS8686/fifo_ADS8686_sim_netlist.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okTriggerOut.v" \
"../../../../fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v" \
"../../../../fpga_XEM7310.srcs/sources_1/reset_synchronizer.v" \
"../../../../fpga_XEM7310.srcs/sources_1/reset_sync_low.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux_8to1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v" \
"../../../../fpga_XEM7310.srcs/sources_1/AD7961.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v" \
"../../../../fpga_XEM7310.srcs/sources_1/one_second_pulse.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v" \
"../../../../fpga_XEM7310.srcs/sources_1/spi_controller.v" \
"../../../../fpga_XEM7310.srcs/sources_1/clock_divider.v" \
"../../../../fpga_XEM7310.srcs/sources_1/spi_data_gen.v" \
"../../../../fpga_XEM7310.srcs/sources_1/general_clock_divide.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ddr3_test.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okBTPipeIn.v" \
"../../../../fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v" \
"../../../../fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v" \
"../../../../fpga_XEM7310.srcs/sources_1/LPF_data_modify_fixpt.v" \
"../../../../fpga_XEM7310.srcs/sources_1/Butterworth.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/Example Design/sync_reset.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v" \
"../../../../fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux4to1_16wide.v" \
"../../../../fpga_XEM7310.srcs/sources_1/AD7961_oneclk.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux8to1_32wide.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_w64_512_r256_128_1/sim/fifo_w64_512_r256_128_1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/dsp_filters/Butter_pipelined.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../fpga_XEM7310.srcs/sources_1" --include "../../../../fpga_XEM7310.srcs/sources_1/SPI_Master" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0" \
"../../../../fpga_XEM7310.srcs/sim_1/SPI_Master/tb_spi_top.v" \

verilog xil_defaultlib  --include "../../../../fpga_XEM7310.srcs/sources_1" --include "../../../../fpga_XEM7310.srcs/sources_1/SPI_Master" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0" \
"../../../../fpga_XEM7310.srcs/sim_1/SPI_Master/tb_spi_wrapper.v" \
"../../../../fpga_XEM7310.srcs/sim_1/new/tb_clock_divider.v" \
"../../../../fpga_XEM7310.srcs/sim_1/new/tb_ad7961.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
