
first_i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ebc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000fc8  08000fc8  00010fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000fe8  08000fe8  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08000fe8  08000fe8  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000fe8  08000fe8  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fe8  08000fe8  00010fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000fec  08000fec  00010fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08000ff0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000018  08001008  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08001008  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003ebe  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e55  00000000  00000000  00023eff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003c0  00000000  00000000  00024d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000348  00000000  00000000  00025118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001617c  00000000  00000000  00025460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003f72  00000000  00000000  0003b5dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000801bf  00000000  00000000  0003f54e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bf70d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d1c  00000000  00000000  000bf760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08000fb0 	.word	0x08000fb0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08000fb0 	.word	0x08000fb0

0800014c <generate_start_bit>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_I2C2_Init(void);
/* USER CODE BEGIN PFP */
void generate_start_bit() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	// Create a start bit
	I2C_2->CR1 |= (1 << 8);
 8000150:	4b0a      	ldr	r3, [pc, #40]	; (800017c <generate_start_bit+0x30>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	881a      	ldrh	r2, [r3, #0]
 8000156:	4b09      	ldr	r3, [pc, #36]	; (800017c <generate_start_bit+0x30>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800015e:	b292      	uxth	r2, r2
 8000160:	801a      	strh	r2, [r3, #0]
	// Wait for SB set to 1
	while((I2C_2->SR1 << 15) == 0);
 8000162:	bf00      	nop
 8000164:	4b05      	ldr	r3, [pc, #20]	; (800017c <generate_start_bit+0x30>)
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	895b      	ldrh	r3, [r3, #10]
 800016a:	03db      	lsls	r3, r3, #15
 800016c:	2b00      	cmp	r3, #0
 800016e:	d0f9      	beq.n	8000164 <generate_start_bit+0x18>
}
 8000170:	bf00      	nop
 8000172:	bf00      	nop
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000004 	.word	0x20000004

08000180 <set_DR_register>:

void set_DR_register(uint8_t value) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	4603      	mov	r3, r0
 8000188:	71fb      	strb	r3, [r7, #7]
	I2C_2->DR = value;
 800018a:	4b05      	ldr	r3, [pc, #20]	; (80001a0 <set_DR_register+0x20>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	79fa      	ldrb	r2, [r7, #7]
 8000190:	b292      	uxth	r2, r2
 8000192:	811a      	strh	r2, [r3, #8]
}
 8000194:	bf00      	nop
 8000196:	370c      	adds	r7, #12
 8000198:	46bd      	mov	sp, r7
 800019a:	bc80      	pop	{r7}
 800019c:	4770      	bx	lr
 800019e:	bf00      	nop
 80001a0:	20000004 	.word	0x20000004

080001a4 <wait_ADDR>:

void wait_ADDR() {
 80001a4:	b480      	push	{r7}
 80001a6:	af00      	add	r7, sp, #0
	// Wait for ADDR set to 1
	while(((I2C_2->SR1 >> 1) << 15) == 0);
 80001a8:	bf00      	nop
 80001aa:	4b06      	ldr	r3, [pc, #24]	; (80001c4 <wait_ADDR+0x20>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	895b      	ldrh	r3, [r3, #10]
 80001b0:	085b      	lsrs	r3, r3, #1
 80001b2:	b29b      	uxth	r3, r3
 80001b4:	03db      	lsls	r3, r3, #15
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d0f7      	beq.n	80001aa <wait_ADDR+0x6>
}
 80001ba:	bf00      	nop
 80001bc:	bf00      	nop
 80001be:	46bd      	mov	sp, r7
 80001c0:	bc80      	pop	{r7}
 80001c2:	4770      	bx	lr
 80001c4:	20000004 	.word	0x20000004

080001c8 <wait_DR_empty>:

void wait_DR_empty() {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	// Wait for TxE set to 1
	while(((I2C_2->SR1 >> 7) << 15) == 0);
 80001cc:	bf00      	nop
 80001ce:	4b06      	ldr	r3, [pc, #24]	; (80001e8 <wait_DR_empty+0x20>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	895b      	ldrh	r3, [r3, #10]
 80001d4:	09db      	lsrs	r3, r3, #7
 80001d6:	b29b      	uxth	r3, r3
 80001d8:	03db      	lsls	r3, r3, #15
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d0f7      	beq.n	80001ce <wait_DR_empty+0x6>
}
 80001de:	bf00      	nop
 80001e0:	bf00      	nop
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	20000004 	.word	0x20000004

080001ec <wait_DR_not_empty>:

void wait_DR_not_empty() {
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	// Wait for RxNE set to 1
	while(((I2C_2->SR1 >> 6) << 15) == 0);
 80001f0:	bf00      	nop
 80001f2:	4b06      	ldr	r3, [pc, #24]	; (800020c <wait_DR_not_empty+0x20>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	895b      	ldrh	r3, [r3, #10]
 80001f8:	099b      	lsrs	r3, r3, #6
 80001fa:	b29b      	uxth	r3, r3
 80001fc:	03db      	lsls	r3, r3, #15
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d0f7      	beq.n	80001f2 <wait_DR_not_empty+0x6>
}
 8000202:	bf00      	nop
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000004 	.word	0x20000004

08000210 <access_eeprom_data>:

void access_eeprom_data(char mode[5], uint8_t RW_address, uint8_t *msg) {
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	60f8      	str	r0, [r7, #12]
 8000218:	460b      	mov	r3, r1
 800021a:	607a      	str	r2, [r7, #4]
 800021c:	72fb      	strb	r3, [r7, #11]
	generate_start_bit();
 800021e:	f7ff ff95 	bl	800014c <generate_start_bit>
	set_DR_register((0x50 << 1) | 0);
 8000222:	20a0      	movs	r0, #160	; 0xa0
 8000224:	f7ff ffac 	bl	8000180 <set_DR_register>
	wait_ADDR();
 8000228:	f7ff ffbc 	bl	80001a4 <wait_ADDR>
	set_DR_register(RW_address);
 800022c:	7afb      	ldrb	r3, [r7, #11]
 800022e:	4618      	mov	r0, r3
 8000230:	f7ff ffa6 	bl	8000180 <set_DR_register>
	wait_DR_empty();
 8000234:	f7ff ffc8 	bl	80001c8 <wait_DR_empty>
	if(mode == 'write' && strlen(*msg) > 0)
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	4a17      	ldr	r2, [pc, #92]	; (8000298 <access_eeprom_data+0x88>)
 800023c:	4293      	cmp	r3, r2
 800023e:	d10c      	bne.n	800025a <access_eeprom_data+0x4a>
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	2b00      	cmp	r3, #0
 8000248:	d007      	beq.n	800025a <access_eeprom_data+0x4a>
	{
		set_DR_register(*msg);
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	4618      	mov	r0, r3
 8000250:	f7ff ff96 	bl	8000180 <set_DR_register>
		wait_DR_empty();
 8000254:	f7ff ffb8 	bl	80001c8 <wait_DR_empty>
 8000258:	e010      	b.n	800027c <access_eeprom_data+0x6c>
	}
	else if(mode == 'read')
 800025a:	68fb      	ldr	r3, [r7, #12]
 800025c:	4a0f      	ldr	r2, [pc, #60]	; (800029c <access_eeprom_data+0x8c>)
 800025e:	4293      	cmp	r3, r2
 8000260:	d10c      	bne.n	800027c <access_eeprom_data+0x6c>
	{
		generate_start_bit();
 8000262:	f7ff ff73 	bl	800014c <generate_start_bit>
		set_DR_register((0x50 << 1) | 1);
 8000266:	20a1      	movs	r0, #161	; 0xa1
 8000268:	f7ff ff8a 	bl	8000180 <set_DR_register>
		wait_DR_not_empty();
 800026c:	f7ff ffbe 	bl	80001ec <wait_DR_not_empty>
		*msg = I2C_2->DR;
 8000270:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <access_eeprom_data+0x90>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	891b      	ldrh	r3, [r3, #8]
 8000276:	b2da      	uxtb	r2, r3
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	701a      	strb	r2, [r3, #0]
	}
	// Generate a stop bit
	I2C_2->CR1 |= (1 << 9);
 800027c:	4b08      	ldr	r3, [pc, #32]	; (80002a0 <access_eeprom_data+0x90>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	881a      	ldrh	r2, [r3, #0]
 8000282:	4b07      	ldr	r3, [pc, #28]	; (80002a0 <access_eeprom_data+0x90>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800028a:	b292      	uxth	r2, r2
 800028c:	801a      	strh	r2, [r3, #0]
}
 800028e:	bf00      	nop
 8000290:	3710      	adds	r7, #16
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	72697465 	.word	0x72697465
 800029c:	72656164 	.word	0x72656164
 80002a0:	20000004 	.word	0x20000004

080002a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002aa:	f000 f927 	bl	80004fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ae:	f000 f85f 	bl	8000370 <SystemClock_Config>
  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
//  MX_I2C2_Init();
  /* USER CODE BEGIN 2 */

  _RCC->APB1ENR |= (1 << 22);		// Enable clock for I2C2
 80002b2:	4b2a      	ldr	r3, [pc, #168]	; (800035c <main+0xb8>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	69da      	ldr	r2, [r3, #28]
 80002b8:	4b28      	ldr	r3, [pc, #160]	; (800035c <main+0xb8>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80002c0:	61da      	str	r2, [r3, #28]
  _RCC->APB2ENR |= (1 << 3);		// Enable clock for GPIOB
 80002c2:	4b26      	ldr	r3, [pc, #152]	; (800035c <main+0xb8>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	699a      	ldr	r2, [r3, #24]
 80002c8:	4b24      	ldr	r3, [pc, #144]	; (800035c <main+0xb8>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f042 0208 	orr.w	r2, r2, #8
 80002d0:	619a      	str	r2, [r3, #24]

  GPIO_B->CRH |= (0xFF << 8);		// Set PB10, PB11 output mode AF open-drain max 50MHz
 80002d2:	4b23      	ldr	r3, [pc, #140]	; (8000360 <main+0xbc>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	685a      	ldr	r2, [r3, #4]
 80002d8:	4b21      	ldr	r3, [pc, #132]	; (8000360 <main+0xbc>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
 80002e0:	605a      	str	r2, [r3, #4]

  I2C_2->CR1 &= ~(1 << 0);			// Disable I2C Peripheral
 80002e2:	4b20      	ldr	r3, [pc, #128]	; (8000364 <main+0xc0>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	881a      	ldrh	r2, [r3, #0]
 80002e8:	4b1e      	ldr	r3, [pc, #120]	; (8000364 <main+0xc0>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	f022 0201 	bic.w	r2, r2, #1
 80002f0:	b292      	uxth	r2, r2
 80002f2:	801a      	strh	r2, [r3, #0]
  I2C_2->CR2 &= ~(0b111111 << 0);	// Reset peripheral clock
 80002f4:	4b1b      	ldr	r3, [pc, #108]	; (8000364 <main+0xc0>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	885a      	ldrh	r2, [r3, #2]
 80002fa:	4b1a      	ldr	r3, [pc, #104]	; (8000364 <main+0xc0>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000302:	b292      	uxth	r2, r2
 8000304:	805a      	strh	r2, [r3, #2]
  I2C_2->CR2 |= (0b101101 << 0);	// Set peripheral clock to 45MHz
 8000306:	4b17      	ldr	r3, [pc, #92]	; (8000364 <main+0xc0>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	885a      	ldrh	r2, [r3, #2]
 800030c:	4b15      	ldr	r3, [pc, #84]	; (8000364 <main+0xc0>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
 8000314:	b292      	uxth	r2, r2
 8000316:	805a      	strh	r2, [r3, #2]
  I2C_2->CCR |= (225 << 0);			// Set SCL clock
 8000318:	4b12      	ldr	r3, [pc, #72]	; (8000364 <main+0xc0>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	89da      	ldrh	r2, [r3, #14]
 800031e:	4b11      	ldr	r3, [pc, #68]	; (8000364 <main+0xc0>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f042 02e1 	orr.w	r2, r2, #225	; 0xe1
 8000326:	b292      	uxth	r2, r2
 8000328:	81da      	strh	r2, [r3, #14]
  I2C_2->CR1 |= (1 << 0);			// Enable I2C Peripheral
 800032a:	4b0e      	ldr	r3, [pc, #56]	; (8000364 <main+0xc0>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	881a      	ldrh	r2, [r3, #0]
 8000330:	4b0c      	ldr	r3, [pc, #48]	; (8000364 <main+0xc0>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	f042 0201 	orr.w	r2, r2, #1
 8000338:	b292      	uxth	r2, r2
 800033a:	801a      	strh	r2, [r3, #0]

  uint8_t write_msg = 1;
 800033c:	2301      	movs	r3, #1
 800033e:	71fb      	strb	r3, [r7, #7]
  access_eeprom_data('write', 0x10, &write_msg);
 8000340:	1dfb      	adds	r3, r7, #7
 8000342:	461a      	mov	r2, r3
 8000344:	2110      	movs	r1, #16
 8000346:	4808      	ldr	r0, [pc, #32]	; (8000368 <main+0xc4>)
 8000348:	f7ff ff62 	bl	8000210 <access_eeprom_data>
  uint8_t read_data;
  access_eeprom_data('read', 0x1, &read_data);
 800034c:	1dbb      	adds	r3, r7, #6
 800034e:	461a      	mov	r2, r3
 8000350:	2101      	movs	r1, #1
 8000352:	4806      	ldr	r0, [pc, #24]	; (800036c <main+0xc8>)
 8000354:	f7ff ff5c 	bl	8000210 <access_eeprom_data>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000358:	e7fe      	b.n	8000358 <main+0xb4>
 800035a:	bf00      	nop
 800035c:	20000000 	.word	0x20000000
 8000360:	20000008 	.word	0x20000008
 8000364:	20000004 	.word	0x20000004
 8000368:	72697465 	.word	0x72697465
 800036c:	72656164 	.word	0x72656164

08000370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b090      	sub	sp, #64	; 0x40
 8000374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000376:	f107 0318 	add.w	r3, r7, #24
 800037a:	2228      	movs	r2, #40	; 0x28
 800037c:	2100      	movs	r1, #0
 800037e:	4618      	mov	r0, r3
 8000380:	f000 fe0e 	bl	8000fa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
 800038e:	60da      	str	r2, [r3, #12]
 8000390:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000392:	2302      	movs	r3, #2
 8000394:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000396:	2301      	movs	r3, #1
 8000398:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800039a:	2310      	movs	r3, #16
 800039c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800039e:	2300      	movs	r3, #0
 80003a0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a2:	f107 0318 	add.w	r3, r7, #24
 80003a6:	4618      	mov	r0, r3
 80003a8:	f000 f9ee 	bl	8000788 <HAL_RCC_OscConfig>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80003b2:	f000 f818 	bl	80003e6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b6:	230f      	movs	r3, #15
 80003b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003ba:	2300      	movs	r3, #0
 80003bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003be:	2300      	movs	r3, #0
 80003c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003c2:	2300      	movs	r3, #0
 80003c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c6:	2300      	movs	r3, #0
 80003c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	2100      	movs	r1, #0
 80003ce:	4618      	mov	r0, r3
 80003d0:	f000 fc5a 	bl	8000c88 <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003da:	f000 f804 	bl	80003e6 <Error_Handler>
  }
}
 80003de:	bf00      	nop
 80003e0:	3740      	adds	r7, #64	; 0x40
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}

080003e6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e6:	b480      	push	{r7}
 80003e8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ea:	b672      	cpsid	i
}
 80003ec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ee:	e7fe      	b.n	80003ee <Error_Handler+0x8>

080003f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <HAL_MspInit+0x5c>)
 80003f8:	699b      	ldr	r3, [r3, #24]
 80003fa:	4a14      	ldr	r2, [pc, #80]	; (800044c <HAL_MspInit+0x5c>)
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b12      	ldr	r3, [pc, #72]	; (800044c <HAL_MspInit+0x5c>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800040e:	4b0f      	ldr	r3, [pc, #60]	; (800044c <HAL_MspInit+0x5c>)
 8000410:	69db      	ldr	r3, [r3, #28]
 8000412:	4a0e      	ldr	r2, [pc, #56]	; (800044c <HAL_MspInit+0x5c>)
 8000414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000418:	61d3      	str	r3, [r2, #28]
 800041a:	4b0c      	ldr	r3, [pc, #48]	; (800044c <HAL_MspInit+0x5c>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000426:	4b0a      	ldr	r3, [pc, #40]	; (8000450 <HAL_MspInit+0x60>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	4a04      	ldr	r2, [pc, #16]	; (8000450 <HAL_MspInit+0x60>)
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000442:	bf00      	nop
 8000444:	3714      	adds	r7, #20
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr
 800044c:	40021000 	.word	0x40021000
 8000450:	40010000 	.word	0x40010000

08000454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000458:	e7fe      	b.n	8000458 <NMI_Handler+0x4>

0800045a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800045a:	b480      	push	{r7}
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800045e:	e7fe      	b.n	800045e <HardFault_Handler+0x4>

08000460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000464:	e7fe      	b.n	8000464 <MemManage_Handler+0x4>

08000466 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000466:	b480      	push	{r7}
 8000468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800046a:	e7fe      	b.n	800046a <BusFault_Handler+0x4>

0800046c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000470:	e7fe      	b.n	8000470 <UsageFault_Handler+0x4>

08000472 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000476:	bf00      	nop
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr

0800047e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr

0800048a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr

08000496 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800049a:	f000 f875 	bl	8000588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004a6:	bf00      	nop
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bc80      	pop	{r7}
 80004ac:	4770      	bx	lr
	...

080004b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80004b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80004b2:	e003      	b.n	80004bc <LoopCopyDataInit>

080004b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80004b4:	4b0b      	ldr	r3, [pc, #44]	; (80004e4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80004b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80004b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80004ba:	3104      	adds	r1, #4

080004bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80004bc:	480a      	ldr	r0, [pc, #40]	; (80004e8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80004be:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80004c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80004c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80004c4:	d3f6      	bcc.n	80004b4 <CopyDataInit>
  ldr r2, =_sbss
 80004c6:	4a0a      	ldr	r2, [pc, #40]	; (80004f0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80004c8:	e002      	b.n	80004d0 <LoopFillZerobss>

080004ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80004ca:	2300      	movs	r3, #0
  str r3, [r2], #4
 80004cc:	f842 3b04 	str.w	r3, [r2], #4

080004d0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80004d0:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80004d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80004d4:	d3f9      	bcc.n	80004ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004d6:	f7ff ffe4 	bl	80004a2 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004da:	f000 fd3d 	bl	8000f58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004de:	f7ff fee1 	bl	80002a4 <main>
  bx lr
 80004e2:	4770      	bx	lr
  ldr r3, =_sidata
 80004e4:	08000ff0 	.word	0x08000ff0
  ldr r0, =_sdata
 80004e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80004ec:	20000018 	.word	0x20000018
  ldr r2, =_sbss
 80004f0:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 80004f4:	20000038 	.word	0x20000038

080004f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004f8:	e7fe      	b.n	80004f8 <ADC1_2_IRQHandler>
	...

080004fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000500:	4b08      	ldr	r3, [pc, #32]	; (8000524 <HAL_Init+0x28>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a07      	ldr	r2, [pc, #28]	; (8000524 <HAL_Init+0x28>)
 8000506:	f043 0310 	orr.w	r3, r3, #16
 800050a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 f907 	bl	8000720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000512:	2000      	movs	r0, #0
 8000514:	f000 f808 	bl	8000528 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000518:	f7ff ff6a 	bl	80003f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800051c:	2300      	movs	r3, #0
}
 800051e:	4618      	mov	r0, r3
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	40022000 	.word	0x40022000

08000528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <HAL_InitTick+0x54>)
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <HAL_InitTick+0x58>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	4619      	mov	r1, r3
 800053a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800053e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000542:	fbb2 f3f3 	udiv	r3, r2, r3
 8000546:	4618      	mov	r0, r3
 8000548:	f000 f911 	bl	800076e <HAL_SYSTICK_Config>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000552:	2301      	movs	r3, #1
 8000554:	e00e      	b.n	8000574 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2b0f      	cmp	r3, #15
 800055a:	d80a      	bhi.n	8000572 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800055c:	2200      	movs	r2, #0
 800055e:	6879      	ldr	r1, [r7, #4]
 8000560:	f04f 30ff 	mov.w	r0, #4294967295
 8000564:	f000 f8e7 	bl	8000736 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000568:	4a06      	ldr	r2, [pc, #24]	; (8000584 <HAL_InitTick+0x5c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800056e:	2300      	movs	r3, #0
 8000570:	e000      	b.n	8000574 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000572:	2301      	movs	r3, #1
}
 8000574:	4618      	mov	r0, r3
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	2000000c 	.word	0x2000000c
 8000580:	20000014 	.word	0x20000014
 8000584:	20000010 	.word	0x20000010

08000588 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800058c:	4b05      	ldr	r3, [pc, #20]	; (80005a4 <HAL_IncTick+0x1c>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	461a      	mov	r2, r3
 8000592:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <HAL_IncTick+0x20>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4413      	add	r3, r2
 8000598:	4a03      	ldr	r2, [pc, #12]	; (80005a8 <HAL_IncTick+0x20>)
 800059a:	6013      	str	r3, [r2, #0]
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	bc80      	pop	{r7}
 80005a2:	4770      	bx	lr
 80005a4:	20000014 	.word	0x20000014
 80005a8:	20000034 	.word	0x20000034

080005ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  return uwTick;
 80005b0:	4b02      	ldr	r3, [pc, #8]	; (80005bc <HAL_GetTick+0x10>)
 80005b2:	681b      	ldr	r3, [r3, #0]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr
 80005bc:	20000034 	.word	0x20000034

080005c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b085      	sub	sp, #20
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	f003 0307 	and.w	r3, r3, #7
 80005ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d0:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <__NVIC_SetPriorityGrouping+0x44>)
 80005d2:	68db      	ldr	r3, [r3, #12]
 80005d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005d6:	68ba      	ldr	r2, [r7, #8]
 80005d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005dc:	4013      	ands	r3, r2
 80005de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005f2:	4a04      	ldr	r2, [pc, #16]	; (8000604 <__NVIC_SetPriorityGrouping+0x44>)
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	60d3      	str	r3, [r2, #12]
}
 80005f8:	bf00      	nop
 80005fa:	3714      	adds	r7, #20
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	e000ed00 	.word	0xe000ed00

08000608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800060c:	4b04      	ldr	r3, [pc, #16]	; (8000620 <__NVIC_GetPriorityGrouping+0x18>)
 800060e:	68db      	ldr	r3, [r3, #12]
 8000610:	0a1b      	lsrs	r3, r3, #8
 8000612:	f003 0307 	and.w	r3, r3, #7
}
 8000616:	4618      	mov	r0, r3
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	6039      	str	r1, [r7, #0]
 800062e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000634:	2b00      	cmp	r3, #0
 8000636:	db0a      	blt.n	800064e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	b2da      	uxtb	r2, r3
 800063c:	490c      	ldr	r1, [pc, #48]	; (8000670 <__NVIC_SetPriority+0x4c>)
 800063e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000642:	0112      	lsls	r2, r2, #4
 8000644:	b2d2      	uxtb	r2, r2
 8000646:	440b      	add	r3, r1
 8000648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800064c:	e00a      	b.n	8000664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	b2da      	uxtb	r2, r3
 8000652:	4908      	ldr	r1, [pc, #32]	; (8000674 <__NVIC_SetPriority+0x50>)
 8000654:	79fb      	ldrb	r3, [r7, #7]
 8000656:	f003 030f 	and.w	r3, r3, #15
 800065a:	3b04      	subs	r3, #4
 800065c:	0112      	lsls	r2, r2, #4
 800065e:	b2d2      	uxtb	r2, r2
 8000660:	440b      	add	r3, r1
 8000662:	761a      	strb	r2, [r3, #24]
}
 8000664:	bf00      	nop
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	e000e100 	.word	0xe000e100
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000678:	b480      	push	{r7}
 800067a:	b089      	sub	sp, #36	; 0x24
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	f003 0307 	and.w	r3, r3, #7
 800068a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	f1c3 0307 	rsb	r3, r3, #7
 8000692:	2b04      	cmp	r3, #4
 8000694:	bf28      	it	cs
 8000696:	2304      	movcs	r3, #4
 8000698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	3304      	adds	r3, #4
 800069e:	2b06      	cmp	r3, #6
 80006a0:	d902      	bls.n	80006a8 <NVIC_EncodePriority+0x30>
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	3b03      	subs	r3, #3
 80006a6:	e000      	b.n	80006aa <NVIC_EncodePriority+0x32>
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ac:	f04f 32ff 	mov.w	r2, #4294967295
 80006b0:	69bb      	ldr	r3, [r7, #24]
 80006b2:	fa02 f303 	lsl.w	r3, r2, r3
 80006b6:	43da      	mvns	r2, r3
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	401a      	ands	r2, r3
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006c0:	f04f 31ff 	mov.w	r1, #4294967295
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ca:	43d9      	mvns	r1, r3
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d0:	4313      	orrs	r3, r2
         );
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3724      	adds	r7, #36	; 0x24
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr

080006dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3b01      	subs	r3, #1
 80006e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006ec:	d301      	bcc.n	80006f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ee:	2301      	movs	r3, #1
 80006f0:	e00f      	b.n	8000712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f2:	4a0a      	ldr	r2, [pc, #40]	; (800071c <SysTick_Config+0x40>)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	3b01      	subs	r3, #1
 80006f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006fa:	210f      	movs	r1, #15
 80006fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000700:	f7ff ff90 	bl	8000624 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000704:	4b05      	ldr	r3, [pc, #20]	; (800071c <SysTick_Config+0x40>)
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800070a:	4b04      	ldr	r3, [pc, #16]	; (800071c <SysTick_Config+0x40>)
 800070c:	2207      	movs	r2, #7
 800070e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000710:	2300      	movs	r3, #0
}
 8000712:	4618      	mov	r0, r3
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	e000e010 	.word	0xe000e010

08000720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000728:	6878      	ldr	r0, [r7, #4]
 800072a:	f7ff ff49 	bl	80005c0 <__NVIC_SetPriorityGrouping>
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}

08000736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000736:	b580      	push	{r7, lr}
 8000738:	b086      	sub	sp, #24
 800073a:	af00      	add	r7, sp, #0
 800073c:	4603      	mov	r3, r0
 800073e:	60b9      	str	r1, [r7, #8]
 8000740:	607a      	str	r2, [r7, #4]
 8000742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000748:	f7ff ff5e 	bl	8000608 <__NVIC_GetPriorityGrouping>
 800074c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	68b9      	ldr	r1, [r7, #8]
 8000752:	6978      	ldr	r0, [r7, #20]
 8000754:	f7ff ff90 	bl	8000678 <NVIC_EncodePriority>
 8000758:	4602      	mov	r2, r0
 800075a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075e:	4611      	mov	r1, r2
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff ff5f 	bl	8000624 <__NVIC_SetPriority>
}
 8000766:	bf00      	nop
 8000768:	3718      	adds	r7, #24
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}

0800076e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	b082      	sub	sp, #8
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f7ff ffb0 	bl	80006dc <SysTick_Config>
 800077c:	4603      	mov	r3, r0
}
 800077e:	4618      	mov	r0, r3
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d101      	bne.n	800079a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
 8000798:	e26c      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	f000 8087 	beq.w	80008b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007a8:	4b92      	ldr	r3, [pc, #584]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	f003 030c 	and.w	r3, r3, #12
 80007b0:	2b04      	cmp	r3, #4
 80007b2:	d00c      	beq.n	80007ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007b4:	4b8f      	ldr	r3, [pc, #572]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	f003 030c 	and.w	r3, r3, #12
 80007bc:	2b08      	cmp	r3, #8
 80007be:	d112      	bne.n	80007e6 <HAL_RCC_OscConfig+0x5e>
 80007c0:	4b8c      	ldr	r3, [pc, #560]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007cc:	d10b      	bne.n	80007e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ce:	4b89      	ldr	r3, [pc, #548]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d06c      	beq.n	80008b4 <HAL_RCC_OscConfig+0x12c>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d168      	bne.n	80008b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007e2:	2301      	movs	r3, #1
 80007e4:	e246      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007ee:	d106      	bne.n	80007fe <HAL_RCC_OscConfig+0x76>
 80007f0:	4b80      	ldr	r3, [pc, #512]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a7f      	ldr	r2, [pc, #508]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	e02e      	b.n	800085c <HAL_RCC_OscConfig+0xd4>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d10c      	bne.n	8000820 <HAL_RCC_OscConfig+0x98>
 8000806:	4b7b      	ldr	r3, [pc, #492]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a7a      	ldr	r2, [pc, #488]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800080c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000810:	6013      	str	r3, [r2, #0]
 8000812:	4b78      	ldr	r3, [pc, #480]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a77      	ldr	r2, [pc, #476]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000818:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	e01d      	b.n	800085c <HAL_RCC_OscConfig+0xd4>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000828:	d10c      	bne.n	8000844 <HAL_RCC_OscConfig+0xbc>
 800082a:	4b72      	ldr	r3, [pc, #456]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4a71      	ldr	r2, [pc, #452]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000834:	6013      	str	r3, [r2, #0]
 8000836:	4b6f      	ldr	r3, [pc, #444]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a6e      	ldr	r2, [pc, #440]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800083c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000840:	6013      	str	r3, [r2, #0]
 8000842:	e00b      	b.n	800085c <HAL_RCC_OscConfig+0xd4>
 8000844:	4b6b      	ldr	r3, [pc, #428]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a6a      	ldr	r2, [pc, #424]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800084a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800084e:	6013      	str	r3, [r2, #0]
 8000850:	4b68      	ldr	r3, [pc, #416]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a67      	ldr	r2, [pc, #412]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800085a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d013      	beq.n	800088c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000864:	f7ff fea2 	bl	80005ac <HAL_GetTick>
 8000868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800086a:	e008      	b.n	800087e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800086c:	f7ff fe9e 	bl	80005ac <HAL_GetTick>
 8000870:	4602      	mov	r2, r0
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	2b64      	cmp	r3, #100	; 0x64
 8000878:	d901      	bls.n	800087e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800087a:	2303      	movs	r3, #3
 800087c:	e1fa      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800087e:	4b5d      	ldr	r3, [pc, #372]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000886:	2b00      	cmp	r3, #0
 8000888:	d0f0      	beq.n	800086c <HAL_RCC_OscConfig+0xe4>
 800088a:	e014      	b.n	80008b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800088c:	f7ff fe8e 	bl	80005ac <HAL_GetTick>
 8000890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000892:	e008      	b.n	80008a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000894:	f7ff fe8a 	bl	80005ac <HAL_GetTick>
 8000898:	4602      	mov	r2, r0
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	2b64      	cmp	r3, #100	; 0x64
 80008a0:	d901      	bls.n	80008a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80008a2:	2303      	movs	r3, #3
 80008a4:	e1e6      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008a6:	4b53      	ldr	r3, [pc, #332]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d1f0      	bne.n	8000894 <HAL_RCC_OscConfig+0x10c>
 80008b2:	e000      	b.n	80008b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d063      	beq.n	800098a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008c2:	4b4c      	ldr	r3, [pc, #304]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	f003 030c 	and.w	r3, r3, #12
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d00b      	beq.n	80008e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008ce:	4b49      	ldr	r3, [pc, #292]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f003 030c 	and.w	r3, r3, #12
 80008d6:	2b08      	cmp	r3, #8
 80008d8:	d11c      	bne.n	8000914 <HAL_RCC_OscConfig+0x18c>
 80008da:	4b46      	ldr	r3, [pc, #280]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d116      	bne.n	8000914 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008e6:	4b43      	ldr	r3, [pc, #268]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <HAL_RCC_OscConfig+0x176>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	691b      	ldr	r3, [r3, #16]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d001      	beq.n	80008fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
 80008fc:	e1ba      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008fe:	4b3d      	ldr	r3, [pc, #244]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	00db      	lsls	r3, r3, #3
 800090c:	4939      	ldr	r1, [pc, #228]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800090e:	4313      	orrs	r3, r2
 8000910:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000912:	e03a      	b.n	800098a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	691b      	ldr	r3, [r3, #16]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d020      	beq.n	800095e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800091c:	4b36      	ldr	r3, [pc, #216]	; (80009f8 <HAL_RCC_OscConfig+0x270>)
 800091e:	2201      	movs	r2, #1
 8000920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000922:	f7ff fe43 	bl	80005ac <HAL_GetTick>
 8000926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000928:	e008      	b.n	800093c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800092a:	f7ff fe3f 	bl	80005ac <HAL_GetTick>
 800092e:	4602      	mov	r2, r0
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	1ad3      	subs	r3, r2, r3
 8000934:	2b02      	cmp	r3, #2
 8000936:	d901      	bls.n	800093c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000938:	2303      	movs	r3, #3
 800093a:	e19b      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800093c:	4b2d      	ldr	r3, [pc, #180]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f003 0302 	and.w	r3, r3, #2
 8000944:	2b00      	cmp	r3, #0
 8000946:	d0f0      	beq.n	800092a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000948:	4b2a      	ldr	r3, [pc, #168]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	695b      	ldr	r3, [r3, #20]
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	4927      	ldr	r1, [pc, #156]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000958:	4313      	orrs	r3, r2
 800095a:	600b      	str	r3, [r1, #0]
 800095c:	e015      	b.n	800098a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800095e:	4b26      	ldr	r3, [pc, #152]	; (80009f8 <HAL_RCC_OscConfig+0x270>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000964:	f7ff fe22 	bl	80005ac <HAL_GetTick>
 8000968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800096a:	e008      	b.n	800097e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800096c:	f7ff fe1e 	bl	80005ac <HAL_GetTick>
 8000970:	4602      	mov	r2, r0
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	2b02      	cmp	r3, #2
 8000978:	d901      	bls.n	800097e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800097a:	2303      	movs	r3, #3
 800097c:	e17a      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800097e:	4b1d      	ldr	r3, [pc, #116]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	2b00      	cmp	r3, #0
 8000988:	d1f0      	bne.n	800096c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f003 0308 	and.w	r3, r3, #8
 8000992:	2b00      	cmp	r3, #0
 8000994:	d03a      	beq.n	8000a0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d019      	beq.n	80009d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800099e:	4b17      	ldr	r3, [pc, #92]	; (80009fc <HAL_RCC_OscConfig+0x274>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009a4:	f7ff fe02 	bl	80005ac <HAL_GetTick>
 80009a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009aa:	e008      	b.n	80009be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009ac:	f7ff fdfe 	bl	80005ac <HAL_GetTick>
 80009b0:	4602      	mov	r2, r0
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	2b02      	cmp	r3, #2
 80009b8:	d901      	bls.n	80009be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80009ba:	2303      	movs	r3, #3
 80009bc:	e15a      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80009c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d0f0      	beq.n	80009ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80009ca:	2001      	movs	r0, #1
 80009cc:	f000 faa6 	bl	8000f1c <RCC_Delay>
 80009d0:	e01c      	b.n	8000a0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009d2:	4b0a      	ldr	r3, [pc, #40]	; (80009fc <HAL_RCC_OscConfig+0x274>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009d8:	f7ff fde8 	bl	80005ac <HAL_GetTick>
 80009dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009de:	e00f      	b.n	8000a00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009e0:	f7ff fde4 	bl	80005ac <HAL_GetTick>
 80009e4:	4602      	mov	r2, r0
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	2b02      	cmp	r3, #2
 80009ec:	d908      	bls.n	8000a00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009ee:	2303      	movs	r3, #3
 80009f0:	e140      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
 80009f2:	bf00      	nop
 80009f4:	40021000 	.word	0x40021000
 80009f8:	42420000 	.word	0x42420000
 80009fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a00:	4b9e      	ldr	r3, [pc, #632]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a04:	f003 0302 	and.w	r3, r3, #2
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d1e9      	bne.n	80009e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f003 0304 	and.w	r3, r3, #4
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	f000 80a6 	beq.w	8000b66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a1e:	4b97      	ldr	r3, [pc, #604]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d10d      	bne.n	8000a46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a2a:	4b94      	ldr	r3, [pc, #592]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	4a93      	ldr	r2, [pc, #588]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a34:	61d3      	str	r3, [r2, #28]
 8000a36:	4b91      	ldr	r3, [pc, #580]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000a38:	69db      	ldr	r3, [r3, #28]
 8000a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a42:	2301      	movs	r3, #1
 8000a44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a46:	4b8e      	ldr	r3, [pc, #568]	; (8000c80 <HAL_RCC_OscConfig+0x4f8>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d118      	bne.n	8000a84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a52:	4b8b      	ldr	r3, [pc, #556]	; (8000c80 <HAL_RCC_OscConfig+0x4f8>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a8a      	ldr	r2, [pc, #552]	; (8000c80 <HAL_RCC_OscConfig+0x4f8>)
 8000a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a5e:	f7ff fda5 	bl	80005ac <HAL_GetTick>
 8000a62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a64:	e008      	b.n	8000a78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a66:	f7ff fda1 	bl	80005ac <HAL_GetTick>
 8000a6a:	4602      	mov	r2, r0
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	2b64      	cmp	r3, #100	; 0x64
 8000a72:	d901      	bls.n	8000a78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a74:	2303      	movs	r3, #3
 8000a76:	e0fd      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a78:	4b81      	ldr	r3, [pc, #516]	; (8000c80 <HAL_RCC_OscConfig+0x4f8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d0f0      	beq.n	8000a66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d106      	bne.n	8000a9a <HAL_RCC_OscConfig+0x312>
 8000a8c:	4b7b      	ldr	r3, [pc, #492]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000a8e:	6a1b      	ldr	r3, [r3, #32]
 8000a90:	4a7a      	ldr	r2, [pc, #488]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000a92:	f043 0301 	orr.w	r3, r3, #1
 8000a96:	6213      	str	r3, [r2, #32]
 8000a98:	e02d      	b.n	8000af6 <HAL_RCC_OscConfig+0x36e>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	68db      	ldr	r3, [r3, #12]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10c      	bne.n	8000abc <HAL_RCC_OscConfig+0x334>
 8000aa2:	4b76      	ldr	r3, [pc, #472]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000aa4:	6a1b      	ldr	r3, [r3, #32]
 8000aa6:	4a75      	ldr	r2, [pc, #468]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000aa8:	f023 0301 	bic.w	r3, r3, #1
 8000aac:	6213      	str	r3, [r2, #32]
 8000aae:	4b73      	ldr	r3, [pc, #460]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ab0:	6a1b      	ldr	r3, [r3, #32]
 8000ab2:	4a72      	ldr	r2, [pc, #456]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ab4:	f023 0304 	bic.w	r3, r3, #4
 8000ab8:	6213      	str	r3, [r2, #32]
 8000aba:	e01c      	b.n	8000af6 <HAL_RCC_OscConfig+0x36e>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	2b05      	cmp	r3, #5
 8000ac2:	d10c      	bne.n	8000ade <HAL_RCC_OscConfig+0x356>
 8000ac4:	4b6d      	ldr	r3, [pc, #436]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4a6c      	ldr	r2, [pc, #432]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000aca:	f043 0304 	orr.w	r3, r3, #4
 8000ace:	6213      	str	r3, [r2, #32]
 8000ad0:	4b6a      	ldr	r3, [pc, #424]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ad2:	6a1b      	ldr	r3, [r3, #32]
 8000ad4:	4a69      	ldr	r2, [pc, #420]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	6213      	str	r3, [r2, #32]
 8000adc:	e00b      	b.n	8000af6 <HAL_RCC_OscConfig+0x36e>
 8000ade:	4b67      	ldr	r3, [pc, #412]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ae0:	6a1b      	ldr	r3, [r3, #32]
 8000ae2:	4a66      	ldr	r2, [pc, #408]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ae4:	f023 0301 	bic.w	r3, r3, #1
 8000ae8:	6213      	str	r3, [r2, #32]
 8000aea:	4b64      	ldr	r3, [pc, #400]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000aec:	6a1b      	ldr	r3, [r3, #32]
 8000aee:	4a63      	ldr	r2, [pc, #396]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000af0:	f023 0304 	bic.w	r3, r3, #4
 8000af4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d015      	beq.n	8000b2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000afe:	f7ff fd55 	bl	80005ac <HAL_GetTick>
 8000b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b04:	e00a      	b.n	8000b1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b06:	f7ff fd51 	bl	80005ac <HAL_GetTick>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d901      	bls.n	8000b1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	e0ab      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b1c:	4b57      	ldr	r3, [pc, #348]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000b1e:	6a1b      	ldr	r3, [r3, #32]
 8000b20:	f003 0302 	and.w	r3, r3, #2
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d0ee      	beq.n	8000b06 <HAL_RCC_OscConfig+0x37e>
 8000b28:	e014      	b.n	8000b54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b2a:	f7ff fd3f 	bl	80005ac <HAL_GetTick>
 8000b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b30:	e00a      	b.n	8000b48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b32:	f7ff fd3b 	bl	80005ac <HAL_GetTick>
 8000b36:	4602      	mov	r2, r0
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d901      	bls.n	8000b48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b44:	2303      	movs	r3, #3
 8000b46:	e095      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b48:	4b4c      	ldr	r3, [pc, #304]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000b4a:	6a1b      	ldr	r3, [r3, #32]
 8000b4c:	f003 0302 	and.w	r3, r3, #2
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d1ee      	bne.n	8000b32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b54:	7dfb      	ldrb	r3, [r7, #23]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d105      	bne.n	8000b66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b5a:	4b48      	ldr	r3, [pc, #288]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000b5c:	69db      	ldr	r3, [r3, #28]
 8000b5e:	4a47      	ldr	r2, [pc, #284]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000b60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	69db      	ldr	r3, [r3, #28]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	f000 8081 	beq.w	8000c72 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b70:	4b42      	ldr	r3, [pc, #264]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f003 030c 	and.w	r3, r3, #12
 8000b78:	2b08      	cmp	r3, #8
 8000b7a:	d061      	beq.n	8000c40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	69db      	ldr	r3, [r3, #28]
 8000b80:	2b02      	cmp	r3, #2
 8000b82:	d146      	bne.n	8000c12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b84:	4b3f      	ldr	r3, [pc, #252]	; (8000c84 <HAL_RCC_OscConfig+0x4fc>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b8a:	f7ff fd0f 	bl	80005ac <HAL_GetTick>
 8000b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b90:	e008      	b.n	8000ba4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b92:	f7ff fd0b 	bl	80005ac <HAL_GetTick>
 8000b96:	4602      	mov	r2, r0
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d901      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	e067      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ba4:	4b35      	ldr	r3, [pc, #212]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1f0      	bne.n	8000b92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6a1b      	ldr	r3, [r3, #32]
 8000bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bb8:	d108      	bne.n	8000bcc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bba:	4b30      	ldr	r3, [pc, #192]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	492d      	ldr	r1, [pc, #180]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bcc:	4b2b      	ldr	r3, [pc, #172]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6a19      	ldr	r1, [r3, #32]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bdc:	430b      	orrs	r3, r1
 8000bde:	4927      	ldr	r1, [pc, #156]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000be0:	4313      	orrs	r3, r2
 8000be2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000be4:	4b27      	ldr	r3, [pc, #156]	; (8000c84 <HAL_RCC_OscConfig+0x4fc>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bea:	f7ff fcdf 	bl	80005ac <HAL_GetTick>
 8000bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bf0:	e008      	b.n	8000c04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bf2:	f7ff fcdb 	bl	80005ac <HAL_GetTick>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d901      	bls.n	8000c04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c00:	2303      	movs	r3, #3
 8000c02:	e037      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c04:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d0f0      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x46a>
 8000c10:	e02f      	b.n	8000c72 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c12:	4b1c      	ldr	r3, [pc, #112]	; (8000c84 <HAL_RCC_OscConfig+0x4fc>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c18:	f7ff fcc8 	bl	80005ac <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c20:	f7ff fcc4 	bl	80005ac <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e020      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c32:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1f0      	bne.n	8000c20 <HAL_RCC_OscConfig+0x498>
 8000c3e:	e018      	b.n	8000c72 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	69db      	ldr	r3, [r3, #28]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d101      	bne.n	8000c4c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e013      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <HAL_RCC_OscConfig+0x4f4>)
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6a1b      	ldr	r3, [r3, #32]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d106      	bne.n	8000c6e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d001      	beq.n	8000c72 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e000      	b.n	8000c74 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c72:	2300      	movs	r3, #0
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3718      	adds	r7, #24
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	40007000 	.word	0x40007000
 8000c84:	42420060 	.word	0x42420060

08000c88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d101      	bne.n	8000c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e0d0      	b.n	8000e3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c9c:	4b6a      	ldr	r3, [pc, #424]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 0307 	and.w	r3, r3, #7
 8000ca4:	683a      	ldr	r2, [r7, #0]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d910      	bls.n	8000ccc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000caa:	4b67      	ldr	r3, [pc, #412]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f023 0207 	bic.w	r2, r3, #7
 8000cb2:	4965      	ldr	r1, [pc, #404]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cba:	4b63      	ldr	r3, [pc, #396]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 0307 	and.w	r3, r3, #7
 8000cc2:	683a      	ldr	r2, [r7, #0]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d001      	beq.n	8000ccc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e0b8      	b.n	8000e3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f003 0302 	and.w	r3, r3, #2
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d020      	beq.n	8000d1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0304 	and.w	r3, r3, #4
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d005      	beq.n	8000cf0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ce4:	4b59      	ldr	r3, [pc, #356]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	4a58      	ldr	r2, [pc, #352]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000cea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000cee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f003 0308 	and.w	r3, r3, #8
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d005      	beq.n	8000d08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cfc:	4b53      	ldr	r3, [pc, #332]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	4a52      	ldr	r2, [pc, #328]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d02:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d08:	4b50      	ldr	r3, [pc, #320]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	494d      	ldr	r1, [pc, #308]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d16:	4313      	orrs	r3, r2
 8000d18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d040      	beq.n	8000da8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d107      	bne.n	8000d3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d2e:	4b47      	ldr	r3, [pc, #284]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d115      	bne.n	8000d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e07f      	b.n	8000e3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d107      	bne.n	8000d56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d46:	4b41      	ldr	r3, [pc, #260]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d109      	bne.n	8000d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e073      	b.n	8000e3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d56:	4b3d      	ldr	r3, [pc, #244]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f003 0302 	and.w	r3, r3, #2
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d101      	bne.n	8000d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	e06b      	b.n	8000e3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d66:	4b39      	ldr	r3, [pc, #228]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f023 0203 	bic.w	r2, r3, #3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	4936      	ldr	r1, [pc, #216]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d74:	4313      	orrs	r3, r2
 8000d76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d78:	f7ff fc18 	bl	80005ac <HAL_GetTick>
 8000d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d7e:	e00a      	b.n	8000d96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d80:	f7ff fc14 	bl	80005ac <HAL_GetTick>
 8000d84:	4602      	mov	r2, r0
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d901      	bls.n	8000d96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d92:	2303      	movs	r3, #3
 8000d94:	e053      	b.n	8000e3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d96:	4b2d      	ldr	r3, [pc, #180]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	f003 020c 	and.w	r2, r3, #12
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d1eb      	bne.n	8000d80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000da8:	4b27      	ldr	r3, [pc, #156]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f003 0307 	and.w	r3, r3, #7
 8000db0:	683a      	ldr	r2, [r7, #0]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d210      	bcs.n	8000dd8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000db6:	4b24      	ldr	r3, [pc, #144]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f023 0207 	bic.w	r2, r3, #7
 8000dbe:	4922      	ldr	r1, [pc, #136]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dc6:	4b20      	ldr	r3, [pc, #128]	; (8000e48 <HAL_RCC_ClockConfig+0x1c0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	683a      	ldr	r2, [r7, #0]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d001      	beq.n	8000dd8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	e032      	b.n	8000e3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f003 0304 	and.w	r3, r3, #4
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d008      	beq.n	8000df6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000de4:	4b19      	ldr	r3, [pc, #100]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	68db      	ldr	r3, [r3, #12]
 8000df0:	4916      	ldr	r1, [pc, #88]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000df2:	4313      	orrs	r3, r2
 8000df4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f003 0308 	and.w	r3, r3, #8
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d009      	beq.n	8000e16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e02:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	00db      	lsls	r3, r3, #3
 8000e10:	490e      	ldr	r1, [pc, #56]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000e12:	4313      	orrs	r3, r2
 8000e14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e16:	f000 f821 	bl	8000e5c <HAL_RCC_GetSysClockFreq>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <HAL_RCC_ClockConfig+0x1c4>)
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	091b      	lsrs	r3, r3, #4
 8000e22:	f003 030f 	and.w	r3, r3, #15
 8000e26:	490a      	ldr	r1, [pc, #40]	; (8000e50 <HAL_RCC_ClockConfig+0x1c8>)
 8000e28:	5ccb      	ldrb	r3, [r1, r3]
 8000e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e2e:	4a09      	ldr	r2, [pc, #36]	; (8000e54 <HAL_RCC_ClockConfig+0x1cc>)
 8000e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e32:	4b09      	ldr	r3, [pc, #36]	; (8000e58 <HAL_RCC_ClockConfig+0x1d0>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff fb76 	bl	8000528 <HAL_InitTick>

  return HAL_OK;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40022000 	.word	0x40022000
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	08000fd8 	.word	0x08000fd8
 8000e54:	2000000c 	.word	0x2000000c
 8000e58:	20000010 	.word	0x20000010

08000e5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e5c:	b490      	push	{r4, r7}
 8000e5e:	b08a      	sub	sp, #40	; 0x28
 8000e60:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e62:	4b2a      	ldr	r3, [pc, #168]	; (8000f0c <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e64:	1d3c      	adds	r4, r7, #4
 8000e66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e6c:	f240 2301 	movw	r3, #513	; 0x201
 8000e70:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61fb      	str	r3, [r7, #28]
 8000e76:	2300      	movs	r3, #0
 8000e78:	61bb      	str	r3, [r7, #24]
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e86:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f003 030c 	and.w	r3, r3, #12
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	d002      	beq.n	8000e9c <HAL_RCC_GetSysClockFreq+0x40>
 8000e96:	2b08      	cmp	r3, #8
 8000e98:	d003      	beq.n	8000ea2 <HAL_RCC_GetSysClockFreq+0x46>
 8000e9a:	e02d      	b.n	8000ef8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e9e:	623b      	str	r3, [r7, #32]
      break;
 8000ea0:	e02d      	b.n	8000efe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	0c9b      	lsrs	r3, r3, #18
 8000ea6:	f003 030f 	and.w	r3, r3, #15
 8000eaa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000eae:	4413      	add	r3, r2
 8000eb0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000eb4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d013      	beq.n	8000ee8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ec0:	4b13      	ldr	r3, [pc, #76]	; (8000f10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	0c5b      	lsrs	r3, r3, #17
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000ece:	4413      	add	r3, r2
 8000ed0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000ed4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	4a0e      	ldr	r2, [pc, #56]	; (8000f14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000eda:	fb02 f203 	mul.w	r2, r2, r3
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ee6:	e004      	b.n	8000ef2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	4a0b      	ldr	r2, [pc, #44]	; (8000f18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000eec:	fb02 f303 	mul.w	r3, r2, r3
 8000ef0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef4:	623b      	str	r3, [r7, #32]
      break;
 8000ef6:	e002      	b.n	8000efe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000efa:	623b      	str	r3, [r7, #32]
      break;
 8000efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000efe:	6a3b      	ldr	r3, [r7, #32]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3728      	adds	r7, #40	; 0x28
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc90      	pop	{r4, r7}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	08000fc8 	.word	0x08000fc8
 8000f10:	40021000 	.word	0x40021000
 8000f14:	007a1200 	.word	0x007a1200
 8000f18:	003d0900 	.word	0x003d0900

08000f1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f24:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <RCC_Delay+0x34>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <RCC_Delay+0x38>)
 8000f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2e:	0a5b      	lsrs	r3, r3, #9
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	fb02 f303 	mul.w	r3, r2, r3
 8000f36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f38:	bf00      	nop
  }
  while (Delay --);
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	1e5a      	subs	r2, r3, #1
 8000f3e:	60fa      	str	r2, [r7, #12]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d1f9      	bne.n	8000f38 <RCC_Delay+0x1c>
}
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	2000000c 	.word	0x2000000c
 8000f54:	10624dd3 	.word	0x10624dd3

08000f58 <__libc_init_array>:
 8000f58:	b570      	push	{r4, r5, r6, lr}
 8000f5a:	2600      	movs	r6, #0
 8000f5c:	4d0c      	ldr	r5, [pc, #48]	; (8000f90 <__libc_init_array+0x38>)
 8000f5e:	4c0d      	ldr	r4, [pc, #52]	; (8000f94 <__libc_init_array+0x3c>)
 8000f60:	1b64      	subs	r4, r4, r5
 8000f62:	10a4      	asrs	r4, r4, #2
 8000f64:	42a6      	cmp	r6, r4
 8000f66:	d109      	bne.n	8000f7c <__libc_init_array+0x24>
 8000f68:	f000 f822 	bl	8000fb0 <_init>
 8000f6c:	2600      	movs	r6, #0
 8000f6e:	4d0a      	ldr	r5, [pc, #40]	; (8000f98 <__libc_init_array+0x40>)
 8000f70:	4c0a      	ldr	r4, [pc, #40]	; (8000f9c <__libc_init_array+0x44>)
 8000f72:	1b64      	subs	r4, r4, r5
 8000f74:	10a4      	asrs	r4, r4, #2
 8000f76:	42a6      	cmp	r6, r4
 8000f78:	d105      	bne.n	8000f86 <__libc_init_array+0x2e>
 8000f7a:	bd70      	pop	{r4, r5, r6, pc}
 8000f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f80:	4798      	blx	r3
 8000f82:	3601      	adds	r6, #1
 8000f84:	e7ee      	b.n	8000f64 <__libc_init_array+0xc>
 8000f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f8a:	4798      	blx	r3
 8000f8c:	3601      	adds	r6, #1
 8000f8e:	e7f2      	b.n	8000f76 <__libc_init_array+0x1e>
 8000f90:	08000fe8 	.word	0x08000fe8
 8000f94:	08000fe8 	.word	0x08000fe8
 8000f98:	08000fe8 	.word	0x08000fe8
 8000f9c:	08000fec 	.word	0x08000fec

08000fa0 <memset>:
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4402      	add	r2, r0
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d100      	bne.n	8000faa <memset+0xa>
 8000fa8:	4770      	bx	lr
 8000faa:	f803 1b01 	strb.w	r1, [r3], #1
 8000fae:	e7f9      	b.n	8000fa4 <memset+0x4>

08000fb0 <_init>:
 8000fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fb2:	bf00      	nop
 8000fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fb6:	bc08      	pop	{r3}
 8000fb8:	469e      	mov	lr, r3
 8000fba:	4770      	bx	lr

08000fbc <_fini>:
 8000fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fbe:	bf00      	nop
 8000fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fc2:	bc08      	pop	{r3}
 8000fc4:	469e      	mov	lr, r3
 8000fc6:	4770      	bx	lr
