# ğŸ§® 8x8 Synchronous FIFO in Verilog

This project implements an **8-depth, 8-bit wide Synchronous FIFO (First-In First-Out)** memory buffer in **Verilog HDL**. FIFO is a fundamental memory structure used widely in digital systems to handle temporary data storage, clock domain crossing, and data rate mismatch between two subsystems.

> ğŸ”§ Designed and simulated on **EDA Playground**  
> ğŸ“¦ Includes Verilog RTL, testbench, and waveform illustrations  
> ğŸ“‹ Covers overrun/underrun, flag handling, and internal memory inspection

---

## ğŸ“ FIFO Overview

- **Depth (Slots)**: 8  
- **Data Width**: 8 bits  
- **Type**: Synchronous (Single Clock Domain)

FIFO is used for:
- âœ… Clock Domain Crossing (CDC)
- âœ… Handling Data Rate Mismatch
- âœ… Temporary Data Buffering

---

### ğŸ§¾ Interface

| Signal        | Direction | Description                             |
|---------------|-----------|-----------------------------------------|
| `clk`         | Input     | Clock signal                            |
| `rst`         | Input     | Active low synchronous reset            |
| `wen`         | Input     | Write enable                            |
| `ren`         | Input     | Read enable                             |
| `w_data`      | Input     | 8-bit write data                        |
| `r_data`      | Output    | 8-bit read data                         |
| `full`        | Output    | FIFO is full (write not allowed)        |
| `empty`       | Output    | FIFO is empty (read not allowed)        |
| `almost_full` | Output    | FIFO nearing full (count â‰¥ 6)           |
| `almost_empty`| Output    | FIFO nearing empty (count â‰¤ 2)          |
| `wp`          | Output    | Write pointer                           |
| `rp`          | Output    | Read pointer                            |

---

## ğŸ” FIFO Control Logic

```text
When wen = 1 AND full = 0  => Write data into FIFO and increment write pointer (wp)
When ren = 1 AND empty = 0 => Read data from FIFO and increment read pointer (rp)

Condition for almost_full  => count >= 6
Condition for almost_empty => count <= 2
Condition for full         => count == 8 (FIFO depth)
Condition for empty        => count == 0
```
- almost_full: Used to prevent overrun
- almost_empty: Used to prevent underrun

Also includes explicit overrun and underrun condition reporting

## ğŸ§ª Testbench Simulation Flow
The testbench performs the following sequence of operations:

- âœ… Write Phase: Random 8-bit data written into FIFO (until full)
- ğŸ” Internal Inspection: View FIFO memory before any reads (Producer view)
- âœ… Read Phase: Data read one-by-one (until empty)
- ğŸ” Post-Read Inspection: View FIFO after complete read (Consumer view)

## ğŸ§ª Functional Test Scenarios Covered
- âœ”ï¸ Normal operation (write â†’ read)
- âœ”ï¸ Full and Empty flag behavior
- âœ”ï¸ Almost Full and Almost Empty thresholds
- âœ”ï¸ Reset FIFO mid-operation
- âœ”ï¸ Overrun and Underrun flag conditions
- âœ”ï¸ Pointer roll-over at max depth
- âœ”ï¸ Read without write & vice versa (error protection)

## ğŸ“Š Simulation Waveform
ğŸ” Waveform shows write and read operations, pointer increment, and full/empty flag transitions.


## ğŸŒ Run It Online (EDA Playground)
Simulate the FIFO live in your browser using the following link:
ğŸ”— EDA Playground: (https://www.edaplayground.com/x/8bZb)

## âš™ï¸ Tools & Technologies
- Language: Verilog HDL (IEEE 1364-2001)
- Simulator: Synopsys VCS / Aldec Riviera (via EDA Playground)
- Platform: Web-based (No installation required)