Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Aug 20 12:27:02 2024
| Host         : DESKTOP-0M9PCUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Exp1_timing_summary_routed.rpt -pb Exp1_timing_summary_routed.pb -rpx Exp1_timing_summary_routed.rpx -warn_on_violation
| Design       : Exp1
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.481ns  (logic 2.181ns (48.685%)  route 2.299ns (51.315%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[5]/Q
                         net (fo=7, routed)           2.299     2.732    sel_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         1.748     4.481 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.481    seg[0]
    P16                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.336ns  (logic 2.224ns (51.293%)  route 2.112ns (48.707%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[5]/Q
                         net (fo=7, routed)           2.112     2.545    sel_OBUF[1]
    N15                  OBUF (Prop_obuf_I_O)         1.791     4.336 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.336    seg[3]
    N15                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.157ns  (logic 2.243ns (53.966%)  route 1.914ns (46.034%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[5]/Q
                         net (fo=7, routed)           1.914     2.347    sel_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.810     4.157 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.157    seg[5]
    L17                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 2.174ns (53.044%)  route 1.925ns (46.956%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE                         0.000     0.000 r  seg_reg[2]_lopt_replica/C
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  seg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.925     2.304    seg_reg[2]_lopt_replica_1
    P17                  OBUF (Prop_obuf_I_O)         1.795     4.099 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.099    seg[1]
    P17                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.053ns  (logic 2.199ns (54.248%)  route 1.854ns (45.752%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[5]/Q
                         net (fo=7, routed)           1.854     2.287    sel_OBUF[1]
    P21                  OBUF (Prop_obuf_I_O)         1.766     4.053 r  sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.053    sel[1]
    P21                                                               r  sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.958ns  (logic 2.204ns (55.698%)  route 1.753ns (44.302%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[5]/Q
                         net (fo=7, routed)           1.753     2.186    sel_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.771     3.958 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.958    seg[4]
    M15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.914ns  (logic 2.218ns (56.670%)  route 1.696ns (43.330%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE                         0.000     0.000 r  seg_reg[2]/C
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  seg_reg[2]/Q
                         net (fo=1, routed)           1.696     2.075    seg_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.839     3.914 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.914    seg[2]
    N17                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.461ns  (logic 2.184ns (63.099%)  route 1.277ns (36.901%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  FSM_onehot_sel_reg[1]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FSM_onehot_sel_reg[1]/Q
                         net (fo=3, routed)           1.277     1.710    sel_OBUF[0]
    L22                  OBUF (Prop_obuf_I_O)         1.751     3.461 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.461    sel[0]
    L22                                                               r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.558ns  (logic 0.538ns (34.537%)  route 1.020ns (65.463%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  FSM_onehot_sel_reg[1]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FSM_onehot_sel_reg[1]/Q
                         net (fo=3, routed)           0.355     0.788    sel_OBUF[0]
    SLICE_X113Y79        LUT3 (Prop_lut3_I0_O)        0.105     0.893 r  seg[2]_i_1/O
                         net (fo=4, routed)           0.665     1.558    seg[2]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  seg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.450ns  (logic 0.538ns (37.113%)  route 0.912ns (62.887%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  FSM_onehot_sel_reg[1]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  FSM_onehot_sel_reg[1]/Q
                         net (fo=3, routed)           0.355     0.788    sel_OBUF[0]
    SLICE_X113Y79        LUT3 (Prop_lut3_I0_O)        0.105     0.893 r  seg[2]_i_1/O
                         net (fo=4, routed)           0.557     1.450    seg[2]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  seg_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.209ns (70.331%)  route 0.088ns (29.669%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_reg[5]/Q
                         net (fo=7, routed)           0.088     0.252    sel_OBUF[1]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  seg[2]_i_1/O
                         net (fo=4, routed)           0.000     0.297    seg[2]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.164ns (51.928%)  route 0.152ns (48.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_reg[5]/Q
                         net (fo=7, routed)           0.152     0.316    sel_OBUF[1]
    SLICE_X112Y79        FDRE                                         r  FSM_onehot_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.164ns (48.018%)  route 0.178ns (51.982%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  FSM_onehot_sel_reg[0]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_sel_reg[0]/Q
                         net (fo=2, routed)           0.178     0.342    sel__0[0]
    SLICE_X112Y79        FDRE                                         r  FSM_onehot_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.164ns (30.488%)  route 0.374ns (69.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  FSM_onehot_sel_reg[1]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_sel_reg[1]/Q
                         net (fo=3, routed)           0.374     0.538    sel_OBUF[0]
    SLICE_X112Y79        FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.209ns (33.403%)  route 0.417ns (66.597%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_reg[5]/Q
                         net (fo=7, routed)           0.088     0.252    sel_OBUF[1]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  seg[2]_i_1/O
                         net (fo=4, routed)           0.329     0.626    seg[2]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  seg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[2]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.209ns (33.403%)  route 0.417ns (66.597%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_reg[5]/Q
                         net (fo=7, routed)           0.088     0.252    sel_OBUF[1]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  seg[2]_i_1/O
                         net (fo=4, routed)           0.329     0.626    seg[2]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  seg_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.209ns (30.834%)  route 0.469ns (69.166%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_reg[5]/Q
                         net (fo=7, routed)           0.088     0.252    sel_OBUF[1]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  seg[2]_i_1/O
                         net (fo=4, routed)           0.381     0.678    seg[2]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  seg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.217ns  (logic 0.920ns (75.571%)  route 0.297ns (24.429%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  FSM_onehot_sel_reg[1]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_sel_reg[1]/Q
                         net (fo=3, routed)           0.297     0.461    sel_OBUF[0]
    L22                  OBUF (Prop_obuf_I_O)         0.756     1.217 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.217    sel[0]
    L22                                                               r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.462ns  (logic 0.940ns (64.275%)  route 0.522ns (35.725%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_reg[5]/Q
                         net (fo=7, routed)           0.522     0.686    sel_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         0.776     1.462 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.462    seg[4]
    M15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.477ns  (logic 0.984ns (66.617%)  route 0.493ns (33.383%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE                         0.000     0.000 r  seg_reg[2]/C
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_reg[2]/Q
                         net (fo=1, routed)           0.493     0.634    seg_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         0.843     1.477 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.477    seg[2]
    N17                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





