// Seed: 892274246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout supply0 id_1;
  for (id_13 = 1; 1; id_13 = 1) begin : LABEL_0
    if (1) begin : LABEL_1
      logic id_14, id_15, id_16 = -1'b0, id_17, id_18, id_19, id_20;
    end
  end
  wire id_21;
  wire [-1 : -1 'b0] id_22;
  parameter id_23 = 1;
  logic id_24;
  assign id_1 = -1;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    input tri1 id_2,
    output supply0 id_3
    , id_14,
    input tri0 id_4,
    input tri1 id_5,
    output wire id_6,
    output wand id_7,
    output tri1 id_8,
    input wor id_9,
    input tri id_10,
    input supply1 id_11,
    input tri1 id_12
);
  always @(-1);
  assign id_1 = -1 == id_9;
  assign id_0 = id_10;
  assign id_1 = 1'b0;
  always @(id_12) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_3 = id_9;
endmodule
