============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  06:25:49 pm
  Module:                 buffer_shift
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                         Type         Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clock_name)                 launch                                         0 R 
buffer_signal_reg[0][2][6]/CP                                       0             0 R 
buffer_signal_reg[0][2][6]/Q       HS65_LS_DFPRQX9        3  9.9   58  +139     139 F 
g26236/D0                                                                +0     139   
g26236/Z                           HS65_LS_MUXI21X2       1  4.1  111   +82     222 R 
g25183/B                                                                 +0     222   
g25183/Z                           HS65_LS_OAI21X3        1  3.7   67   +94     315 F 
buffer_signal_reg[0][2][6]/D  <<<  HS65_LS_DFPRQX9                       +0     315   
buffer_signal_reg[0][2][6]/CP      setup                            0  +128     443 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)                 capture                                     1000 R 
                                   adjustments                         -100     900   
--------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     457ps 
Start-point  : buffer_signal_reg[0][2][6]/CP
End-point    : buffer_signal_reg[0][2][6]/D
