// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmask_generation_VGA.h for the primary calling header

#include "verilated.h"

#include "Vmask_generation_VGA___024root.h"

VL_ATTR_COLD void Vmask_generation_VGA___024root___settle__TOP__1(Vmask_generation_VGA___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmask_generation_VGA__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmask_generation_VGA___024root___settle__TOP__1\n"); );
    // Init
    VlWide<3>/*95:0*/ __Vtemp_h903888f6__0;
    VlWide<4>/*127:0*/ __Vtemp_h541f07b7__0;
    VlWide<5>/*159:0*/ __Vtemp_h3d0dd115__0;
    VlWide<6>/*191:0*/ __Vtemp_ha68208ca__0;
    VlWide<7>/*223:0*/ __Vtemp_h8cc78be5__0;
    VlWide<8>/*255:0*/ __Vtemp_hb8fc699c__0;
    VlWide<9>/*287:0*/ __Vtemp_h66350229__0;
    VlWide<10>/*319:0*/ __Vtemp_h0979935f__0;
    VlWide<11>/*351:0*/ __Vtemp_he60f78e6__0;
    VlWide<12>/*383:0*/ __Vtemp_h2d670361__0;
    VlWide<13>/*415:0*/ __Vtemp_h138606c6__0;
    VlWide<14>/*447:0*/ __Vtemp_h4787dc20__0;
    VlWide<15>/*479:0*/ __Vtemp_hca1b8b60__0;
    VlWide<16>/*511:0*/ __Vtemp_hd267bbeb__0;
    VlWide<17>/*543:0*/ __Vtemp_h3ff11038__0;
    VlWide<18>/*575:0*/ __Vtemp_h57f2d58f__0;
    VlWide<19>/*607:0*/ __Vtemp_hbae51cba__0;
    VlWide<20>/*639:0*/ __Vtemp_h77923fba__0;
    // Body
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfffffc00U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                      << 0xaU) 
                                                     | (0xfffffc00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfffff800U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 0xaU) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0xbU)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfffff000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 0xaU) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0xcU)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xffffe000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0xdU) 
                                                      | (0xffffe000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0xdU)))) 
                                                     | (0xffffe000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xdU))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xffffc000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xdU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0xeU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0xeU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xffff8000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xdU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0xfU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xffff0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 0x10U) 
                                                      | (0xffff0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xdU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x10U)))) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xaU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfffe0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x11U) 
                                                      | (0xfffe0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x11U)))) 
                                                     | (0xfffe0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xdU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0x11U))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfffbffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfffc0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x12U) 
                                                      | (0xfffc0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x11U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x12U)))) 
                                                     | (0xfffc0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfff7ffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfff80000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x12U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x13U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x13U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xffefffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfff00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x12U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x14U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x14U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x14U)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xffe00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x12U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x15U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x15U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xffc00000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0x16U) 
                                                       | (0xffc00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x12U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x16U)))) 
                                                      | (0xffc00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x11U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x16U)))) 
                                                     | (0xffc00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xff800000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x17U) 
                                                       | (0xff800000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x16U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x17U)))) 
                                                      | (0xff800000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x11U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x17U)))) 
                                                     | (0xff800000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x17U))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfeffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xff000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 0x18U) 
                                                      | (0xff000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x17U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x18U)))) 
                                                     | (0xff000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x16U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfdffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfe000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x19U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x17U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x19U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x16U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xfbffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xfc000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x1aU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x17U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1aU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x16U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1aU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xf7ffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xf8000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x1bU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x17U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1bU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x16U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xefffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xf0000000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                      << 0x1cU) 
                                                     | (0xf0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xe0000000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 0x1cU) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 0x1dU)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0xc0000000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 0x1cU) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 0x1eU)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[1U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[1U]) 
                                               | (0x80000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x1fU) 
                                                      | (0x80000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1cU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                               << 0x1fU)))) 
                                                     | (0x80000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1fU))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 1U) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 4U) 
                                                     & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                        | (IData)(vlSelf->mask_generation_VGA__DOT__w6)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffffffeU 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 1U) 
                                                       | (0xfffffffeU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 1U)))) 
                                                      | (0x7ffffffeU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 1U)))) 
                                                     | (0xffffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffffffcU 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 2U) 
                                                       | (0xfffffffcU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 1U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 2U)))) 
                                                      | (0xfffffffcU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 2U)))) 
                                                     | (0x7ffffffcU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffffff8U 
                                                  & ((0xfffffff8U 
                                                      & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 3U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 1U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 3U))) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 3U)))) 
                                                     | (0x7ffffff8U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffffff0U 
                                                  & ((0xfffffff0U 
                                                      & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 4U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 1U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 4U))) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 4U)))) 
                                                     | (0x7ffffff0U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffffffe0U 
                                                  & ((0xffffffe0U 
                                                      & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 5U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 1U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 5U))) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 5U)))) 
                                                     | (0x7fffffe0U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffffffc0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                       << 6U) 
                                                      | (0xffffffc0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 6U)))) 
                                                     | (0xffffffc0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffffff80U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 6U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 7U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 2U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 7U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffffeffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffffff00U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                      << 8U) 
                                                     | (0xffffff00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffffdffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffffe00U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 8U) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                         << 9U)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffffc00U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 8U) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                         << 0xaU)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffff800U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0xbU) 
                                                      | (0xfffff800U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0xbU)))) 
                                                     | (0xfffff800U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xbU))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffff000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xbU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0xcU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 8U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0xcU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffffe000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0xdU) 
                                                      | (0xffffe000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xbU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0xdU)))) 
                                                     | (0xffffe000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xdU))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffffc000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0xeU) 
                                                       | (0xffffc000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xdU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0xeU)))) 
                                                      | (0xffffc000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xbU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0xeU)))) 
                                                     | (0xffffc000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffff8000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xeU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0xfU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xdU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0xfU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xbU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffff0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 0x10U) 
                                                      | (0xffff0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xeU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x10U)))) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xdU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffe0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x10U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x11U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xeU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x11U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xdU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfffbffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfffc0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x10U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x12U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xeU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x12U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xdU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x12U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfff7ffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfff80000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x10U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x13U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xeU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x13U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xdU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffefffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfff00000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                      << 0x14U) 
                                                     | (0xfff00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffe00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x15U) 
                                                      | (0xffe00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x14U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0x15U)))) 
                                                     | (0xffe00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x15U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xffc00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x15U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x16U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x14U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x16U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x16U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xff800000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x15U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x17U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x14U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x17U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfeffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xff000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 0x18U) 
                                                      | (0xff000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x15U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x18U)))) 
                                                     | (0xff000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfdffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfe000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0x19U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x15U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x19U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x14U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xfbffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xfc000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                       << 0x1aU) 
                                                      | (0xfc000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1aU)))) 
                                                     | (0xfc000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xf7ffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xf8000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x1bU) 
                                                      | (0xf8000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                               << 0x1bU)))) 
                                                     | (0xf8000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1bU))))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xefffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xf0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1bU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x1cU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0x1cU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1cU)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xe0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1bU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x1dU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0x1dU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0xc0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1bU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x1eU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0x1eU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[2U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[2U]) 
                                               | (0x80000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x1fU) 
                                                       | (0x80000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1bU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x1fU)))) 
                                                      | (0x80000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1fU)))) 
                                                     | (0x80000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1fU))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                       | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 1U) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 5U) 
                                                     & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffffffeU 
                                                  & (((0xfffffffeU 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 1U))) 
                                                      | (0x7ffffffeU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 1U)))) 
                                                     | (0x7fffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 5U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffffffcU 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 2U) 
                                                      | (0xfffffffcU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 2U)))) 
                                                     | (0x7ffffffcU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffffff8U 
                                                  & ((0xfffffff8U 
                                                      & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 3U)) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 3U)))) 
                                                     | (0x7ffffff8U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffffff0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 4U) 
                                                      | (0xfffffff0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 4U)))) 
                                                     | (0xfffffff0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffffffe0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 4U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 5U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 2U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 5U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffffffc0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 6U) 
                                                       | (0xffffffc0U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 6U)))) 
                                                      | (0xffffffc0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 6U)))) 
                                                     | (0xffffffc0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffffff80U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 7U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 4U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 7U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 2U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 7U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffffeffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffffff00U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                        << 8U) 
                                                       | (0xffffff00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 6U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 8U)))) 
                                                      | (0xffffff00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 8U)))) 
                                                     | (0xffffff00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffffdffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffffe00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                       << 9U) 
                                                      | (0xfffffe00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 9U)))) 
                                                     | (0xfffffe00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 9U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffffc00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 9U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0xaU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 8U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0xaU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffff800U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 9U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0xbU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 8U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0xbU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffff000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 0xcU) 
                                                      | (0xfffff000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 9U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0xcU)))) 
                                                     | (0xfffff000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffffe000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xcU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          << 0xdU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 9U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0xdU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffffc000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0xeU) 
                                                       | (0xffffc000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xcU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0xeU)))) 
                                                      | (0xffffc000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 9U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xeU)))) 
                                                     | (0xffffc000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffff8000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xeU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0xfU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xfU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 9U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffff0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 0x10U) 
                                                      | (0xffff0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xeU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x10U)))) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffe0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x10U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x11U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xeU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x11U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xcU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfffbffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfffc0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 0x12U) 
                                                      | (0xfffc0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x12U)))) 
                                                     | (0xfffc0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xeU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xfff7ffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfff80000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x13U) 
                                                      | (0xfff80000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x13U)))) 
                                                     | (0xfff80000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x13U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffefffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xfff00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x13U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x14U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x12U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x14U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x14U)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffe00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x13U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x15U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x12U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x15U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xffc00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x13U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x16U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x12U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x16U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x16U)))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xff800000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 0x17U) 
                                                       | (0xff800000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x13U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x17U)))) 
                                                      | (0xff800000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x17U)))) 
                                                     | (0xff800000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x17U))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xe0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x1dU) 
                                                      | (0xe0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x1dU)))) 
                                                     | (0xe0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x17U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1dU))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0xc0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                       << 0x1eU) 
                                                      | (0xc0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1dU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1eU)))) 
                                                     | (0xc0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[3U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[3U]) 
                                               | (0x80000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1eU) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x1fU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1dU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1fU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 2U) 
                                                      & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                         | (IData)(vlSelf->mask_generation_VGA__DOT__w7)))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 3U) 
                                                     & (IData)(vlSelf->mask_generation_VGA__DOT__w5))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffffffeU 
                                                  & (((0xfffffffeU 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 1U))) 
                                                      | (0x3ffffffeU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 2U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 1U)))) 
                                                     | (0x1ffffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffffffcU 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 2U) 
                                                      | (0xfffffffcU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 2U)))) 
                                                     | (0x3ffffffcU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 2U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffffff8U 
                                                  & ((0xfffffff8U 
                                                      & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 3U)) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 3U)))) 
                                                     | (0x3ffffff8U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 2U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffffff0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 4U) 
                                                       | (0xfffffff0U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 4U)))) 
                                                      | (0xfffffff0U 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 4U)))) 
                                                     | (0x3ffffff0U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffffffe0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 5U) 
                                                       | (0xffffffe0U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 5U)))) 
                                                      | (0xffffffe0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 5U)))) 
                                                     | (0xffffffe0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffffffc0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 5U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 6U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 4U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 6U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 2U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 6U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 6U)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffffff80U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 7U) 
                                                       | (0xffffff80U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 5U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 7U)))) 
                                                      | (0xffffff80U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 7U)))) 
                                                     | (0xffffff80U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 7U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffffeffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffffff00U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                        << 8U) 
                                                       | (0xffffff00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 7U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 8U)))) 
                                                      | (0xffffff00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 5U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 8U)))) 
                                                     | (0xffffff00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffffdffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffffe00U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 9U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 7U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 9U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 5U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 9U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 4U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffffc00U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0xaU) 
                                                       | (0xfffffc00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xaU)))) 
                                                      | (0xfffffc00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 7U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0xaU)))) 
                                                     | (0xfffffc00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 5U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffff800U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xaU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0xbU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xbU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 7U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xbU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 5U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffff000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                       << 0xcU) 
                                                      | (0xfffff000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xcU)))) 
                                                     | (0xfffff000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffffe000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xcU) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0xdU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xdU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffffc000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xcU) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0xeU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xeU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffff8000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xcU) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0xfU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffff0000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                      << 0x10U) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffe0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x11U) 
                                                      | (0xfffe0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x11U)))) 
                                                     | (0xfffe0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x11U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfffbffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfffc0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x11U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x12U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x10U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0x12U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xcU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x12U)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfff7ffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfff80000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x13U) 
                                                      | (0xfff80000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x11U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x13U)))) 
                                                     | (0xfff80000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x13U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffefffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfff00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x13U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x14U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x14U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x14U)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffe00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x13U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x15U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x15U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xffc00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                       << 0x16U) 
                                                      | (0xffc00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x13U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x16U)))) 
                                                     | (0xffc00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xff800000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x16U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x17U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x13U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x17U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfeffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xff000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 0x18U) 
                                                      | (0xff000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                               << 0x18U)))) 
                                                     | (0xff000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x13U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfdffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfe000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0x19U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x16U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0x19U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x13U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xfbffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xfc000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x1aU) 
                                                      | (0xfc000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1aU)))) 
                                                     | (0xfc000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x16U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                              << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xf7ffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xf8000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x1bU) 
                                                       | (0xf8000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1aU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x1bU)))) 
                                                      | (0xf8000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1bU)))) 
                                                     | (0xf8000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x16U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x1bU))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xefffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xf0000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0x1cU) 
                                                       | (0xf0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1bU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x1cU)))) 
                                                      | (0xf0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x1cU)))) 
                                                     | (0xf0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xe0000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1cU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1dU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1bU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1dU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x1dU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0xc0000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1cU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1eU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1bU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1eU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x1eU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[4U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[4U]) 
                                               | (0x80000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1cU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1fU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1bU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1fU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x1fU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                       | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 4U) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 6U) 
                                                     & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfffffffeU 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 1U) 
                                                      | (0xfffffffeU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 1U)))) 
                                                     | (0xffffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfffffffcU 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 2U) 
                                                      | (0xfffffffcU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 2U)))) 
                                                     | (0xfffffffcU 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfffffff8U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 2U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          << 3U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 1U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 3U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 3U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfffffff0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 2U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          << 4U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 1U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 4U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 4U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffffffe0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 5U) 
                                                       | (0xffffffe0U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 5U)))) 
                                                      | (0xffffffe0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 5U)))) 
                                                     | (0xffffffe0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffffffc0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 5U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 6U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 6U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 1U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 6U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 6U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffffff80U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 5U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 7U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 7U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 1U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 7U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffffc000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 0xeU) 
                                                      | (0xffffc000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0xeU)))) 
                                                     | (0xffffc000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffff8000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                       << 0xfU) 
                                                      | (0xffff8000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xeU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xfU)))) 
                                                     | (0xffff8000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xfU))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffff0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 0x10U) 
                                                      | (0xffff0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xfU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0x10U)))) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xeU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfffe0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x10U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0x11U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xfU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x11U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xeU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfffbffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfffc0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x10U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0x12U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xfU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x12U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xeU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x12U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfff7ffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfff80000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x10U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0x13U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xfU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x13U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xeU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffefffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfff00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                       << 0x14U) 
                                                      | (0xfff00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x14U)))) 
                                                     | (0xfff00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xfU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffe00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x14U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x15U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x10U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0x15U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xfU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xffc00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x16U) 
                                                      | (0xffc00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x14U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                               << 0x16U)))) 
                                                     | (0xffc00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xff800000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x16U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x17U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x14U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0x17U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfeffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xff000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 0x18U) 
                                                      | (0xff000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x18U)))) 
                                                     | (0xff000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                              << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfdffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfe000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x19U) 
                                                       | (0xfe000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x19U)))) 
                                                      | (0xfe000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x19U)))) 
                                                     | (0xfe000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x19U))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xfbffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xfc000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0x1aU) 
                                                       | (0xfc000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x19U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x1aU)))) 
                                                      | (0xfc000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1aU)))) 
                                                     | (0xfc000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x16U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xf7ffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xf8000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1aU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1bU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x19U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1bU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x18U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0x1bU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x16U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xefffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xf0000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1aU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1cU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x19U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1cU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x18U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0x1cU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x16U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x1cU)))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xe0000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 0x1dU) 
                                                       | (0xe0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1aU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x1dU)))) 
                                                      | (0xe0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x19U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1dU)))) 
                                                     | (0xe0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1dU))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0xc0000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x1eU) 
                                                       | (0xc0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1dU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x1eU)))) 
                                                      | (0xc0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1eU)))) 
                                                     | (0xc0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[5U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[5U]) 
                                               | (0x80000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1eU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0x1fU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1dU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x1fU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x1fU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                       | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 2U) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 3U) 
                                                     & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffffffeU 
                                                  & (((0xfffffffeU 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 1U))) 
                                                      | (0x3ffffffeU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 1U)))) 
                                                     | (0x1ffffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffffffcU 
                                                  & (((0xfffffffcU 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 2U))) 
                                                      | (0x3ffffffcU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 2U)))) 
                                                     | (0x1ffffffcU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffffff8U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 3U) 
                                                      | (0xfffffff8U 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 3U)))) 
                                                     | (0x1ffffff8U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffffff0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 4U) 
                                                      | (0xfffffff0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 3U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 4U)))) 
                                                     | (0xfffffff0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffffffe0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 4U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 5U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 3U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 5U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffffffc0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 6U) 
                                                       | (0xffffffc0U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 6U)))) 
                                                      | (0xffffffc0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 3U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 6U)))) 
                                                     | (0xffffffc0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffffff80U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 7U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 4U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 7U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 3U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 7U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffffeffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffffff00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 8U) 
                                                      | (0xffffff00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 6U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 8U)))) 
                                                     | (0xffffff00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffffdffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffffe00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 8U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 9U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 6U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 9U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 4U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffffc00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 8U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0xaU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 6U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xaU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 4U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffff800U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0xbU) 
                                                      | (0xfffff800U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0xbU)))) 
                                                     | (0xfffff800U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0xbU))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffff000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 0xcU) 
                                                      | (0xfffff000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xbU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xcU)))) 
                                                     | (0xfffff000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffffe000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0xdU) 
                                                       | (0xffffe000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xcU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0xdU)))) 
                                                      | (0xffffe000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xbU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xdU)))) 
                                                     | (0xffffe000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xdU))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffffc000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xdU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0xeU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xeU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xbU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0xeU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffff8000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xdU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0xfU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xfU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xbU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xffff0000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                        << 0x10U) 
                                                       | (0xffff0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xdU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x10U)))) 
                                                      | (0xffff0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xcU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x10U)))) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xbU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfffe0000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x11U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xdU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x11U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x11U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xbU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xff800000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x17U) 
                                                      | (0xff800000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0x17U)))) 
                                                     | (0xff800000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x17U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfeffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xff000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 0x18U) 
                                                      | (0xff000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x17U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x18U)))) 
                                                     | (0xff000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x12U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfdffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfe000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x19U) 
                                                      | (0xfe000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x19U)))) 
                                                     | (0xfe000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x17U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0x19U))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xfbffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xfc000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x19U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x1aU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x18U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0x1aU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x17U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0x1aU)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xf7ffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xf8000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x19U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x1bU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x18U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0x1bU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x17U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xefffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xf0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x1cU) 
                                                      | (0xf0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x19U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x1cU)))) 
                                                     | (0xf0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xe0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1cU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x1dU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x19U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x1dU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0xc0000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0x1eU) 
                                                       | (0xc0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1cU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x1eU)))) 
                                                      | (0xc0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x19U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x1eU)))) 
                                                     | (0xc0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[6U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[6U]) 
                                               | (0x80000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1eU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x1fU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1fU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x19U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x1fU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                       | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 2U) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 4U) 
                                                     & (IData)(vlSelf->mask_generation_VGA__DOT__w5))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffffffeU 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 1U) 
                                                      | (0xfffffffeU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 1U)))) 
                                                     | (0x3ffffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffffffcU 
                                                  & ((0xfffffffcU 
                                                      & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 1U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 2U)) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 2U)))) 
                                                     | (0x3ffffffcU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffffff8U 
                                                  & ((0xfffffff8U 
                                                      & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 1U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 3U)) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 3U)))) 
                                                     | (0x3ffffff8U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffffff0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 4U) 
                                                      | (0xfffffff0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 4U)))) 
                                                     | (0xfffffff0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffffffe0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 4U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          << 5U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 1U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 5U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffffffc0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 6U) 
                                                      | (0xffffffc0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 6U)))) 
                                                     | (0xffffffc0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffffff80U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 7U) 
                                                       | (0xffffff80U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 6U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 7U)))) 
                                                      | (0xffffff80U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 7U)))) 
                                                     | (0xffffff80U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 7U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffffeffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffffff00U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                        << 8U) 
                                                       | (0xffffff00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 7U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 8U)))) 
                                                      | (0xffffff00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 6U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 8U)))) 
                                                     | (0xffffff00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffffdffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffffe00U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 9U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 7U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 9U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 6U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 9U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 4U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffffc00U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0xaU) 
                                                       | (0xfffffc00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xaU)))) 
                                                      | (0xfffffc00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 7U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xaU)))) 
                                                     | (0xfffffc00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffff800U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0xbU) 
                                                       | (0xfffff800U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xaU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0xbU)))) 
                                                      | (0xfffff800U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0xbU)))) 
                                                     | (0xfffff800U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 7U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xbU))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfffff000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xbU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0xcU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xaU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xcU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 8U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0xcU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 7U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffffe000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xbU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0xdU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xaU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xdU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 8U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0xdU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 7U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffffc000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 0xeU) 
                                                       | (0xffffc000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xbU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0xeU)))) 
                                                      | (0xffffc000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xeU)))) 
                                                     | (0xffffc000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffff8000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xeU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0xfU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xbU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0xfU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffe00000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                      << 0x15U) 
                                                     | (0xffe00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x15U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xffc00000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 0x16U) 
                                                      | (0xffc00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x15U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0x16U)))) 
                                                     | (0xffc00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xff800000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x16U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          << 0x17U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x15U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x17U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfeffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xff000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 0x18U) 
                                                      | (0xff000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x18U)))) 
                                                     | (0xff000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x15U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfdffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfe000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0x19U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x16U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x19U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x15U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xfbffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xfc000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x1aU) 
                                                       | (0xfc000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1aU)))) 
                                                      | (0xfc000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1aU)))) 
                                                     | (0xfc000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x15U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xf7ffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xf8000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x1aU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0x1bU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1bU))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x16U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x1bU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x15U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xefffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xf0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                       << 0x1cU) 
                                                      | (0xf0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1cU)))) 
                                                     | (0xf0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xe0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1cU) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x1dU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1dU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0xc0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1cU) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x1eU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1eU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[7U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[7U]) 
                                               | (0x80000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x1fU) 
                                                      | (0x80000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1cU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0x1fU)))) 
                                                     | (0x80000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1fU))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 1U) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 4U) 
                                                     & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                        | (IData)(vlSelf->mask_generation_VGA__DOT__w7)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffffffeU 
                                                  & (((0xfffffffeU 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 1U))) 
                                                      | (0x7ffffffeU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 1U)))) 
                                                     | (0xffffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 4U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffffffcU 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 2U) 
                                                       | (0xfffffffcU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 2U)))) 
                                                      | (0x7ffffffcU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 2U)))) 
                                                     | (0xffffffcU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffffff8U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 3U) 
                                                       | (0xfffffff8U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 3U)))) 
                                                      | (0xfffffff8U 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 3U)))) 
                                                     | (0x7ffffff8U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffffff0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 4U) 
                                                       | (0xfffffff0U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 3U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 4U)))) 
                                                      | (0xfffffff0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 4U)))) 
                                                     | (0xfffffff0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffffffe0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 4U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 5U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 3U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 5U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 2U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 5U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffffffc0U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 4U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 6U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 3U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 6U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 2U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 6U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 6U)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffffff80U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 4U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 7U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 3U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 7U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 2U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 7U))) 
                                                     | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffffeffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffffff00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 8U) 
                                                      | (0xffffff00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 8U)))) 
                                                     | (0xffffff00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffffdffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffffe00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 9U) 
                                                      | (0xfffffe00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 9U)))) 
                                                     | (0xfffffe00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 9U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffffc00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0xaU) 
                                                      | (0xfffffc00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 9U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0xaU)))) 
                                                     | (0xfffffc00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffff800U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xaU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0xbU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 9U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xbU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffff000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xaU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0xcU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 9U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xcU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffffe000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xaU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0xdU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 9U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xdU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffffc000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                       << 0xeU) 
                                                      | (0xffffc000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xeU)))) 
                                                     | (0xffffc000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffff8000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xeU) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0xfU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffff0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 0x10U) 
                                                      | (0xffff0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xeU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                               << 0x10U)))) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xaU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffe0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0x11U) 
                                                      | (0xfffe0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x11U)))) 
                                                     | (0xfffe0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xeU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                              << 0x11U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfffbffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfffc0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x11U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0x12U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x10U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0x12U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xeU) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 0x12U)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xfff7ffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfff80000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x13U) 
                                                       | (0xfff80000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x11U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x13U)))) 
                                                      | (0xfff80000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x13U)))) 
                                                     | (0xfff80000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xeU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x13U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffefffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xfff00000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0x14U) 
                                                       | (0xfff00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x13U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x14U)))) 
                                                      | (0xfff00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x11U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x14U)))) 
                                                     | (0xfff00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffe00000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x14U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x15U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x15U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x15U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xffc00000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x14U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x16U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x16U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x16U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x16U)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xff800000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x14U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x17U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x17U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x17U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xe0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 0x1dU) 
                                                      | (0xe0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1dU)))) 
                                                     | (0xe0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1dU))))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0xc0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1dU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          << 0x1eU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x1eU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[8U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[8U]) 
                                               | (0x80000000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 0x1fU) 
                                                       | (0x80000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1dU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x1fU)))) 
                                                      | (0x80000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1fU)))) 
                                                     | (0x80000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1fU))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffffffeU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                    & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                       | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                   | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       >> 1U) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                  | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      >> 3U) 
                                                     & (IData)(vlSelf->mask_generation_VGA__DOT__w5))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffffffdU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffffffeU 
                                                  & (((0xfffffffeU 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 1U))) 
                                                      | (0x7ffffffeU 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 1U)))) 
                                                     | (0x1ffffffeU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffffffbU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffffffcU 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 2U) 
                                                      | (0xfffffffcU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 2U)))) 
                                                     | (0x7ffffffcU 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffffff7U 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffffff8U 
                                                  & ((0xfffffff8U 
                                                      & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 3U)) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 3U)))) 
                                                     | (0x7ffffff8U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffffffefU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffffff0U 
                                                  & ((0xfffffff0U 
                                                      & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 4U)) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 4U)))) 
                                                     | (0x7ffffff0U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffffffdfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffffffe0U 
                                                  & ((0xffffffe0U 
                                                      & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 5U)) 
                                                         | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 5U)))) 
                                                     | (0x7fffffe0U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffffffbfU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffffffc0U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                       << 6U) 
                                                      | (0xffffffc0U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 6U)))) 
                                                     | (0xffffffc0U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffffff7fU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffffff80U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                       << 7U) 
                                                      | (0xffffff80U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 6U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 7U)))) 
                                                     | (0xffffff80U 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 7U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffffeffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffffff00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 8U) 
                                                      | (0xffffff00U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 7U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 8U)))) 
                                                     | (0xffffff00U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffffdffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffffe00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 8U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 9U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 7U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 9U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffffbffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffffc00U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 8U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0xaU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 7U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xaU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffff7ffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffff800U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 8U) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                          << 0xbU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 7U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xbU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 6U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffffefffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffff000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                       << 0xcU) 
                                                      | (0xfffff000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0xcU)))) 
                                                     | (0xfffff000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffffdfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffffe000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                       << 0xdU) 
                                                      | (0xffffe000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xcU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                               << 0xdU)))) 
                                                     | (0xffffe000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xdU))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffffbfffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffffc000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xdU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0xeU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0xeU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffff7fffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffff8000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0xdU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                          << 0xfU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0xfU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffeffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffff0000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       << 0x10U) 
                                                      | (0xffff0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xdU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x10U)))) 
                                                     | (0xffff0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                              << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffdffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffe0000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x11U) 
                                                       | (0xfffe0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x11U)))) 
                                                      | (0xfffe0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xdU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x11U)))) 
                                                     | (0xfffe0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x11U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfffbffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfffc0000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                        << 0x12U) 
                                                       | (0xfffc0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x11U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x12U)))) 
                                                      | (0xfffc0000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x12U)))) 
                                                     | (0xfffc0000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xdU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfff7ffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfff80000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x12U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           << 0x13U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x11U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x13U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x10U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                            << 0x13U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0xdU) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffefffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfff00000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                        << 0x14U) 
                                                       | (0xfff00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x12U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x14U)))) 
                                                      | (0xfff00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x11U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x14U)))) 
                                                     | (0xfff00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffdfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffe00000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x14U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x15U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x12U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x15U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x15U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xffbfffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xffc00000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                        << 0x16U) 
                                                       | (0xffc00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x14U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x16U)))) 
                                                      | (0xffc00000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x16U)))) 
                                                     | (0xffc00000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xff7fffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xff800000U 
                                                  & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x16U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           << 0x17U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x17U))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x12U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x17U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x10U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfeffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xff000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                       << 0x18U) 
                                                      | (0xff000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x18U)))) 
                                                     | (0xff000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfdffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfe000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x19U)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x16U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x19U))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x14U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xfbffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xfc000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x18U) 
                                                       & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x1aU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x16U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1aU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x14U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                           << 0x1aU)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xf7ffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xf8000000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                      << 0x1bU) 
                                                     | (0xf8000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1bU))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xefffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xf0000000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 0x1bU) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0x1cU)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x1cU)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xdfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xe0000000U 
                                                  & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       << 0x1bU) 
                                                      & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0x1dU)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0xbfffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0xc0000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                       << 0x1eU) 
                                                      | (0xc0000000U 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0x1eU)))) 
                                                     | (0xc0000000U 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[9U] = ((0x7fffffffU 
                                                & vlSelf->mask_generation_VGA__DOT__c[9U]) 
                                               | (0x80000000U 
                                                  & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        << 0x1eU) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          << 0x1fU)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1bU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x1fU))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 0x18U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                           << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffffffeU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                         | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 2U) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                    | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        >> 5U) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffffffdU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffffffeU 
                                                    & (((0xfffffffeU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 1U))) 
                                                        | (0x3ffffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 1U)))) 
                                                       | (0x7fffffeU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 5U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffffffbU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffffffcU 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 2U) 
                                                        | (0xfffffffcU 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 2U)))) 
                                                       | (0x3ffffffcU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffffff7U 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffffff8U 
                                                    & ((0xfffffff8U 
                                                        & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 3U)) 
                                                           | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 3U)))) 
                                                       | (0x3ffffff8U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffffffefU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffffff0U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 4U) 
                                                        | (0xfffffff0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 4U)))) 
                                                       | (0xfffffff0U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffffffdfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffffffe0U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 5U) 
                                                         | (0xffffffe0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 4U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 5U)))) 
                                                        | (0xffffffe0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 5U)))) 
                                                       | (0xffffffe0U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffffffbfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffffffc0U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 5U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 6U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 6U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 6U))) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 6U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffffff7fU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffffff80U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 5U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 7U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 7U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 7U))) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffffeffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffffff00U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 8U) 
                                                         | (0xffffff00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 5U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 8U)))) 
                                                        | (0xffffff00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 4U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 8U)))) 
                                                       | (0xffffff00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffffdffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffffe00U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 9U) 
                                                         | (0xfffffe00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 8U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 9U)))) 
                                                        | (0xfffffe00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 5U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 9U)))) 
                                                       | (0xfffffe00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 9U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffffbffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffffc00U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                         << 0xaU) 
                                                        | (0xfffffc00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 9U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0xaU)))) 
                                                       | (0xfffffc00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfffff7ffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffff800U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0xbU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xbU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffffefffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfffff000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0xcU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xcU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffffdfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffffe000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0xdU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xdU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffffbfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffffc000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 0xeU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xeU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffff7fffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffff8000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0xfU) 
                                                         | (0xffff8000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xaU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0xfU)))) 
                                                        | (0xffff8000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 9U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0xfU)))) 
                                                       | (0xffff8000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xfU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xffbfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xffc00000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 0x16U) 
                                                        | (0xffc00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x14U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x16U)))) 
                                                       | (0xffc00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xff7fffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xff800000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x17U) 
                                                         | (0xff800000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x16U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x17U)))) 
                                                        | (0xff800000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x14U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x17U)))) 
                                                       | (0xff800000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x17U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfeffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xff000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x18U) 
                                                         | (0xff000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x17U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x18U)))) 
                                                        | (0xff000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x16U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x18U)))) 
                                                       | (0xff000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x14U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfdffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfe000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x19U) 
                                                         | (0xfe000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x18U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 0x19U)))) 
                                                        | (0xfe000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x17U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x19U)))) 
                                                       | (0xfe000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x16U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x19U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xfbffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xfc000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x19U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1aU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1aU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x17U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1aU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x1aU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xf7ffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xf8000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x19U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1bU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1bU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x17U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1bU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xefffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xf0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x1cU) 
                                                         | (0xf0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x19U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x1cU)))) 
                                                        | (0xf0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1cU)))) 
                                                       | (0xf0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x17U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xdfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xe0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x1dU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x19U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1dU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1dU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x17U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0xbfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0xc0000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                         << 0x1eU) 
                                                        | (0xc0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x1cU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x1eU)))) 
                                                       | (0xc0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xaU] = ((0x7fffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xaU]) 
                                                 | (0x80000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1eU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x1fU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1cU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x1fU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfffffffeU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 2U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w7)))) 
                                                    | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        >> 4U) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w6))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfffffffdU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfffffffeU 
                                                    & (((0xfffffffeU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 1U))) 
                                                        | (0x3ffffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                 << 1U)))) 
                                                       | (0xffffffeU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfffffffbU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfffffffcU 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 2U) 
                                                        | (0xfffffffcU 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 2U)))) 
                                                       | (0x3ffffffcU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 2U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfffffff7U 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfffffff8U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 3U) 
                                                         | (0xfffffff8U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 2U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 3U)))) 
                                                        | (0xfffffff8U 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 3U)))) 
                                                       | (0x3ffffff8U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffffffefU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfffffff0U 
                                                    & ((0xfffffff0U 
                                                        & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 3U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 4U)) 
                                                            | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 2U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 4U))) 
                                                           | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 4U)))) 
                                                       | (0x3ffffff0U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffffffdfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffffffe0U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 5U) 
                                                         | (0xffffffe0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 3U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 5U)))) 
                                                        | (0xffffffe0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 5U)))) 
                                                       | (0xffffffe0U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffffffbfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffffffc0U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 5U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 6U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 3U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 6U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 6U))) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 6U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffffff7fU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffffff80U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 5U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 7U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 3U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 7U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 2U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 7U))) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffffdfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffffe000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 0xdU) 
                                                        | (0xffffe000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xcU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0xdU)))) 
                                                       | (0xffffe000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 0xdU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffffbfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffffc000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0xeU) 
                                                         | (0xffffc000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xdU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0xeU)))) 
                                                        | (0xffffc000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xcU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0xeU)))) 
                                                       | (0xffffc000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffff7fffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffff8000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xeU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xfU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xdU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0xfU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xfU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfffeffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffff0000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x10U) 
                                                         | (0xffff0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xeU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x10U)))) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xdU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x10U)))) 
                                                       | (0xffff0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xcU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfffdffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfffe0000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x11U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xeU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x11U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xdU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0x11U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfffbffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfffc0000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x12U) 
                                                         | (0xfffc0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x10U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 0x12U)))) 
                                                        | (0xfffc0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xeU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x12U)))) 
                                                       | (0xfffc0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xcU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfff7ffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfff80000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x13U) 
                                                         | (0xfff80000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x12U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x13U)))) 
                                                        | (0xfff80000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x13U)))) 
                                                       | (0xfff80000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xeU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x13U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffefffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfff00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x14U) 
                                                         | (0xfff00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x13U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x14U)))) 
                                                        | (0xfff00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x12U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x14U)))) 
                                                       | (0xfff00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffdfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffe00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x15U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x13U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x15U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x12U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0x15U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xffbfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xffc00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x16U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x13U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x16U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x12U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0x16U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x16U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xff7fffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xff800000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x17U) 
                                                         | (0xff800000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x14U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x17U)))) 
                                                        | (0xff800000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x13U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x17U)))) 
                                                       | (0xff800000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x17U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfeffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xff000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x18U) 
                                                         | (0xff000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x17U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x18U)))) 
                                                        | (0xff000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x14U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x18U)))) 
                                                       | (0xff000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x13U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfdffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfe000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x19U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x17U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x19U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x19U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xfbffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xfc000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                         << 0x1aU) 
                                                        | (0xfc000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1aU)))) 
                                                       | (0xfc000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x17U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xf7ffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xf8000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0x1bU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1bU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x17U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xefffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xf0000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 0x1cU) 
                                                        | (0xf0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x1aU) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                 << 0x1cU)))) 
                                                       | (0xf0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xdfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xe0000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1cU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1dU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1aU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x1dU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0xbfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0xc0000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1cU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1eU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1aU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x1eU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xbU] = ((0x7fffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xbU]) 
                                                 | (0x80000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1cU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1fU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1aU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x1fU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffffffeU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                         | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 4U) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                    | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        >> 6U) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffffffdU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffffffeU 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                        << 1U) 
                                                       | (0xfffffffeU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffffffbU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffffffcU 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 1U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 2U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 2U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffffff7U 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffffff8U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 1U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 3U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 3U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffffffefU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffffff0U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 1U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 4U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 4U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffffffdfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffffffe0U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 1U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 5U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffffffbfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffffffc0U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                         << 6U) 
                                                        | (0xffffffc0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 1U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 6U)))) 
                                                       | (0xffffffc0U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffffff7fU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffffff80U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 6U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                            << 7U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 1U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 7U))) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffffeffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffffff00U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                        << 8U) 
                                                       | (0xffffff00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 6U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                                << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffffdffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffffe00U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 9U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 6U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffffbffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffffc00U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xaU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 6U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffff7ffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffff800U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 0xbU) 
                                                        | (0xfffff800U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0xbU)))) 
                                                       | (0xfffff800U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 6U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0xbU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffffefffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffff000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 0xcU) 
                                                        | (0xfffff000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xbU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0xcU)))) 
                                                       | (0xfffff000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffffdfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffffe000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xdU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xbU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xdU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffffbfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffffc000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xeU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xbU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xeU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffff7fffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffff8000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0xfU) 
                                                         | (0xffff8000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xcU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0xfU)))) 
                                                        | (0xffff8000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xbU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0xfU)))) 
                                                       | (0xffff8000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xfU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffeffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffff0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                         << 0x10U) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xfU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x10U)))) 
                                                       | (0xffff0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xcU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffdffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffe0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x10U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0x11U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xfU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x11U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfffbffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfffc0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 0x12U) 
                                                        | (0xfffc0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0x12U)))) 
                                                       | (0xfffc0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xfU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfff7ffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfff80000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x12U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x13U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x13U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xfU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffefffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfff00000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x12U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0x14U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x14U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xfU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x14U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffdfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffe00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x15U) 
                                                         | (0xffe00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x12U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x15U)))) 
                                                        | (0xffe00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x15U)))) 
                                                       | (0xffe00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xfU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x15U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xffbfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xffc00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x16U) 
                                                         | (0xffc00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x15U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x16U)))) 
                                                        | (0xffc00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x12U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x16U)))) 
                                                       | (0xffc00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xff7fffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xff800000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x17U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x15U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x17U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x12U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x17U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfeffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xff000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                         << 0x18U) 
                                                        | (0xff000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x16U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x18U)))) 
                                                       | (0xff000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x15U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfdffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfe000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x18U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0x19U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x16U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x19U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x15U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xfbffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xfc000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 0x1aU) 
                                                        | (0xfc000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0x1aU)))) 
                                                       | (0xfc000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x16U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xf7ffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xf8000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1bU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1bU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xefffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xf0000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x1aU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x1cU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1cU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x1cU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xdfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xe0000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0x1dU) 
                                                        | (0xe0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x1aU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x1dU)))) 
                                                       | (0xe0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 0x1dU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0xbfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0xc0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x1eU) 
                                                         | (0xc0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1dU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x1eU)))) 
                                                        | (0xc0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x1aU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x1eU)))) 
                                                       | (0xc0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xcU] = ((0x7fffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xcU]) 
                                                 | (0x80000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x1fU) 
                                                         | (0x80000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1eU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x1fU)))) 
                                                        | (0x80000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x1dU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x1fU)))) 
                                                       | (0x80000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1fU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffffffeU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          >> 1U) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 2U) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                    | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        >> 3U) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffffffdU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffffffeU 
                                                    & ((((0xfffffffeU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 1U))) 
                                                         | (0x7ffffffeU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 1U)))) 
                                                        | (0x3ffffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 1U)))) 
                                                       | (0x1ffffffeU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 3U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffffffbU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffffffcU 
                                                    & ((((0xfffffffcU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 2U))) 
                                                         | (0x7ffffffcU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 2U)))) 
                                                        | (0x3ffffffcU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 2U)))) 
                                                       | (0x1ffffffcU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 3U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffffff7U 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffffff8U 
                                                    & ((((0xfffffff8U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 3U))) 
                                                         | (0x7ffffff8U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 3U)))) 
                                                        | (0x3ffffff8U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 3U)))) 
                                                       | (0x1ffffff8U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 3U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffffdffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffffe00U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 9U) 
                                                        | (0xfffffe00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 9U)))) 
                                                       | (0xfffffe00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 4U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                << 9U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffffbffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffffc00U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0xaU) 
                                                         | (0xfffffc00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 9U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0xaU)))) 
                                                        | (0xfffffc00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0xaU)))) 
                                                       | (0xfffffc00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffff7ffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffff800U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0xbU) 
                                                         | (0xfffff800U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xaU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0xbU)))) 
                                                        | (0xfffff800U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 9U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0xbU)))) 
                                                       | (0xfffff800U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xbU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xffffefffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffff000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xbU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0xcU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xcU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xcU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xffffdfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xffffe000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xbU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0xdU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xdU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xdU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xffffbfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xffffc000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0xeU) 
                                                         | (0xffffc000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xbU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0xeU)))) 
                                                        | (0xffffc000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xaU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0xeU)))) 
                                                       | (0xffffc000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xffff7fffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xffff8000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xeU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0xfU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xbU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xfU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xaU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0xfU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffeffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xffff0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                         << 0x10U) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xeU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x10U)))) 
                                                       | (0xffff0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xbU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffdffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffe0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x10U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0x11U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xeU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0x11U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xbU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfffbffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfffc0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0x12U) 
                                                        | (0xfffc0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0x12U)))) 
                                                       | (0xfffc0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xeU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfff7ffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfff80000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 0x13U) 
                                                        | (0xfff80000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x12U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x13U)))) 
                                                       | (0xfff80000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 0x13U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xffefffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfff00000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x13U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x14U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x12U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x14U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 0x14U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xffdfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xffe00000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x13U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x15U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x12U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x15U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xffbfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xffc00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x16U) 
                                                         | (0xffc00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x13U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x16U)))) 
                                                        | (0xffc00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x12U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x16U)))) 
                                                       | (0xffc00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xff7fffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xff800000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x17U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x13U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x17U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x12U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x17U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfeffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xff000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                         << 0x18U) 
                                                        | (0xff000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x16U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x18U)))) 
                                                       | (0xff000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x12U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfdffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfe000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0x19U) 
                                                        | (0xfe000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0x19U)))) 
                                                       | (0xfe000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x16U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x19U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xfbffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xfc000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x19U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x1aU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1aU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x1aU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xf7ffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xf8000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x19U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                            << 0x1bU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x1bU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xefffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xf0000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 0x1cU) 
                                                        | (0xf0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x19U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x1cU)))) 
                                                       | (0xf0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xdfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xe0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x1dU) 
                                                         | (0xe0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1cU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x1dU)))) 
                                                        | (0xe0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x19U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x1dU)))) 
                                                       | (0xe0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1dU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0xbfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0xc0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1dU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1eU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1cU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1eU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x19U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1eU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xdU] = ((0x7fffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xdU]) 
                                                 | (0x80000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1dU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x1fU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1cU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1fU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x19U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1fU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffffffeU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                      & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                         | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 3U) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                    | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        >> 4U) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w6))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffffffdU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffffffeU 
                                                    & (((0xfffffffeU 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 1U))) 
                                                        | (0x1ffffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 3U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 1U)))) 
                                                       | (0xffffffeU 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              >> 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffffffbU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffffffcU 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                        << 2U) 
                                                       | (0xfffffffcU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffffff7U 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffffff8U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 2U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 3U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 3U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffffffefU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffffff0U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 2U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 4U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 4U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffffffdfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffffffe0U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 2U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 5U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffffffbfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffffffc0U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 2U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 6U)) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 6U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffffff7fU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffffff80U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                         << 7U) 
                                                        | (0xffffff80U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 7U)))) 
                                                       | (0xffffff80U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 7U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffffeffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffffff00U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                        << 8U) 
                                                       | (0xffffff00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 7U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffffdffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffffe00U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 9U)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 7U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffffbffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffffc00U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xaU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 7U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffff7ffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffff800U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         << 8U) 
                                                        & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0xbU)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 7U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffffefffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffff000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 0xcU) 
                                                        | (0xfffff000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0xcU)))) 
                                                       | (0xfffff000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 7U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffffdfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffffe000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0xdU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xdU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 7U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffffbfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffffc000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                         << 0xeU) 
                                                        | (0xffffc000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xcU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0xeU)))) 
                                                       | (0xffffc000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffff7fffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffff8000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xeU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0xfU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xfU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffeffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffff0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                         << 0x10U) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xeU) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                 << 0x10U)))) 
                                                       | (0xffff0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xcU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffdffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffe0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 0x11U) 
                                                        | (0xfffe0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x11U)))) 
                                                       | (0xfffe0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xeU) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                << 0x11U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfffbffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfffc0000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x12U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x12U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xeU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0x12U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfff7ffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfff80000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x11U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            << 0x13U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x13U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xeU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffefffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfff00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x14U) 
                                                         | (0xfff00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x11U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x14U)))) 
                                                        | (0xfff00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x14U)))) 
                                                       | (0xfff00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xeU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffdfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffe00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x15U) 
                                                         | (0xffe00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x14U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x15U)))) 
                                                        | (0xffe00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x11U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x15U)))) 
                                                       | (0xffe00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x15U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xffbfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xffc00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x16U) 
                                                         | (0xffc00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x15U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x16U)))) 
                                                        | (0xffc00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x14U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x16U)))) 
                                                       | (0xffc00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xff7fffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xff800000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x16U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x17U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x15U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x17U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x17U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfeffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xff000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x18U) 
                                                         | (0xff000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x16U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x18U)))) 
                                                        | (0xff000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x15U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x18U)))) 
                                                       | (0xff000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x14U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfdffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfe000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x19U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x19U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x15U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x19U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xfbffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xfc000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x1aU) 
                                                         | (0xfc000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x18U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 0x1aU)))) 
                                                        | (0xfc000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x16U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x1aU)))) 
                                                       | (0xfc000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x15U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xf7ffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xf8000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x1bU) 
                                                         | (0xf8000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1aU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x1bU)))) 
                                                        | (0xf8000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1bU)))) 
                                                       | (0xf8000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x15U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x1bU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xefffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xf0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x1cU) 
                                                         | (0xf0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1bU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x1cU)))) 
                                                        | (0xf0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x1aU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x1cU)))) 
                                                       | (0xf0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xdfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xe0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x1dU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1dU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1aU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x1dU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0xbfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0xc0000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x1eU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1eU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1aU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x1eU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xeU] = ((0x7fffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xeU]) 
                                                 | (0x80000000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x1fU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1fU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1aU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x1fU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x18U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffffffdfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffffffe0U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                         << 5U) 
                                                        | (0xffffffe0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 3U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 5U)))) 
                                                       | (0xffffffe0U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffffffbfU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffffffc0U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 6U) 
                                                         | (0xffffffc0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 5U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 6U)))) 
                                                        | (0xffffffc0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 3U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 6U)))) 
                                                       | (0xffffffc0U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffffff7fU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffffff80U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 6U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 7U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 5U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 7U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 3U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 7U))) 
                                                       | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfffffeffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffffff00U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 8U) 
                                                         | (0xffffff00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 6U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 8U)))) 
                                                        | (0xffffff00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 5U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 8U)))) 
                                                       | (0xffffff00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 3U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfffffdffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfffffe00U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 9U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 6U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 9U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 5U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 9U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 3U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfffffbffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfffffc00U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                         << 0xaU) 
                                                        | (0xfffffc00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0xaU)))) 
                                                       | (0xfffffc00U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 6U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfffff7ffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfffff800U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xaU) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                            << 0xbU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xbU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 6U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffffefffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfffff000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                         << 0xcU) 
                                                        | (0xfffff000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xaU) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                 << 0xcU)))) 
                                                       | (0xfffff000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffffdfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffffe000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xdU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xaU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0xdU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffffbfffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffffc000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0xcU) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                            << 0xeU)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xaU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0xeU))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffff7fffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffff8000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0xfU) 
                                                         | (0xffff8000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xcU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0xfU)))) 
                                                        | (0xffff8000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xaU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0xfU)))) 
                                                       | (0xffff8000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xfU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfffeffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffff0000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x10U) 
                                                         | (0xffff0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xfU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x10U)))) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xcU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x10U)))) 
                                                       | (0xffff0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xaU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfffdffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfffe0000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x11U) 
                                                         | (0xfffe0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x10U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 0x11U)))) 
                                                        | (0xfffe0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xfU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x11U)))) 
                                                       | (0xfffe0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xcU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x11U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfffbffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfffc0000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0x12U) 
                                                         | (0xfffc0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x11U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x12U)))) 
                                                        | (0xfffc0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x12U)))) 
                                                       | (0xfffc0000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xfU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xfff7ffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfff80000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x12U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0x13U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x11U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x13U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x13U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xfU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffefffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xfff00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x14U) 
                                                         | (0xfff00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x12U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x14U)))) 
                                                        | (0xfff00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x11U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x14U)))) 
                                                       | (0xfff00000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x10U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffdfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffe00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x15U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x15U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x11U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x15U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xffbfffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xffc00000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x16U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x16U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x11U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x16U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x16U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xff7fffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xff800000U 
                                                    & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x17U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x17U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x11U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x17U))) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0xbfffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0xc0000000U 
                                                    & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                        << 0x1eU) 
                                                       | (0xc0000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[0xfU] = ((0x7fffffffU 
                                                  & vlSelf->mask_generation_VGA__DOT__c[0xfU]) 
                                                 | (0x80000000U 
                                                    & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                         << 0x1fU) 
                                                        | (0x80000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x1eU) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                                 << 0x1fU)))) 
                                                       | (0x80000000U 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x18U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0x1fU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffffffeU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          >> 1U) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 2U) 
                                                        & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                           | (IData)(vlSelf->mask_generation_VGA__DOT__w6)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffffffdU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffffffeU 
                                                     & (((0xfffffffeU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 1U))) 
                                                         | (0x7ffffffeU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 1U)))) 
                                                        | (0x3ffffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                                 << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffffffbU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffffffcU 
                                                     & (((0xfffffffcU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 2U))) 
                                                         | (0x7ffffffcU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 2U)))) 
                                                        | (0x3ffffffcU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                                 << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffffff7U 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffffff8U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                           << 3U) 
                                                          | (0xfffffff8U 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                   << 3U)))) 
                                                         | (0x7ffffff8U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 3U)))) 
                                                        | (0x3ffffff8U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffffffefU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffffff0U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 4U) 
                                                          | (0xfffffff0U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 3U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 4U)))) 
                                                         | (0xfffffff0U 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 4U)))) 
                                                        | (0x7ffffff0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 1U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffffffdfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffffffe0U 
                                                     & ((0xffffffe0U 
                                                         & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 4U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 5U)) 
                                                             | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 3U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 5U))) 
                                                            | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 5U)))) 
                                                        | (0x7fffffe0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 1U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffffffbfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffffffc0U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 6U) 
                                                          | (0xffffffc0U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 4U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   << 6U)))) 
                                                         | (0xffffffc0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 3U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 6U)))) 
                                                        | (0xffffffc0U 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffffff7fU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffffff80U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 7U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 4U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 7U))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 3U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 7U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffffeffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffffff00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                          << 8U) 
                                                         | (0xffffff00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 6U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 8U)))) 
                                                        | (0xffffff00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 4U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffffdffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffffe00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 9U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 6U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 9U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffffbffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffffc00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0xaU) 
                                                         | (0xfffffc00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 8U) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                  << 0xaU)))) 
                                                        | (0xfffffc00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 6U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffff7ffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffff800U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xaU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xbU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0xbU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffffefffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffff000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xaU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xcU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0xcU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffffdfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffffe000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                          << 0xdU) 
                                                         | (0xffffe000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xaU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0xdU)))) 
                                                        | (0xffffe000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0xdU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffffbfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffffc000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xdU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0xeU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xeU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffff7fffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffff8000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xdU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0xfU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xfU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffeffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffff0000U 
                                                     & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                         << 0x10U) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xdU) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                 << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffdffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffe0000U 
                                                     & ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          << 0x10U) 
                                                         & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                            << 0x11U)) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xdU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfffbffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfffc0000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x12U) 
                                                         | (0xfffc0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x10U) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                  << 0x12U)))) 
                                                        | (0xfffc0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xdU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfff7ffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfff80000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x12U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x13U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x13U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xdU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffefffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfff00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x14U) 
                                                         | (0xfff00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x12U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x14U)))) 
                                                        | (0xfff00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0x14U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffdfffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffe00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x14U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0x15U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x15U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xffbfffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xffc00000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 0x16U) 
                                                          | (0xffc00000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x14U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                   << 0x16U)))) 
                                                         | (0xffc00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x12U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x16U)))) 
                                                        | (0xffc00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x16U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xff7fffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xff800000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                           << 0x17U) 
                                                          | (0xff800000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x16U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   << 0x17U)))) 
                                                         | (0xff800000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x14U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x17U)))) 
                                                        | (0xff800000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x17U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfeffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xff000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x18U) 
                                                          | (0xff000000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x17U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 0x18U)))) 
                                                         | (0xff000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x16U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x18U)))) 
                                                        | (0xff000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x14U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfdffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfe000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x19U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x17U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x19U))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x19U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xfbffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xfc000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1aU)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x17U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x1aU))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x16U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x1aU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1aU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xf7ffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xf8000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0x1bU) 
                                                          | (0xf8000000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x18U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                   << 0x1bU)))) 
                                                         | (0xf8000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x17U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x1bU)))) 
                                                        | (0xf8000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x16U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x1bU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xefffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xf0000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                          << 0x1cU) 
                                                         | (0xf0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1bU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x1cU)))) 
                                                        | (0xf0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xdfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xe0000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 0x1dU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x1dU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0xbfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0xc0000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 0x1eU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x1eU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x10U] = ((0x7fffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x10U]) 
                                                  | (0x80000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1cU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 0x1fU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x1fU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffffffeU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          >> 4U) 
                                                         & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                            | (IData)(vlSelf->mask_generation_VGA__DOT__w6)))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 5U) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffffffdU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffffffeU 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                           << 1U) 
                                                          | (0xfffffffeU 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                   << 1U)))) 
                                                         | (0xffffffeU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 4U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 1U)))) 
                                                        | (0x7fffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 5U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffffffbU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffffffcU 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                          << 2U) 
                                                         | (0xfffffffcU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 2U)))) 
                                                        | (0xfffffffcU 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffffff7U 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffffff8U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 3U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 3U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 3U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffffffefU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffffff0U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 4U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 4U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 4U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffffffdfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffffffe0U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 2U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 5U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 5U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffffffbfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffffffc0U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 6U) 
                                                         | (0xffffffc0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 2U) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                  << 6U)))) 
                                                        | (0xffffffc0U 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffffff7fU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffffff80U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 6U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 7U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 2U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 7U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffffeffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffffff00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                          << 8U) 
                                                         | (0xffffff00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 6U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 8U)))) 
                                                        | (0xffffff00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffffdffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffffe00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 9U) 
                                                         | (0xfffffe00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 8U) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                  << 9U)))) 
                                                        | (0xfffffe00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 6U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 9U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffffbffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffffc00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 9U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                             << 0xaU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0xaU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfffff7ffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffff800U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0xbU) 
                                                         | (0xfffff800U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 9U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0xbU)))) 
                                                        | (0xfffff800U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0xbU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffffefffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfffff000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xbU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0xcU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 9U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xcU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xcU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffffdfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffffe000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xbU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0xdU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 9U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xdU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffffbfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffffc000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 0xeU) 
                                                          | (0xffffc000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0xbU) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 0xeU)))) 
                                                         | (0xffffc000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 9U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0xeU)))) 
                                                        | (0xffffc000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffff7fffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffff8000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xeU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0xfU)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0xbU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0xfU))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 9U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0xfU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffdfffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffe00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x15U) 
                                                         | (0xffe00000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x14U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x15U)))) 
                                                        | (0xffe00000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0x15U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xffbfffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xffc00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x15U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x16U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x14U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x16U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0x16U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xff7fffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xff800000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0x17U) 
                                                          | (0xff800000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x15U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 0x17U)))) 
                                                         | (0xff800000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x14U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x17U)))) 
                                                        | (0xff800000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x17U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfeffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xff000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 0x18U) 
                                                          | (0xff000000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x17U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                   << 0x18U)))) 
                                                         | (0xff000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x15U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x18U)))) 
                                                        | (0xff000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x14U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 0x18U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfdffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfe000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x19U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x17U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 0x19U))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x15U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x19U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x14U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x19U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xfbffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xfc000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                          << 0x1aU) 
                                                         | (0xfc000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x18U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 0x1aU)))) 
                                                        | (0xfc000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x17U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x1aU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xf7ffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xf8000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1aU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 0x1bU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1bU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x17U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1bU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xefffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xf0000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1aU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 0x1cU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1cU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x17U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1cU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xdfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xe0000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x1aU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                             << 0x1dU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x18U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                               << 0x1dU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x17U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1dU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0xbfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0xc0000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 0x1eU) 
                                                         | (0xc0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1aU) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                                  << 0x1eU)))) 
                                                        | (0xc0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x11U] = ((0x7fffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x11U]) 
                                                  | (0x80000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                           << 0x1fU) 
                                                          | (0x80000000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x1eU) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                   << 0x1fU)))) 
                                                         | (0x80000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1aU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x1fU)))) 
                                                        | (0x80000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1fU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffffffeU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | ((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                       & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                          | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          >> 1U) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 2U) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffffffdU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffffffeU 
                                                     & (((0xfffffffeU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 1U))) 
                                                         | (0x7ffffffeU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 1U)))) 
                                                        | (0x3ffffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffffffbU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffffffcU 
                                                     & (((0xfffffffcU 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 2U))) 
                                                         | (0x7ffffffcU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 2U)))) 
                                                        | (0x3ffffffcU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffffff7U 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffffff8U 
                                                     & (((0xfffffff8U 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                << 3U))) 
                                                         | (0x7ffffff8U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 3U)))) 
                                                        | (0x3ffffff8U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffffffefU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffffff0U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 4U) 
                                                         | (0xfffffff0U 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                  << 4U)))) 
                                                        | (0x3ffffff0U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffffffdfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffffffe0U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                          << 5U) 
                                                         | (0xffffffe0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 4U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 5U)))) 
                                                        | (0xffffffe0U 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 5U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffffffbfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffffffc0U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 6U) 
                                                          | (0xffffffc0U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 5U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                   << 6U)))) 
                                                         | (0xffffffc0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 4U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 6U)))) 
                                                        | (0xffffffc0U 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 6U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffffff7fU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffffff80U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 6U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 7U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 5U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                << 7U))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 4U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 7U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 7U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffffeffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffffff00U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                           << 8U) 
                                                          | (0xffffff00U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 6U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   << 8U)))) 
                                                         | (0xffffff00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 5U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 8U)))) 
                                                        | (0xffffff00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 4U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffffdffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffffe00U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                           << 9U) 
                                                          | (0xfffffe00U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 8U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                   << 9U)))) 
                                                         | (0xfffffe00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 6U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 9U)))) 
                                                        | (0xfffffe00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 5U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 9U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffffbffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffffc00U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xaU)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xaU))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 6U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xaU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 5U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xaU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffff7ffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffff800U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 9U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xbU)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 8U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                << 0xbU))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 6U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xbU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 5U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffffefffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffff000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                          << 0xcU) 
                                                         | (0xfffff000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 9U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0xcU)))) 
                                                        | (0xfffff000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffffdfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffffe000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0xdU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 9U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0xdU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffffbfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffffc000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0xeU) 
                                                         | (0xffffc000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xcU) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                  << 0xeU)))) 
                                                        | (0xffffc000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0xeU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffff7fffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffff8000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xeU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0xfU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xcU) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                               << 0xfU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0xfU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffeffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffff0000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                          << 0x10U) 
                                                         | (0xffff0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xeU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x10U)))) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xcU) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                 << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffdffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffe0000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x10U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                             << 0x11U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xeU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x11U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xcU) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                              << 0x11U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfffbffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfffc0000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 0x12U) 
                                                          | (0xfffc0000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x10U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                   << 0x12U)))) 
                                                         | (0xfffc0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xeU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x12U)))) 
                                                        | (0xfffc0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xcU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x12U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xfff7ffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfff80000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7))) 
                                                          << 0x13U) 
                                                         | (0xfff80000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x12U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0x13U)))) 
                                                        | (0xfff80000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x10U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x13U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffefffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xfff00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0x14U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x14U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x14U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffdfffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffe00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0x15U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x15U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xffbfffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xffc00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0x16U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x16U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x16U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xff7fffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xff800000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x13U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                             << 0x17U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x12U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0x17U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x10U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x17U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xdfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xe0000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x1dU) 
                                                         | (0xe0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1aU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x1dU)))) 
                                                        | (0xe0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0x1dU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0xbfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0xc0000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 0x1eU) 
                                                          | (0xc0000000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x1dU) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 0x1eU)))) 
                                                         | (0xc0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1aU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x1eU)))) 
                                                        | (0xc0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1eU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x12U] = ((0x7fffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x12U]) 
                                                  | (0x80000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1eU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 0x1fU)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1dU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 0x1fU))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1aU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 0x1fU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1fU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffffffeU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                       | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           >> 2U) 
                                                          & (IData)(vlSelf->mask_generation_VGA__DOT__w6))) 
                                                      | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                          >> 3U) 
                                                         & (IData)(vlSelf->mask_generation_VGA__DOT__w5))) 
                                                     | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                         >> 6U) 
                                                        & (IData)(vlSelf->mask_generation_VGA__DOT__w7))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffffffdU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffffffeU 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 1U) 
                                                          | (0xfffffffeU 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                   << 1U)))) 
                                                         | (0x3ffffffeU 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                >> 2U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 1U)))) 
                                                        | (0x1ffffffeU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 3U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 1U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffffffbU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffffffcU 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                           << 2U) 
                                                          | (0xfffffffcU 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 1U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                   << 2U)))) 
                                                         | (0xfffffffcU 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 2U)))) 
                                                        | (0x3ffffffcU 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 2U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffffff7U 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffffff8U 
                                                     & ((0xfffffff8U 
                                                         & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 3U)) 
                                                             | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 1U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                   << 3U))) 
                                                            | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 3U)))) 
                                                        | (0x3ffffff8U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               >> 2U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 3U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffffffefU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffffff0U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 4U) 
                                                          | (0xfffffff0U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 2U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 4U)))) 
                                                         | (0xfffffff0U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 4U)))) 
                                                        | (0xfffffff0U 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 4U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffffffdfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffffffe0U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 5U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 5U))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 5U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 5U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffffffbfU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffffffc0U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 6U)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 2U) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                << 6U))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 1U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               << 6U))) 
                                                        | ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 6U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffffff7fU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffffff80U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                           << 7U) 
                                                          | (0xffffff80U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 4U) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   << 7U)))) 
                                                         | (0xffffff80U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 1U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 7U)))) 
                                                        | (0xffffff80U 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 7U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffffeffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffffff00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                          << 8U) 
                                                         | (0xffffff00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 7U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 8U)))) 
                                                        | (0xffffff00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 4U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                 << 8U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffffdffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffffe00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 8U) 
                                                          & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                             << 9U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 7U) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 9U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 4U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              << 9U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffffbffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffffc00U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                          << 0xaU) 
                                                         | (0xfffffc00U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 8U) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                  << 0xaU)))) 
                                                        | (0xfffffc00U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 7U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0xaU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffff7ffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffff800U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xaU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                             << 0xbU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 8U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0xbU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 7U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                              << 0xbU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffffefffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffff000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0xcU) 
                                                         | (0xfffff000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xaU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0xcU)))) 
                                                        | (0xfffff000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                 << 0xcU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffffdfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffffe000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0xdU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xdU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xdU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffffbfffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffffc000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0xcU) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0xeU)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0xaU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                               << 0xeU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 8U) 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                               | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                              << 0xeU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffff7fffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffff8000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0xfU) 
                                                          | (0xffff8000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0xcU) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 0xfU)))) 
                                                         | (0xffff8000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xaU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  << 0xfU)))) 
                                                        | (0xffff8000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 8U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0xfU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffeffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffff0000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                              | (IData)(vlSelf->mask_generation_VGA__DOT__w8))) 
                                                          << 0x10U) 
                                                         | (0xffff0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0xfU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                  << 0x10U)))) 
                                                        | (0xffff0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xcU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                 << 0x10U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffdffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffe0000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x11U) 
                                                         | (0xfffe0000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x10U) 
                                                               & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                                  << 0x11U)))) 
                                                        | (0xfffe0000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0xfU) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x11U))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfffbffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfffc0000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x11U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x12U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x12U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xfU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x12U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xfff7ffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfff80000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x11U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x13U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x13U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xfU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x13U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffefffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xfff00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x11U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x14U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x14U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xfU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x14U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xffdfffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xffe00000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           << 0x11U) 
                                                          & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                             << 0x15U)) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x10U) 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                | (IData)(vlSelf->mask_generation_VGA__DOT__w8)) 
                                                               << 0x15U))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0xfU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x15U)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xf7ffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xf8000000U 
                                                     & (((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                           & (IData)(vlSelf->mask_generation_VGA__DOT__w5)) 
                                                          << 0x1bU) 
                                                         | (0xf8000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x18U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 0x1bU)))) 
                                                        | (0xf8000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x16U) 
                                                              & (((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                  | (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                                 << 0x1bU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xefffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xf0000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w6)) 
                                                           << 0x1cU) 
                                                          | (0xf0000000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x1bU) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                   << 0x1cU)))) 
                                                         | (0xf0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x18U) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                  << 0x1cU)))) 
                                                        | (0xf0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x16U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                                 << 0x1cU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xdfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xe0000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            & (IData)(vlSelf->mask_generation_VGA__DOT__w7)) 
                                                           << 0x1dU) 
                                                          | (0xe0000000U 
                                                             & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                 << 0x1cU) 
                                                                & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                   << 0x1dU)))) 
                                                         | (0xe0000000U 
                                                            & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                                << 0x1bU) 
                                                               & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                                  << 0x1dU)))) 
                                                        | (0xe0000000U 
                                                           & (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                               << 0x18U) 
                                                              & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                                 << 0x1dU))))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0xbfffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0xc0000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1dU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1eU)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1cU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x1eU))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1eU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1eU)))));
    vlSelf->mask_generation_VGA__DOT__c[0x13U] = ((0x7fffffffU 
                                                   & vlSelf->mask_generation_VGA__DOT__c[0x13U]) 
                                                  | (0x80000000U 
                                                     & ((((((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x1dU) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w7) 
                                                              << 0x1fU)) 
                                                          | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                              << 0x1cU) 
                                                             & ((IData)(vlSelf->mask_generation_VGA__DOT__w6) 
                                                                << 0x1fU))) 
                                                         | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                             << 0x1bU) 
                                                            & ((IData)(vlSelf->mask_generation_VGA__DOT__w5) 
                                                               << 0x1fU))) 
                                                        | (((IData)(vlSelf->mask_generation_VGA__DOT__p) 
                                                            << 0x18U) 
                                                           & ((IData)(vlSelf->mask_generation_VGA__DOT__w8) 
                                                              << 0x1fU)))));
    __Vtemp_h903888f6__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [2U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [2U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [2U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [2U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [2U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [2U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [2U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [2U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [2U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [2U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [2U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [2U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [2U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [2U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [2U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [2U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [2U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h903888f6__0[1U] = (IData)((((QData)((IData)(
                                                         ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                           [0U]
                                                           [0U] 
                                                           << 0x1fU) 
                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                              [0U]
                                                              [0xaU] 
                                                              << 0x1eU) 
                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                 [0U]
                                                                 [4U] 
                                                                 << 0x1dU) 
                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                    [0U]
                                                                    [0xeU] 
                                                                    << 0x1cU) 
                                                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                       [0U]
                                                                       [6U] 
                                                                       << 0x1bU) 
                                                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                          [0U]
                                                                          [8U] 
                                                                          << 0x1aU) 
                                                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                             [0U]
                                                                             [0x10U] 
                                                                             << 0x19U) 
                                                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [3U] 
                                                                                << 0x18U) 
                                                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1dU] 
                                                                                << 0x17U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xcU] 
                                                                                << 0x16U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x16U] 
                                                                                << 0x15U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [7U] 
                                                                                << 0x14U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xbU] 
                                                                                << 0x13U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xfU] 
                                                                                << 0x12U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [5U] 
                                                                                << 0x11U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xdU] 
                                                                                << 0x10U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x15U]))))))))))))))))))))))))))))))))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [1U]
                                                            [0U] 
                                                            << 0x1fU) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [1U]
                                                               [0xaU] 
                                                               << 0x1eU) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [1U]
                                                                  [4U] 
                                                                  << 0x1dU) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [1U]
                                                                     [0xeU] 
                                                                     << 0x1cU) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [1U]
                                                                        [6U] 
                                                                        << 0x1bU) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [1U]
                                                                           [8U] 
                                                                           << 0x1aU) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [1U]
                                                                              [0x10U] 
                                                                              << 0x19U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [3U] 
                                                                                << 0x18U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1dU] 
                                                                                << 0x17U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xcU] 
                                                                                << 0x16U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x16U] 
                                                                                << 0x15U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [7U] 
                                                                                << 0x14U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xbU] 
                                                                                << 0x13U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xfU] 
                                                                                << 0x12U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [5U] 
                                                                                << 0x11U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xdU] 
                                                                                << 0x10U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x15U])))))))))))))))))))))))))))))))))));
    __Vtemp_h903888f6__0[2U] = (IData)(((((QData)((IData)(
                                                          ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [0U]
                                                            [0U] 
                                                            << 0x1fU) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [0U]
                                                               [0xaU] 
                                                               << 0x1eU) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [0U]
                                                                  [4U] 
                                                                  << 0x1dU) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [0U]
                                                                     [0xeU] 
                                                                     << 0x1cU) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [0U]
                                                                        [6U] 
                                                                        << 0x1bU) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [0U]
                                                                           [8U] 
                                                                           << 0x1aU) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [0U]
                                                                              [0x10U] 
                                                                              << 0x19U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [3U] 
                                                                                << 0x18U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1dU] 
                                                                                << 0x17U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xcU] 
                                                                                << 0x16U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x16U] 
                                                                                << 0x15U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [7U] 
                                                                                << 0x14U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xbU] 
                                                                                << 0x13U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xfU] 
                                                                                << 0x12U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [5U] 
                                                                                << 0x11U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0xdU] 
                                                                                << 0x10U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0U]
                                                                                [0x15U]))))))))))))))))))))))))))))))))) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                             [1U]
                                                             [0U] 
                                                             << 0x1fU) 
                                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                [1U]
                                                                [0xaU] 
                                                                << 0x1eU) 
                                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                   [1U]
                                                                   [4U] 
                                                                   << 0x1dU) 
                                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                      [1U]
                                                                      [0xeU] 
                                                                      << 0x1cU) 
                                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                         [1U]
                                                                         [6U] 
                                                                         << 0x1bU) 
                                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                            [1U]
                                                                            [8U] 
                                                                            << 0x1aU) 
                                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                               [1U]
                                                                               [0x10U] 
                                                                               << 0x19U) 
                                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [3U] 
                                                                                << 0x18U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1dU] 
                                                                                << 0x17U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xcU] 
                                                                                << 0x16U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x16U] 
                                                                                << 0x15U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [7U] 
                                                                                << 0x14U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xbU] 
                                                                                << 0x13U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xfU] 
                                                                                << 0x12U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [5U] 
                                                                                << 0x11U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0xdU] 
                                                                                << 0x10U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [1U]
                                                                                [0x15U])))))))))))))))))))))))))))))))))) 
                                        >> 0x20U));
    __Vtemp_h541f07b7__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [3U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [3U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [3U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [3U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [3U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [3U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [3U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [3U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [3U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [3U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [3U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [3U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [3U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [3U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [3U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [3U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [3U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h3d0dd115__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [4U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [4U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [4U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [4U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [4U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [4U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [4U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [4U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [4U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [4U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [4U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [4U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [4U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [4U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [4U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [4U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [4U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_ha68208ca__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [5U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [5U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [5U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [5U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [5U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [5U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [5U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [5U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [5U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [5U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [5U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [5U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [5U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [5U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [5U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [5U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [5U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h8cc78be5__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [6U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [6U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [6U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [6U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [6U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [6U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [6U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [6U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [6U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [6U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [6U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [6U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [6U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [6U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [6U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [6U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [6U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_hb8fc699c__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [7U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [7U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [7U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [7U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [7U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [7U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [7U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [7U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [7U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [7U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [7U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [7U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [7U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [7U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [7U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [7U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [7U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h66350229__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [8U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [8U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [8U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [8U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [8U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [8U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [8U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [8U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [8U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [8U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [8U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [8U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [8U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [8U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [8U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [8U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [8U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h0979935f__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [9U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [9U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [9U][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [9U][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [9U][6U] 
                                             << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [9U]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [9U]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [9U]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [9U]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [9U]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [9U]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [9U]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [9U]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [9U]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [9U]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [9U]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [9U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_he60f78e6__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0xaU][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0xaU][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0xaU][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [0xaU][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [0xaU]
                                             [6U] << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [0xaU]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [0xaU]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [0xaU]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [0xaU]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [0xaU]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [0xaU]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [0xaU]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [0xaU]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [0xaU]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [0xaU]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [0xaU]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xaU]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h2d670361__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0xbU][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0xbU][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0xbU][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [0xbU][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [0xbU]
                                             [6U] << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [0xbU]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [0xbU]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [0xbU]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [0xbU]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [0xbU]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [0xbU]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [0xbU]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [0xbU]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [0xbU]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [0xbU]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [0xbU]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xbU]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h138606c6__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0xcU][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0xcU][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0xcU][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [0xcU][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [0xcU]
                                             [6U] << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [0xcU]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [0xcU]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [0xcU]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [0xcU]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [0xcU]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [0xcU]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [0xcU]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [0xcU]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [0xcU]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [0xcU]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [0xcU]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xcU]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h4787dc20__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0xdU][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0xdU][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0xdU][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [0xdU][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [0xdU]
                                             [6U] << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [0xdU]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [0xdU]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [0xdU]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [0xdU]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [0xdU]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [0xdU]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [0xdU]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [0xdU]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [0xdU]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [0xdU]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [0xdU]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xdU]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_hca1b8b60__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0xeU][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0xeU][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0xeU][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [0xeU][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [0xeU]
                                             [6U] << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [0xeU]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [0xeU]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [0xeU]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [0xeU]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [0xeU]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [0xeU]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [0xeU]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [0xeU]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [0xeU]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [0xeU]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [0xeU]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xeU]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_hd267bbeb__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0xfU][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0xfU][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0xfU][4U] << 0x1dU) 
                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                          [0xfU][0xeU] 
                                          << 0x1cU) 
                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                             [0xfU]
                                             [6U] << 0x1bU) 
                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                [0xfU]
                                                [8U] 
                                                << 0x1aU) 
                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                   [0xfU]
                                                   [0x10U] 
                                                   << 0x19U) 
                                                  | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                      [0xfU]
                                                      [3U] 
                                                      << 0x18U) 
                                                     | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                         [0xfU]
                                                         [0x1dU] 
                                                         << 0x17U) 
                                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                            [0xfU]
                                                            [0xcU] 
                                                            << 0x16U) 
                                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                               [0xfU]
                                                               [0x16U] 
                                                               << 0x15U) 
                                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                  [0xfU]
                                                                  [7U] 
                                                                  << 0x14U) 
                                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                     [0xfU]
                                                                     [0xbU] 
                                                                     << 0x13U) 
                                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                        [0xfU]
                                                                        [0xfU] 
                                                                        << 0x12U) 
                                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                           [0xfU]
                                                                           [5U] 
                                                                           << 0x11U) 
                                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                              [0xfU]
                                                                              [0xdU] 
                                                                              << 0x10U) 
                                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [1U] 
                                                                                << 0xfU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0xfU]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h3ff11038__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0x10U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0x10U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0x10U][4U] 
                                       << 0x1dU) | 
                                      ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                        [0x10U][0xeU] 
                                        << 0x1cU) | 
                                       ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                         [0x10U][6U] 
                                         << 0x1bU) 
                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                            [0x10U]
                                            [8U] << 0x1aU) 
                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                               [0x10U]
                                               [0x10U] 
                                               << 0x19U) 
                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                  [0x10U]
                                                  [3U] 
                                                  << 0x18U) 
                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                     [0x10U]
                                                     [0x1dU] 
                                                     << 0x17U) 
                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                        [0x10U]
                                                        [0xcU] 
                                                        << 0x16U) 
                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                           [0x10U]
                                                           [0x16U] 
                                                           << 0x15U) 
                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                              [0x10U]
                                                              [7U] 
                                                              << 0x14U) 
                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                 [0x10U]
                                                                 [0xbU] 
                                                                 << 0x13U) 
                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                    [0x10U]
                                                                    [0xfU] 
                                                                    << 0x12U) 
                                                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                       [0x10U]
                                                                       [5U] 
                                                                       << 0x11U) 
                                                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                          [0x10U]
                                                                          [0xdU] 
                                                                          << 0x10U) 
                                                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                             [0x10U]
                                                                             [1U] 
                                                                             << 0xfU) 
                                                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x10U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h57f2d58f__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0x11U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0x11U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0x11U][4U] 
                                       << 0x1dU) | 
                                      ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                        [0x11U][0xeU] 
                                        << 0x1cU) | 
                                       ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                         [0x11U][6U] 
                                         << 0x1bU) 
                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                            [0x11U]
                                            [8U] << 0x1aU) 
                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                               [0x11U]
                                               [0x10U] 
                                               << 0x19U) 
                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                  [0x11U]
                                                  [3U] 
                                                  << 0x18U) 
                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                     [0x11U]
                                                     [0x1dU] 
                                                     << 0x17U) 
                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                        [0x11U]
                                                        [0xcU] 
                                                        << 0x16U) 
                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                           [0x11U]
                                                           [0x16U] 
                                                           << 0x15U) 
                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                              [0x11U]
                                                              [7U] 
                                                              << 0x14U) 
                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                 [0x11U]
                                                                 [0xbU] 
                                                                 << 0x13U) 
                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                    [0x11U]
                                                                    [0xfU] 
                                                                    << 0x12U) 
                                                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                       [0x11U]
                                                                       [5U] 
                                                                       << 0x11U) 
                                                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                          [0x11U]
                                                                          [0xdU] 
                                                                          << 0x10U) 
                                                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                             [0x11U]
                                                                             [1U] 
                                                                             << 0xfU) 
                                                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x11U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_hbae51cba__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0x12U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0x12U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0x12U][4U] 
                                       << 0x1dU) | 
                                      ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                        [0x12U][0xeU] 
                                        << 0x1cU) | 
                                       ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                         [0x12U][6U] 
                                         << 0x1bU) 
                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                            [0x12U]
                                            [8U] << 0x1aU) 
                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                               [0x12U]
                                               [0x10U] 
                                               << 0x19U) 
                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                  [0x12U]
                                                  [3U] 
                                                  << 0x18U) 
                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                     [0x12U]
                                                     [0x1dU] 
                                                     << 0x17U) 
                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                        [0x12U]
                                                        [0xcU] 
                                                        << 0x16U) 
                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                           [0x12U]
                                                           [0x16U] 
                                                           << 0x15U) 
                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                              [0x12U]
                                                              [7U] 
                                                              << 0x14U) 
                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                 [0x12U]
                                                                 [0xbU] 
                                                                 << 0x13U) 
                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                    [0x12U]
                                                                    [0xfU] 
                                                                    << 0x12U) 
                                                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                       [0x12U]
                                                                       [5U] 
                                                                       << 0x11U) 
                                                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                          [0x12U]
                                                                          [0xdU] 
                                                                          << 0x10U) 
                                                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                             [0x12U]
                                                                             [1U] 
                                                                             << 0xfU) 
                                                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x12U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    __Vtemp_h77923fba__0[0U] = ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                 [0x13U][0U] << 0x1fU) 
                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                    [0x13U][0xaU] << 0x1eU) 
                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                       [0x13U][4U] 
                                       << 0x1dU) | 
                                      ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                        [0x13U][0xeU] 
                                        << 0x1cU) | 
                                       ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                         [0x13U][6U] 
                                         << 0x1bU) 
                                        | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                            [0x13U]
                                            [8U] << 0x1aU) 
                                           | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                               [0x13U]
                                               [0x10U] 
                                               << 0x19U) 
                                              | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                  [0x13U]
                                                  [3U] 
                                                  << 0x18U) 
                                                 | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                     [0x13U]
                                                     [0x1dU] 
                                                     << 0x17U) 
                                                    | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                        [0x13U]
                                                        [0xcU] 
                                                        << 0x16U) 
                                                       | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                           [0x13U]
                                                           [0x16U] 
                                                           << 0x15U) 
                                                          | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                              [0x13U]
                                                              [7U] 
                                                              << 0x14U) 
                                                             | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                 [0x13U]
                                                                 [0xbU] 
                                                                 << 0x13U) 
                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                    [0x13U]
                                                                    [0xfU] 
                                                                    << 0x12U) 
                                                                   | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                       [0x13U]
                                                                       [5U] 
                                                                       << 0x11U) 
                                                                      | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                          [0x13U]
                                                                          [0xdU] 
                                                                          << 0x10U) 
                                                                         | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                             [0x13U]
                                                                             [1U] 
                                                                             << 0xfU) 
                                                                            | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x13U] 
                                                                                << 0xeU) 
                                                                               | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x11U] 
                                                                                << 0xdU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x18U] 
                                                                                << 0xcU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x14U] 
                                                                                << 0xbU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x1cU] 
                                                                                << 0xaU) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x1dU] 
                                                                                << 9U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x1eU] 
                                                                                << 8U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x17U] 
                                                                                << 7U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x1bU] 
                                                                                << 6U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x1aU] 
                                                                                << 5U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x1fU] 
                                                                                << 4U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x12U] 
                                                                                << 3U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x19U] 
                                                                                << 2U) 
                                                                                | ((vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x16U] 
                                                                                << 1U) 
                                                                                | vlSelf->mask_generation_VGA__DOT__feedback_bit_random
                                                                                [0x13U]
                                                                                [0x15U])))))))))))))))))))))))))))))));
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0U] 
        = __Vtemp_h77923fba__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[1U] 
        = __Vtemp_hbae51cba__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[2U] 
        = __Vtemp_h57f2d58f__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[3U] 
        = __Vtemp_h3ff11038__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[4U] 
        = __Vtemp_hd267bbeb__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[5U] 
        = __Vtemp_hca1b8b60__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[6U] 
        = __Vtemp_h4787dc20__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[7U] 
        = __Vtemp_h138606c6__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[8U] 
        = __Vtemp_h2d670361__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[9U] 
        = __Vtemp_he60f78e6__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0xaU] 
        = __Vtemp_h0979935f__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0xbU] 
        = __Vtemp_h66350229__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0xcU] 
        = __Vtemp_hb8fc699c__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0xdU] 
        = __Vtemp_h8cc78be5__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0xeU] 
        = __Vtemp_ha68208ca__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0xfU] 
        = __Vtemp_h3d0dd115__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0x10U] 
        = __Vtemp_h541f07b7__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0x11U] 
        = __Vtemp_h903888f6__0[0U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0x12U] 
        = __Vtemp_h903888f6__0[1U];
    vlSelf->mask_generation_VGA__DOT__reg_next_random[0x13U] 
        = __Vtemp_h903888f6__0[2U];
}
