From 223a91b6700436fa9786a9e14278f78dd2f5eac3 Mon Sep 17 00:00:00 2001
From: Saurabh Kadekodi <skadekod@andrew.cmu.edu>
Date: Mon, 16 Nov 2015 09:56:46 -0500
Subject: [PATCH 2/2] added pseudo instruction for stacklets

---
 .../src/arch/x86/isa/decoder/two_byte_opcodes.isa             |  4 ++--
 simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.cc    | 11 ++++++++++-
 simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.hh    |  1 +
 simulation/gem5-stable-629fe6e6c781/util/m5/m5op.h            |  1 +
 simulation/gem5-stable-629fe6e6c781/util/m5/m5op_x86.S        |  1 +
 simulation/gem5-stable-629fe6e6c781/util/m5/m5ops.h           |  2 +-
 6 files changed, 16 insertions(+), 4 deletions(-)

diff --git a/simulation/gem5-stable-629fe6e6c781/src/arch/x86/isa/decoder/two_byte_opcodes.isa b/simulation/gem5-stable-629fe6e6c781/src/arch/x86/isa/decoder/two_byte_opcodes.isa
index dfc328c..7387dbb 100644
--- a/simulation/gem5-stable-629fe6e6c781/src/arch/x86/isa/decoder/two_byte_opcodes.isa
+++ b/simulation/gem5-stable-629fe6e6c781/src/arch/x86/isa/decoder/two_byte_opcodes.isa
@@ -209,8 +209,8 @@
                     0x55: m5reserved1({{
                         warn("M5 reserved opcode 1 ignored.\n");
                     }}, IsNonSpeculative);
-                    0x56: m5reserved2({{
-                        warn("M5 reserved opcode 2 ignored.\n");
+                    0x56: stacklet({{
+                        PseudoInst::stacklet(xc->tcBase(), Rdi, Rsi);
                     }}, IsNonSpeculative);
                     0x57: m5reserved3({{
                         warn("M5 reserved opcode 3 ignored.\n");
diff --git a/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.cc b/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.cc
index 8073700..a35eeeb 100644
--- a/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.cc
+++ b/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.cc
@@ -193,7 +193,9 @@ pseudoInst(ThreadContext *tc, uint8_t func, uint8_t subfunc)
         break;
 
       case 0x55: // annotate_func
-      case 0x56: // reserved2_func
+      case 0x56: // stacklet
+	stacklet(tc, args[0], args[1]);
+	break;
       case 0x57: // reserved3_func
       case 0x58: // reserved4_func
       case 0x59: // reserved5_func
@@ -607,6 +609,13 @@ switchcpu(ThreadContext *tc)
     exitSimLoop("switchcpu");
 }
 
+uint64_t
+stacklet(ThreadContext *tc, uint64_t arg1, uint64_t arg2)
+{
+	DPRINTF(PseudoInst, "PseudoInst::stacklet()\n");
+	return arg1 + arg2;
+}
+
 //
 // This function is executed when annotated work items begin.  Depending on 
 // what the user specified at the command line, the simulation may exit and/or
diff --git a/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.hh b/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.hh
index b6e3284..29b067a 100644
--- a/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.hh
+++ b/simulation/gem5-stable-629fe6e6c781/src/sim/pseudo_inst.hh
@@ -86,6 +86,7 @@ void dumpresetstats(ThreadContext *tc, Tick delay, Tick period);
 void m5checkpoint(ThreadContext *tc, Tick delay, Tick period);
 void debugbreak(ThreadContext *tc);
 void switchcpu(ThreadContext *tc);
+uint64_t stacklet(ThreadContext *tc, uint64_t arg1, uint64_t arg2);
 void workbegin(ThreadContext *tc, uint64_t workid, uint64_t threadid);
 void workend(ThreadContext *tc, uint64_t workid, uint64_t threadid);
 
diff --git a/simulation/gem5-stable-629fe6e6c781/util/m5/m5op.h b/simulation/gem5-stable-629fe6e6c781/util/m5/m5op.h
index 9df9a74..c6bcc40 100644
--- a/simulation/gem5-stable-629fe6e6c781/util/m5/m5op.h
+++ b/simulation/gem5-stable-629fe6e6c781/util/m5/m5op.h
@@ -59,6 +59,7 @@ void m5_debugbreak(void);
 void m5_switchcpu(void);
 void m5_addsymbol(uint64_t addr, char *symbol);
 void m5_panic(void);
+uint64_t stacklet(uint64_t arg1, uint64_t arg2);
 void m5_work_begin(uint64_t workid, uint64_t threadid);
 void m5_work_end(uint64_t workid, uint64_t threadid);
 
diff --git a/simulation/gem5-stable-629fe6e6c781/util/m5/m5op_x86.S b/simulation/gem5-stable-629fe6e6c781/util/m5/m5op_x86.S
index 2e950c1..8bab601 100644
--- a/simulation/gem5-stable-629fe6e6c781/util/m5/m5op_x86.S
+++ b/simulation/gem5-stable-629fe6e6c781/util/m5/m5op_x86.S
@@ -81,5 +81,6 @@ TWO_BYTE_OP(m5_debugbreak, debugbreak_func)
 TWO_BYTE_OP(m5_switchcpu, switchcpu_func)
 TWO_BYTE_OP(m5_addsymbol, addsymbol_func)
 TWO_BYTE_OP(m5_panic, panic_func)
+TWO_BYTE_OP(stacklet, stacklet_func)
 TWO_BYTE_OP(m5_work_begin, work_begin_func)
 TWO_BYTE_OP(m5_work_end, work_end_func)
diff --git a/simulation/gem5-stable-629fe6e6c781/util/m5/m5ops.h b/simulation/gem5-stable-629fe6e6c781/util/m5/m5ops.h
index cd3b17b..726bffc 100644
--- a/simulation/gem5-stable-629fe6e6c781/util/m5/m5ops.h
+++ b/simulation/gem5-stable-629fe6e6c781/util/m5/m5ops.h
@@ -54,7 +54,7 @@
 #define addsymbol_func          0x53
 #define panic_func              0x54
 
-#define reserved2_func          0x56 // Reserved for user
+#define stacklet_func		0x56 // Reserved for user
 #define reserved3_func          0x57 // Reserved for user
 #define reserved4_func          0x58 // Reserved for user
 #define reserved5_func          0x59 // Reserved for user
-- 
1.9.3 (Apple Git-50)

