#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\programyMain\ikarusNew\iverilog\lib\ivl\va_math.vpi";
S_0000028e6611cb60 .scope module, "random_vector" "random_vector" 2 48;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_READY";
    .port_info 3 /OUTPUT 1 "o_VALID";
    .port_info 4 /OUTPUT 9 "o_Y";
P_0000028e660ec3e0 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000001001>;
L_0000028e6611a5a0/d .functor BUFZ 9, v0000028e660f1d00_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000028e6611a5a0 .delay 9 (1000,1000,1000) L_0000028e6611a5a0/d;
L_0000028e6611a530/d .functor BUFZ 1, v0000028e660f1f80_0, C4<0>, C4<0>, C4<0>;
L_0000028e6611a530 .delay 1 (1000,1000,1000) L_0000028e6611a530/d;
v0000028e660f1bc0_0 .var/i "SEED", 31 0;
o0000028e66122678 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e660f2520_0 .net "i_CLK", 0 0, o0000028e66122678;  0 drivers
o0000028e661226a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e660f2160_0 .net "i_READY", 0 0, o0000028e661226a8;  0 drivers
o0000028e661226d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e660f2700_0 .net "i_RSTn", 0 0, o0000028e661226d8;  0 drivers
v0000028e660f2340_0 .net "o_VALID", 0 0, L_0000028e6611a530;  1 drivers
v0000028e660f1da0_0 .net "o_Y", 8 0, L_0000028e6611a5a0;  1 drivers
v0000028e660f1f80_0 .var "s_VALID", 0 0;
v0000028e660f1d00_0 .var "s_Y", 8 0;
v0000028e660f1e40_0 .var "s_was_valid", 0 0;
S_0000028e66115de0 .scope begin, "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" 2 79, 2 79 0, S_0000028e6611cb60;
 .timescale -9 -12;
E_0000028e660ec160 .event posedge, v0000028e660f2700_0;
E_0000028e660ec720 .event posedge, v0000028e660f2520_0;
S_0000028e66115f70 .scope begin, "ZAPAMIETANIE_POPRZEDNIEGO_VALID" "ZAPAMIETANIE_POPRZEDNIEGO_VALID" 2 91, 2 91 0, S_0000028e6611cb60;
 .timescale -9 -12;
E_0000028e660ec220 .event negedge, v0000028e660f2520_0;
S_0000028e6611ccf0 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
P_0000028e660ec0a0 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000001000>;
L_0000028e66119b90 .functor BUFZ 8, v0000028e661799f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028e6611a450 .functor BUFZ 8, v0000028e6617a210_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028e661799f0_0 .var/s "r_gen_A", 7 0;
v0000028e6617a210_0 .var/s "r_gen_B", 7 0;
v0000028e6617a5d0_0 .var "r_oper", 1 0;
v0000028e6617ae90_0 .var "r_test_enable", 0 0;
v0000028e66179310_0 .net "s_CLK", 0 0, L_0000028e66119dc0;  1 drivers
v0000028e6617ad50_0 .net "s_RSTn", 0 0, L_0000028e6611a1b0;  1 drivers
v0000028e6617a8f0_0 .net "w_flags", 2 0, v0000028e660f23e0_0;  1 drivers
v0000028e6617adf0_0 .net/s "w_rand_A", 7 0, L_0000028e66119b90;  1 drivers
v0000028e66179a90_0 .net/s "w_rand_B", 7 0, L_0000028e6611a450;  1 drivers
v0000028e66179c70_0 .net/s "w_result", 7 0, v0000028e660f2840_0;  1 drivers
E_0000028e660ec4e0 .event posedge, v0000028e660f2020_0;
E_0000028e660ec760 .event anyedge, v0000028e660f25c0_0;
S_0000028e6610d550 .scope module, "UTOP" "ALU" 3 57, 4 1 0, S_0000028e6611ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_arg0";
    .port_info 1 /INPUT 8 "i_arg1";
    .port_info 2 /INPUT 2 "i_oper";
    .port_info 3 /INPUT 1 "i_CLK";
    .port_info 4 /INPUT 1 "i_RSTn";
    .port_info 5 /OUTPUT 8 "o_result";
    .port_info 6 /OUTPUT 3 "o_flag";
P_0000028e660ec7a0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
v0000028e660f1c60_0 .var/i "i", 31 0;
v0000028e660f2020_0 .net "i_CLK", 0 0, L_0000028e66119dc0;  alias, 1 drivers
v0000028e660f25c0_0 .net "i_RSTn", 0 0, L_0000028e6611a1b0;  alias, 1 drivers
v0000028e660f27a0_0 .net/s "i_arg0", 7 0, L_0000028e66119b90;  alias, 1 drivers
v0000028e660f20c0_0 .net/s "i_arg1", 7 0, L_0000028e6611a450;  alias, 1 drivers
v0000028e660f2200_0 .net "i_oper", 1 0, v0000028e6617a5d0_0;  1 drivers
v0000028e660f1940_0 .var "next_flag", 2 0;
v0000028e660f22a0_0 .var "next_result", 7 0;
v0000028e660f23e0_0 .var "o_flag", 2 0;
v0000028e660f2840_0 .var "o_result", 7 0;
v0000028e660f2660_0 .var "temp_add_sub", 8 0;
v0000028e6617a7b0_0 .var "temp_vec", 15 0;
E_0000028e660ec860/0 .event negedge, v0000028e660f25c0_0;
E_0000028e660ec860/1 .event posedge, v0000028e660f2020_0;
E_0000028e660ec860 .event/or E_0000028e660ec860/0, E_0000028e660ec860/1;
E_0000028e660ec2a0/0 .event anyedge, v0000028e660f2200_0, v0000028e660f27a0_0, v0000028e660f20c0_0, v0000028e660f2660_0;
E_0000028e660ec2a0/1 .event anyedge, v0000028e660f22a0_0, v0000028e6617a7b0_0;
E_0000028e660ec2a0 .event/or E_0000028e660ec2a0/0, E_0000028e660ec2a0/1;
S_0000028e6610d6e0 .scope module, "U_RST_CLK" "global_signals" 3 28, 2 1 0, S_0000028e6611ccf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "o_CLK";
    .port_info 1 /OUTPUT 1 "o_RSTn";
P_0000028e6623bce0 .param/l "CLK_PERIOD" 1 2 18, +C4<00000000000000000000000000001010>;
P_0000028e6623bd18 .param/l "CLOCK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
P_0000028e6623bd50 .param/str "SIGNAL_VCD_FILE" 0 2 5, "alu_stage1.vcd";
P_0000028e6623bd88 .param/l "SIM_CLOCK_CYCLES" 0 2 3, +C4<00000000000000000000000010010110>;
L_0000028e66119dc0 .functor BUFZ 1, v0000028e66179950_0, C4<0>, C4<0>, C4<0>;
L_0000028e6611a1b0 .functor BUFZ 1, v0000028e6617aa30_0, C4<0>, C4<0>, C4<0>;
v0000028e66179950_0 .var "clk", 0 0;
v0000028e6617a530_0 .net "o_CLK", 0 0, L_0000028e66119dc0;  alias, 1 drivers
v0000028e6617acb0_0 .net "o_RSTn", 0 0, L_0000028e6611a1b0;  alias, 1 drivers
v0000028e6617aa30_0 .var "rst_n", 0 0;
E_0000028e660ec360 .event posedge, v0000028e66179950_0;
S_0000028e66115c50 .scope module, "vector_data_accept" "vector_data_accept" 2 101;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_VALID";
    .port_info 3 /INPUT 8 "i_D";
    .port_info 4 /OUTPUT 1 "o_READY";
P_0000028e660ebba0 .param/l "WIDTH" 0 2 103, +C4<00000000000000000000000000001000>;
L_0000028e66119ab0/d .functor BUFZ 1, v0000028e6617a3f0_0, C4<0>, C4<0>, C4<0>;
L_0000028e66119ab0 .delay 1 (1000,1000,1000) L_0000028e66119ab0/d;
v0000028e6617a850_0 .var/i "SEED", 31 0;
o0000028e66122df8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e6617a670_0 .net "i_CLK", 0 0, o0000028e66122df8;  0 drivers
o0000028e66122e28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000028e6617a0d0_0 .net "i_D", 7 0, o0000028e66122e28;  0 drivers
o0000028e66122e58 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e66179270_0 .net "i_RSTn", 0 0, o0000028e66122e58;  0 drivers
o0000028e66122e88 .functor BUFZ 1, C4<z>; HiZ drive
v0000028e6617af30_0 .net "i_VALID", 0 0, o0000028e66122e88;  0 drivers
v0000028e661793b0_0 .net "o_READY", 0 0, L_0000028e66119ab0;  1 drivers
v0000028e66179450_0 .var "s_DATA", 7 0;
v0000028e6617a3f0_0 .var "s_READY", 0 0;
E_0000028e660ec520 .event posedge, v0000028e66179270_0;
E_0000028e660ebc20 .event posedge, v0000028e6617a670_0;
    .scope S_0000028e6611cb60;
T_0 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000028e660f1bc0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000028e6611cb60;
T_1 ;
    %delay 1000, 0;
    %wait E_0000028e660ec160;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000028e660f1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e660f1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e660f1e40_0, 0;
T_1.0 ;
    %fork t_1, S_0000028e6611cb60;
    %fork t_2, S_0000028e6611cb60;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork t_4, S_0000028e66115de0;
    %jmp t_3;
    .scope S_0000028e66115de0;
t_4 ;
    %wait E_0000028e660ec720;
    %vpi_func 2 82 "$random" 32, v0000028e660f1bc0_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000028e660f1f80_0, 0;
    %load/vec4 v0000028e660f2160_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028e660f1e40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.1, 8;
    %load/vec4 v0000028e660f1d00_0;
    %vpi_func 2 84 "$random" 32, v0000028e660f1bc0_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000028e660f1d00_0, 0;
T_1.1 ;
    %load/vec4 v0000028e660f2700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.3, 4;
    %wait E_0000028e660ec160;
T_1.3 ;
    %end;
    .scope S_0000028e6611cb60;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_0000028e66115f70;
    %jmp t_5;
    .scope S_0000028e66115f70;
t_6 ;
    %wait E_0000028e660ec220;
    %load/vec4 v0000028e660f1f80_0;
    %assign/vec4 v0000028e660f1e40_0, 0;
    %end;
    .scope S_0000028e6611cb60;
t_5 %join;
    %end;
    .scope S_0000028e6611cb60;
t_0 ;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000028e6610d6e0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000028e66179950_0;
    %inv;
    %store/vec4 v0000028e66179950_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028e6610d6e0;
T_3 ;
    %vpi_call 2 23 "$dumpfile", P_0000028e6623bd50 {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028e6611ccf0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000028e6610d6e0;
T_4 ;
    %delay 1000, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000028e6617aa30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000028e66179950_0, 0;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e6617aa30_0, 0;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e6617aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e66179950_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028e660ec360;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e6617aa30_0, 0;
    %wait E_0000028e660ec360;
    %pushi/vec4 150, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028e660ec360;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000028e6610d550;
T_5 ;
    %wait E_0000028e660ec2a0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028e660f22a0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e660f1940_0, 0, 3;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000028e660f2660_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028e6617a7b0_0, 0, 16;
    %load/vec4 v0000028e660f2200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028e660f22a0_0, 0, 8;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000028e660f27a0_0;
    %pad/s 9;
    %load/vec4 v0000028e660f20c0_0;
    %pad/s 9;
    %add;
    %store/vec4 v0000028e660f2660_0, 0, 9;
    %load/vec4 v0000028e660f2660_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028e660f22a0_0, 0, 8;
    %load/vec4 v0000028e660f2660_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028e660f1940_0, 4, 1;
    %load/vec4 v0000028e660f27a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028e660f20c0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028e660f22a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028e660f27a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028e660f1940_0, 4, 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000028e660f27a0_0;
    %pad/u 9;
    %load/vec4 v0000028e660f20c0_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000028e660f22a0_0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028e660f1940_0, 4, 1;
    %load/vec4 v0000028e660f27a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028e660f20c0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000028e660f22a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000028e660f27a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028e660f1940_0, 4, 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000028e660f27a0_0;
    %load/vec4 v0000028e660f20c0_0;
    %and;
    %store/vec4 v0000028e660f22a0_0, 0, 8;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000028e660f20c0_0;
    %load/vec4 v0000028e660f27a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028e6617a7b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028e660f22a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e660f1c60_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000028e660f1c60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0000028e660f22a0_0;
    %load/vec4 v0000028e6617a7b0_0;
    %load/vec4 v0000028e660f1c60_0;
    %part/s 1;
    %pad/u 8;
    %add;
    %store/vec4 v0000028e660f22a0_0, 0, 8;
    %load/vec4 v0000028e660f1c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028e660f1c60_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0000028e660f22a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028e660f1940_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028e6610d550;
T_6 ;
    %wait E_0000028e660ec860;
    %load/vec4 v0000028e660f25c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028e660f2840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e660f23e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028e660f22a0_0;
    %assign/vec4 v0000028e660f2840_0, 0;
    %load/vec4 v0000028e660f1940_0;
    %assign/vec4 v0000028e660f23e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028e6611ccf0;
T_7 ;
    %wait E_0000028e660ec860;
    %load/vec4 v0000028e6617ad50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028e661799f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028e6617a210_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028e6617ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000028e661799f0_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000028e6617a210_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028e6611ccf0;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e6617a5d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e6617ae90_0, 0, 1;
T_8.0 ;
    %load/vec4 v0000028e6617ad50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0000028e660ec760;
    %jmp T_8.0;
T_8.1 ;
T_8.2 ;
    %load/vec4 v0000028e6617ad50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_0000028e660ec760;
    %jmp T_8.2;
T_8.3 ;
    %wait E_0000028e660ec4e0;
    %vpi_call 3 82 "$display", "---------------------------------------------------" {0 0 0};
    %vpi_call 3 83 "$display", "Starting Stage I ALU Random Tests..." {0 0 0};
    %vpi_call 3 84 "$display", "---------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e6617ae90_0, 0, 1;
    %vpi_call 3 90 "$display", "Testing ADD (Op 00)..." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028e6617a5d0_0, 0;
    %pushi/vec4 20, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028e660ec4e0;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call 3 95 "$display", "Testing SUB (Op 01)..." {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028e6617a5d0_0, 0;
    %pushi/vec4 20, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028e660ec4e0;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %vpi_call 3 100 "$display", "Testing AND (Op 10)..." {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028e6617a5d0_0, 0;
    %pushi/vec4 20, 0, 32;
T_8.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.9, 5;
    %jmp/1 T_8.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028e660ec4e0;
    %jmp T_8.8;
T_8.9 ;
    %pop/vec4 1;
    %vpi_call 3 105 "$display", "Testing Count Ones (Op 11)..." {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028e6617a5d0_0, 0;
    %pushi/vec4 20, 0, 32;
T_8.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.11, 5;
    %jmp/1 T_8.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028e660ec4e0;
    %jmp T_8.10;
T_8.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e6617ae90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_8.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.13, 5;
    %jmp/1 T_8.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028e660ec4e0;
    %jmp T_8.12;
T_8.13 ;
    %pop/vec4 1;
    %vpi_call 3 113 "$display", "---------------------------------------------------" {0 0 0};
    %vpi_call 3 114 "$display", "Tests Finished." {0 0 0};
    %vpi_call 3 115 "$display", "---------------------------------------------------" {0 0 0};
    %vpi_call 3 116 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000028e66115c50;
T_9 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000028e6617a850_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000028e66115c50;
T_10 ;
    %delay 1000, 0;
    %wait E_0000028e660ec520;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e6617a3f0_0, 0;
T_10.0 ;
    %wait E_0000028e660ebc20;
    %load/vec4 v0000028e6617a3f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028e6617af30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.1, 8;
    %load/vec4 v0000028e6617a0d0_0;
    %assign/vec4 v0000028e66179450_0, 0;
T_10.1 ;
    %vpi_func 2 132 "$random" 32, v0000028e6617a850_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000028e6617a3f0_0, 0;
    %load/vec4 v0000028e66179270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.3, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e6617a3f0_0, 0;
    %wait E_0000028e660ec520;
T_10.3 ;
    %jmp T_10.0;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "../TESTBENCH/simulation_modules.v";
    "../TESTBENCH/testbench.v";
    "../MODEL/alu.v";
