

================================================================
== Vivado HLS Report for 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config17_s'
================================================================
* Date:           Fri Jun 27 00:22:00 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoopHeight_ConcatLoopWidth  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln232, %ConcatLoopWidth ]" [firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln232 = icmp eq i11 %indvar_flatten, -1024" [firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 19 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.63ns)   --->   "%add_ln232 = add i11 %indvar_flatten, 1" [firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 20 'add' 'add_ln232' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %"concatenate3d_2<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 6u>, config17>.exit", label %ConcatLoopWidth" [firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @ConcatLoopHeight_ConcatLoopWidth_str)"   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str80) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:234->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_94_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str80)" [firmware/nnet_utils/nnet_merge_stream.h:234->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 25 'specregionbegin' 'tmp_94_i' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:235->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.18ns)   --->   "%empty_227 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %data1_V_data_0_V, i16* %data1_V_data_1_V, i16* %data1_V_data_2_V)" [firmware/nnet_utils/nnet_merge_stream.h:237->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 27 'read' 'empty_227' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16 } %empty_227, 0" [firmware/nnet_utils/nnet_merge_stream.h:237->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 28 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16 } %empty_227, 1" [firmware/nnet_utils/nnet_merge_stream.h:237->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 29 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16 } %empty_227, 2" [firmware/nnet_utils/nnet_merge_stream.h:237->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 30 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.18ns)   --->   "%empty_228 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %data2_V_data_0_V, i16* %data2_V_data_1_V, i16* %data2_V_data_2_V)" [firmware/nnet_utils/nnet_merge_stream.h:238->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 31 'read' 'empty_228' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_0_V_29 = extractvalue { i16, i16, i16 } %empty_228, 0" [firmware/nnet_utils/nnet_merge_stream.h:238->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 32 'extractvalue' 'tmp_data_0_V_29' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_1_V_28 = extractvalue { i16, i16, i16 } %empty_228, 1" [firmware/nnet_utils/nnet_merge_stream.h:238->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 33 'extractvalue' 'tmp_data_1_V_28' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_2_V_28 = extractvalue { i16, i16, i16 } %empty_228, 2" [firmware/nnet_utils/nnet_merge_stream.h:238->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 34 'extractvalue' 'tmp_data_2_V_28' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_0_V_29, i16 %tmp_data_1_V_28, i16 %tmp_data_2_V_28)" [firmware/nnet_utils/nnet_merge_stream.h:254->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 35 'write' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_229 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str80, i32 %tmp_94_i)" [firmware/nnet_utils/nnet_merge_stream.h:255->firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 36 'specregionend' 'empty_229' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 37 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:268]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262) with incoming values : ('add_ln232', firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262) [27]  (1.77 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262) with incoming values : ('add_ln232', firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262) [27]  (0 ns)
	'icmp' operation ('icmp_ln232', firmware/nnet_utils/nnet_merge_stream.h:232->firmware/nnet_utils/nnet_merge_stream.h:262) [28]  (1.88 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'data1_V_data_0_V' (firmware/nnet_utils/nnet_merge_stream.h:237->firmware/nnet_utils/nnet_merge_stream.h:262) [37]  (2.19 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_merge_stream.h:254->firmware/nnet_utils/nnet_merge_stream.h:262) [45]  (2.19 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
