Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:49:56 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga001.fm.intel.com (fmsmga001.fm.intel.com [10.253.24.23])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 9D05B58042F
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 08:06:49 -0800 (PST)
Received: from fmsmga101.fm.intel.com ([10.1.193.65])
  by fmsmga001-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 08:06:49 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3As3dwmhGTCS6lY23uXbxoAJ1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ76p8i4bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJSSJBDIOy?=
 =?us-ascii?q?YYgBAeUPMulXrZXyqVQToxumBwSiBuzixiJGi3Pqw6I6yP8sER3F0QE6A94CrH?=
 =?us-ascii?q?rZodfzOawPUe611q7IzTDbYv1M2Tf96YzIchE5ofGUQ71/ac3fxlMzFwPFj1Wf?=
 =?us-ascii?q?t5HlMyqb2OsXrmiU8vBnXv+ohm4/qwFxozyvxsIxhYTSnIIa1E3L9SVjz4YpP9?=
 =?us-ascii?q?G3VEl7Ydu9HZZWqiqUNJN2T9s8T210uys20KAKtYO4cSQQ1pgqyR7SZ+aaf4WK?=
 =?us-ascii?q?+h7uV+WcLS1miH54Yr6zmQq+/Va6xuHhVMS4zlBHpTdfnNbWrHACzRnT59CHSv?=
 =?us-ascii?q?Rj+keh3i6C1wTS6uFfPUA0jrDXK5Enwr4tjJYTtl7DHiDulEX3iq+ZaFkk9/C2?=
 =?us-ascii?q?5+j7YbjqvIKQO5J3hw3kLKgjlMyyDf4lPgUMR2Sb/P6z1Lzn/U33WrVKifg2n7?=
 =?us-ascii?q?HAsJ/EIMQbu7e1DBJL3YY99Rm/Cy6q388fnXkaKlJKZAyIj5PuN1HKIfD4Dumw?=
 =?us-ascii?q?j06jkTd23/3GOrzhApPQLnnMirvhfLB961JCxwo319xQ+5VUCrQaLfL1XU/xst?=
 =?us-ascii?q?PYDhkkMwCuxObnEtp92psEWW2TGq+ZLL/SsViQ6+IrIumMZ5EatCzyKvg4/PPu?=
 =?us-ascii?q?iX45mVkAfaimx5cXaXa4Huh4LEWde3bjntABEWJZ9jc4V/Hg3V2eTSZINTH1W6?=
 =?us-ascii?q?Mn+ip9DoWgAoHeAIe3j/uE1Sa/G5RQIWdeFlGLF2yvboiBRrIAZTyfJpxclCcZ?=
 =?us-ascii?q?X+2kQo4lyRb8rQL/1v9rI/TZ/mgCuIv+2cNpz+vUkx406HpzFcvKyHyHTWx/gj?=
 =?us-ascii?q?YVQSQr1rt0u013xwS/1v1AiuFcXfZO/e9OVE9uLZfBy6pwFsruXQTpe9aRUxCt?=
 =?us-ascii?q?RdDwRXl7V9803poCblhwH/2kiRbM2TfsBKUa3fTfHZEx7+fQ0mb8I+57zHDJ0r?=
 =?us-ascii?q?RniEMpFJhhL2qj05Z/9gzSH5bEpGCQi6areLlZ8CfQ+ObLmXKOvUVdXCZqXKnF?=
 =?us-ascii?q?VGxZbUzT+4eqrnjeRqOjXOx0ejBKztSPf+4TMoXk?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0DAAgABSAlcmBHrdtBjHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBZYExgTyBJoN6iHiLL4FgCCV8mEAXAQEYFIdXIjgSAQMBAQEBAQECARMBAQE?=
 =?us-ascii?q?BAQgLCwYbDi+CNgUCAxoBBoJcAQIDAQIgDwETCikDAwECBgEBChIGAgIiBAICA?=
 =?us-ascii?q?wEwAQUBDg4GAQwGAgEBAYMcgXUNAQMBmjw8iw2BL4kbgQ0SeYsUF4F/gREnDII?=
 =?us-ascii?q?qNYgFglcCoF8JkUAGGIliEIdELIhij1cCBAIEBQIFDyGBPIF2MyIbFYMngicXj?=
 =?us-ascii?q?h5xgQeIQ4F3AQE?=
X-IPAS-Result: =?us-ascii?q?A0DAAgABSAlcmBHrdtBjHAEBAQQBAQcEAQGBZYExgTyBJoN?=
 =?us-ascii?q?6iHiLL4FgCCV8mEAXAQEYFIdXIjgSAQMBAQEBAQECARMBAQEBAQgLCwYbDi+CN?=
 =?us-ascii?q?gUCAxoBBoJcAQIDAQIgDwETCikDAwECBgEBChIGAgIiBAICAwEwAQUBDg4GAQw?=
 =?us-ascii?q?GAgEBAYMcgXUNAQMBmjw8iw2BL4kbgQ0SeYsUF4F/gREnDIIqNYgFglcCoF8Jk?=
 =?us-ascii?q?UAGGIliEIdELIhij1cCBAIEBQIFDyGBPIF2MyIbFYMngicXjh5xgQeIQ4F3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,322,1539673200"; 
   d="scan'208";a="65633679"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mga01b.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 08:06:48 -0800
Received: from localhost ([::1]:41715 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUwAq-0003aK-5T
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 11:06:48 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:33603)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <philmd@redhat.com>) id 1gUwAT-0003XV-8T
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 11:06:29 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <philmd@redhat.com>) id 1gUwAN-0005KC-8T
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 11:06:25 -0500
Received: from mail-wm1-f67.google.com ([209.85.128.67]:40934)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <philmd@redhat.com>) id 1gUwAJ-0005C4-O1
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 11:06:17 -0500
Received: by mail-wm1-f67.google.com with SMTP id q26so1588903wmf.5
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 08:06:06 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=IDyp9twB4LY00rMwyjPralaYodoo1Wd2GWyiEn48PO4=;
	b=mY4hj6gEMKIYkCx5Lzo0mz5z39HM6RJbiY4365d8nhGdOxXMn/KMidJWVbhR4GB1AW
	uSycBHAQ2lYS8U7siQzaTJdntmylquQMaFRLtv9gxYkprFNQWqBasErarecG4gvHgnX/
	GH6Sob2w+JllTHV5G2jd0dpdAVqi9/sTbP714OGcy3YyvqGEmvLbUHJzQafF6ZYhGATN
	FUCG9d/NBy1qLjqEsnU+T73vgDDRHw2XdDjkJ8ndr6Z0rE0gueTpolD0hf27tU5/BKXh
	Fk04bi/kKPkfm/SGCWPpQQt5yA3kOd3gyNZVRv6/Kj+s5BKUBlieyoMicJKHDVrz2Yls
	W7lw==
X-Gm-Message-State: AA+aEWbRRRTTEi0rlQKrD+ikwM4EVgdSBWrbAZrOBQ/WQSG/6gYjFmu3
	Q1QhvLEKQ+0nvTPYIPL0O5APQw==
X-Google-Smtp-Source: AFSGD/WTgi3GF7RTWxUq2iAMMNJM2zEdVJ8MquEU4qETevCwl2X9m3R0PT88LMRpe8TZP4oLFRtl1g==
X-Received: by 2002:a1c:770c:: with SMTP id t12mr20495640wmi.101.1544112365657;
	Thu, 06 Dec 2018 08:06:05 -0800 (PST)
Received: from [192.168.1.34] (172.red-88-21-202.staticip.rima-tde.net.
	[88.21.202.172]) by smtp.gmail.com with ESMTPSA id
	h62sm1652758wmf.11.2018.12.06.08.06.04
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Thu, 06 Dec 2018 08:06:05 -0800 (PST)
To: Paul Burton <paul.burton@mips.com>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
References: <20181205221126.16220-1-paul.burton@mips.com>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Openpgp: id=89C1E78F601EE86C867495CBA2A3FD6EDEADC0DE;
	url=http://pgp.mit.edu/pks/lookup?op=get&search=0xA2A3FD6EDEADC0DE
Message-ID: <5887a794-7e88-0904-4e35-64234233eb72@redhat.com>
Date: Thu, 6 Dec 2018 17:06:03 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.1
MIME-Version: 1.0
In-Reply-To: <20181205221126.16220-1-paul.burton@mips.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.85.128.67
Subject: Re: [Qemu-devel] [PATCH] atomic.h: Set ATOMIC_REG_SIZE=8 for MIPS
 n32
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Paul Burton <pburton@wavecomp.com>,
	=?UTF-8?Q?Alex_Benn=c3=a9e?= <alex.bennee@linaro.org>,
	Laurent Vivier <laurent@vivier.eu>, Richard Henderson <rth@twiddle.net>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 12/5/18 11:11 PM, Paul Burton wrote:
> ATOMIC_REG_SIZE is currently defined as the default sizeof(void *) for
> all MIPS host builds, including those using the n32 ABI. n32 is the
> MIPS64 ILP32 ABI and as such tcg/mips/tcg-target.h defines
> TCG_TARGET_REG_BITS as 64 for n32 builds. If we attempt to build QEMU
> for an n32 host with support for a 64b target architecture then
> TCG_OVERSIZED_GUEST is 0 and accel/tcg/cputlb.c attempts to use atomic_*
> functions. This fails because ATOMIC_REG_SIZE is 4, causing the calls to
> QEMU_BUILD_BUG_ON(sizeof(*ptr) > ATOMIC_REG_SIZE) in the various
> atomic_* functions to generate errors.
> 
> Fix this by defining ATOMIC_REG_SIZE as 8 for all MIPS64 builds, which
> will cover both n32 (ILP32) & n64 (LP64) ABIs in much the same was as we
> already do for x86_64/x32.
> 
> Signed-off-by: Paul Burton <paul.burton@mips.com>

Reviewed-by: Philippe Mathieu-Daud√© <philmd@redhat.com>

> ---
>  include/qemu/atomic.h | 5 +++--
>  1 file changed, 3 insertions(+), 2 deletions(-)
> 
> diff --git a/include/qemu/atomic.h b/include/qemu/atomic.h
> index f6993a8fb1..a6ac188188 100644
> --- a/include/qemu/atomic.h
> +++ b/include/qemu/atomic.h
> @@ -99,9 +99,10 @@
>   * those few cases by hand.
>   *
>   * Note that x32 is fully detected with __x86_64__ + _ILP32, and that for
> - * Sparc we always force the use of sparcv9 in configure.
> + * Sparc we always force the use of sparcv9 in configure. MIPS n32 (ILP32) &
> + * n64 (LP64) ABIs are both detected using __mips64.
>   */
> -#if defined(__x86_64__) || defined(__sparc__)
> +#if defined(__x86_64__) || defined(__sparc__) || defined(__mips64)
>  # define ATOMIC_REG_SIZE  8
>  #else
>  # define ATOMIC_REG_SIZE  sizeof(void *)
> 

