// Seed: 1718767323
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    output wire id_14,
    input tri id_15,
    input tri id_16,
    output wand id_17,
    output supply1 id_18
);
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    output wor   id_2
);
  bit id_4;
  ;
  assign id_2 = id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2
  );
  always @(posedge id_5)
    #1 begin : LABEL_0
      assert (id_6);
      id_4 <= 1;
    end
  logic id_7;
endmodule
