var structhal_1_1_verilog_port =
[
    [ "m_attributes", "structhal_1_1_verilog_port.html#ae875dd6167c5d5b84f75e071c60187cc", null ],
    [ "m_direction", "structhal_1_1_verilog_port.html#a8463afae5411da25b9cf4773748c7a78", null ],
    [ "m_expanded_identifiers", "structhal_1_1_verilog_port.html#aa1a3ad30da7c9e9c1bf9c70fcc3fe0ce", null ],
    [ "m_expression", "structhal_1_1_verilog_port.html#adbc7dedb59e66296b29fa562545c0e2b", null ],
    [ "m_identifier", "structhal_1_1_verilog_port.html#a24701af0d8d305a71156f19d7c88ef0f", null ],
    [ "m_ranges", "structhal_1_1_verilog_port.html#ab1d12ea536c63cde3f8ef311126086e9", null ]
];