Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct  3 10:23:41 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nano_031_system_timing_summary_routed.rpt -pb nano_031_system_timing_summary_routed.pb -rpx nano_031_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_031_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_d/clk_out_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_i/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.230        0.000                      0                   37        0.260        0.000                      0                   37        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.230        0.000                      0                   37        0.260        0.000                      0                   37        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.766ns (24.060%)  route 2.418ns (75.940%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.742     8.272    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  clk_div_d/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  clk_div_d/counter_reg[16]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_div_d/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.766ns (24.775%)  route 2.326ns (75.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.650     8.180    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[10]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.766ns (24.775%)  route 2.326ns (75.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.650     8.180    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[11]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.766ns (24.775%)  route 2.326ns (75.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.650     8.180    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[8]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.766ns (24.775%)  route 2.326ns (75.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.650     8.180    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.766ns (25.780%)  route 2.205ns (74.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.530     8.060    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[12]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.766ns (25.780%)  route 2.205ns (74.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.530     8.060    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.766ns (25.780%)  route 2.205ns (74.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.530     8.060    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[14]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.766ns (25.780%)  route 2.205ns (74.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.530     8.060    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[15]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.524    14.503    clk_div_d/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.926%)  route 2.189ns (74.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.878     6.485    clk_div_d/counter_reg[6]
    SLICE_X55Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.609 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     7.406    clk_div_d/counter[0]_i_3_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.530 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.513     8.043    clk_div_d/counter[0]_i_1_n_0
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.449    14.790    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[0]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDRE (Setup_fdre_C_R)       -0.524    14.505    clk_div_d/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  6.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.050%)  route 0.157ns (42.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  clk_div_d/counter_reg[12]/Q
                         net (fo=3, routed)           0.157     1.766    clk_div_d/counter_reg[12]
    SLICE_X55Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  clk_div_d/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    clk_div_d/clk_out_i_1__0_n_0
    SLICE_X55Y13         FDRE                                         r  clk_div_d/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clk_div_d/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  clk_div_d/clk_out_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.091     1.551    clk_div_d/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_div_d/counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.736    clk_div_d/counter_reg[10]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk_div_d/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_div_d/counter_reg[8]_i_1_n_5
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_div_d/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_div_d/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    clk_div_d/counter_reg[14]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk_div_d/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_div_d/counter_reg[12]_i_1_n_5
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[14]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_div_d/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_div_d/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.738    clk_div_d/counter_reg[2]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  clk_div_d/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.848    clk_div_d/counter_reg[0]_i_2_n_5
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     1.962    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[2]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_div_d/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.274ns (64.860%)  route 0.148ns (35.140%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.148     1.759    clk_div_d/counter_reg[6]
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  clk_div_d/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    clk_div_d/counter_reg[4]_i_1_n_5
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  clk_div_d/counter_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_div_d/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_div_d/counter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.736    clk_div_d/counter_reg[10]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  clk_div_d/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    clk_div_d/counter_reg[8]_i_1_n_4
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  clk_div_d/counter_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_div_d/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_div_d/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    clk_div_d/counter_reg[14]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  clk_div_d/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    clk_div_d/counter_reg[12]_i_1_n_4
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  clk_div_d/counter_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_div_d/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_div_d/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.738    clk_div_d/counter_reg[2]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.884 r  clk_div_d/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.884    clk_div_d/counter_reg[0]_i_2_n_4
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     1.962    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[3]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_div_d/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    clk_div_i/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  clk_div_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  clk_div_i/counter_reg[0]/Q
                         net (fo=1, routed)           0.223     1.826    clk_div_i/counter_reg[0]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.871 r  clk_div_i/clk_out_i_1/O
                         net (fo=2, routed)           0.000     1.871    clk_div_i/clk_out_i_1_n_0
    SLICE_X54Y21         FDRE                                         r  clk_div_i/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    clk_div_i/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  clk_div_i/clk_out_reg/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.120     1.559    clk_div_i/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.770%)  route 0.178ns (39.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_div_d/counter_reg[1]/Q
                         net (fo=2, routed)           0.178     1.789    clk_div_d/counter_reg[1]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.900 r  clk_div_d/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.900    clk_div_d/counter_reg[0]_i_2_n_6
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     1.962    clk_div_d/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  clk_div_d/counter_reg[1]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_div_d/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y13   clk_div_d/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   clk_div_d/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   clk_div_d/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   clk_div_d/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   clk_div_d/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   clk_div_d/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   clk_div_d/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   clk_div_d/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   clk_div_d/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   clk_div_d/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   clk_div_d/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   clk_div_d/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   clk_div_d/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   clk_div_d/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   clk_div_d/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   clk_div_d/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   clk_div_d/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   clk_div_d/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   clk_div_d/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   clk_div_d/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   clk_div_d/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   clk_div_d/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.681ns  (logic 6.530ns (41.642%)  route 9.151ns (58.358%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          3.963     5.416    i_alu/led_OBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.540 r  i_alu/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.540    i_alu/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.072 r  i_alu/seg_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.072    i_alu/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.343 r  i_alu/seg_OBUF[6]_inst_i_23/CO[0]
                         net (fo=1, routed)           1.037     7.380    i_alu/seg_OBUF[6]_inst_i_23_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.373     7.753 r  i_alu/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.897     8.651    main_display/c[3]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.775 r  main_display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.568    10.343    main_display/sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.467 r  main_display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686    12.152    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.681 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.681    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.623ns  (logic 6.536ns (41.836%)  route 9.087ns (58.164%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          3.963     5.416    i_alu/led_OBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.540 r  i_alu/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.540    i_alu/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.072 r  i_alu/seg_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.072    i_alu/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.343 f  i_alu/seg_OBUF[6]_inst_i_23/CO[0]
                         net (fo=1, routed)           1.037     7.380    i_alu/seg_OBUF[6]_inst_i_23_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.373     7.753 f  i_alu/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.897     8.651    main_display/c[3]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.775 f  main_display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.363    10.138    main_display/sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.262 r  main_display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826    12.088    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.623 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.623    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.615ns  (logic 6.536ns (41.861%)  route 9.078ns (58.139%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          3.963     5.416    i_alu/led_OBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.540 r  i_alu/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.540    i_alu/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.072 r  i_alu/seg_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.072    i_alu/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.343 r  i_alu/seg_OBUF[6]_inst_i_23/CO[0]
                         net (fo=1, routed)           1.037     7.380    i_alu/seg_OBUF[6]_inst_i_23_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.373     7.753 r  i_alu/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.897     8.651    main_display/c[3]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.775 r  main_display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.377    10.152    main_display/sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.276 r  main_display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.803    12.079    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.615 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.615    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.552ns  (logic 6.532ns (42.004%)  route 9.019ns (57.996%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          3.963     5.416    i_alu/led_OBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.540 r  i_alu/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.540    i_alu/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.072 r  i_alu/seg_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.072    i_alu/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.343 r  i_alu/seg_OBUF[6]_inst_i_23/CO[0]
                         net (fo=1, routed)           1.037     7.380    i_alu/seg_OBUF[6]_inst_i_23_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.373     7.753 r  i_alu/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.897     8.651    main_display/c[3]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.775 r  main_display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.088     9.863    main_display/sel0[0]
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.987 r  main_display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.034    12.020    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.552 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.552    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.298ns  (logic 6.505ns (42.523%)  route 8.793ns (57.477%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          3.963     5.416    i_alu/led_OBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.540 r  i_alu/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.540    i_alu/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.072 r  i_alu/seg_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.072    i_alu/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.343 r  i_alu/seg_OBUF[6]_inst_i_23/CO[0]
                         net (fo=1, routed)           1.037     7.380    i_alu/seg_OBUF[6]_inst_i_23_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.373     7.753 r  i_alu/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.897     8.651    main_display/c[3]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.775 r  main_display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.069     9.844    main_display/sel0[0]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.968 r  main_display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826    11.794    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.298 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.298    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.161ns  (logic 6.512ns (42.949%)  route 8.650ns (57.051%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          3.963     5.416    i_alu/led_OBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.540 r  i_alu/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.540    i_alu/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.072 r  i_alu/seg_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.072    i_alu/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.343 r  i_alu/seg_OBUF[6]_inst_i_23/CO[0]
                         net (fo=1, routed)           1.037     7.380    i_alu/seg_OBUF[6]_inst_i_23_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.373     7.753 r  i_alu/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.897     8.651    main_display/c[3]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.775 r  main_display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     9.600    main_display/sel0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.724 r  main_display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.926    11.651    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.161 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.161    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.021ns  (logic 6.521ns (43.410%)  route 8.500ns (56.590%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          3.963     5.416    i_alu/led_OBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.540 r  i_alu/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     5.540    i_alu/seg_OBUF[6]_inst_i_31_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.072 r  i_alu/seg_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.072    i_alu/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.343 r  i_alu/seg_OBUF[6]_inst_i_23/CO[0]
                         net (fo=1, routed)           1.037     7.380    i_alu/seg_OBUF[6]_inst_i_23_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.373     7.753 r  i_alu/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.897     8.651    main_display/c[3]
    SLICE_X56Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.775 r  main_display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.918     9.693    main_display/sel0[0]
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  main_display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.684    11.501    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.021 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.021    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.717ns  (logic 4.959ns (46.268%)  route 5.758ns (53.732%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=12, routed)          5.758     7.213    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.717 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.717    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.377ns (53.475%)  route 3.808ns (46.525%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  main_display/q_reg[1]/Q
                         net (fo=14, routed)          1.664     2.182    main_display/p_1_in
    SLICE_X59Y20         LUT2 (Prop_lut2_I0_O)        0.153     2.335 r  main_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.144     4.479    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     8.185 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.185    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pb_rst/db/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[3]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    pb_rst/db/counter_reg_n_0_[3]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  pb_rst/db/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.357    pb_rst/db/counter_reg[0]_i_2__0_n_4
    SLICE_X55Y14         FDRE                                         r  pb_rst/db/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/btn_stable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.631%)  route 0.174ns (48.369%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE                         0.000     0.000 r  pb_rst/db/btn_stable_reg/C
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/btn_stable_reg/Q
                         net (fo=2, routed)           0.174     0.315    pb_rst/db/btn_stable
    SLICE_X54Y18         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  pb_rst/db/btn_out_i_1/O
                         net (fo=1, routed)           0.000     0.360    pb_rst/db/btn_out_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  pb_rst/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[4]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    pb_rst/db/counter_reg_n_0_[4]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  pb_rst/db/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    pb_rst/db/counter_reg[4]_i_1__0_n_7
    SLICE_X55Y15         FDRE                                         r  pb_rst/db/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[2]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    pb_rst/db/counter_reg_n_0_[2]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  pb_rst/db/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     0.361    pb_rst/db/counter_reg[0]_i_2__0_n_5
    SLICE_X55Y14         FDRE                                         r  pb_rst/db/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[15]/C
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    pb_rst/db/counter_reg[15]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  pb_rst/db/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    pb_rst/db/counter_reg[12]_i_1__0_n_4
    SLICE_X55Y17         FDRE                                         r  pb_rst/db/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[19]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    pb_rst/db/counter_reg[19]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  pb_rst/db/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    pb_rst/db/counter_reg[16]_i_1__0_n_4
    SLICE_X55Y18         FDRE                                         r  pb_rst/db/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[11]/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    pb_rst/db/counter_reg[11]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  pb_rst/db/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    pb_rst/db/counter_reg[8]_i_1__0_n_4
    SLICE_X55Y16         FDRE                                         r  pb_rst/db/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[7]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    pb_rst/db/counter_reg[7]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  pb_rst/db/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    pb_rst/db/counter_reg[4]_i_1__0_n_4
    SLICE_X55Y15         FDRE                                         r  pb_rst/db/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[12]/C
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    pb_rst/db/counter_reg[12]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  pb_rst/db/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.372    pb_rst/db/counter_reg[12]_i_1__0_n_7
    SLICE_X55Y17         FDRE                                         r  pb_rst/db/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[8]/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    pb_rst/db/counter_reg[8]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  pb_rst/db/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.372    pb_rst/db/counter_reg[8]_i_1__0_n_7
    SLICE_X55Y16         FDRE                                         r  pb_rst/db/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





