<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Tc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Tc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___t_c.html">Basic Timer Counter</a> &#124; <a class="el" href="group___s_a_m_l21___t_c.html">Basic Timer Counter</a> &#124; <a class="el" href="group___s_a_m_r21___t_c.html">Basic Timer Counter</a><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo;  &#124; <a class="el" href="group___s_a_m3_x_a___t_c.html">Timer Counter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="samd21_2include_2component_2tc_8h_source.html">tc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a33c60e7050dc98bb9c39fcc85f79b989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_tc_count8.html">TcCount8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a33c60e7050dc98bb9c39fcc85f79b989">COUNT8</a></td></tr>
<tr class="memdesc:a33c60e7050dc98bb9c39fcc85f79b989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 8-bit Counter Mode.  <a href="#a33c60e7050dc98bb9c39fcc85f79b989">More...</a><br /></td></tr>
<tr class="separator:a33c60e7050dc98bb9c39fcc85f79b989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefc8f4593a51d83150fd61ab1162632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_tc_count16.html">TcCount16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#aaefc8f4593a51d83150fd61ab1162632">COUNT16</a></td></tr>
<tr class="memdesc:aaefc8f4593a51d83150fd61ab1162632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 16-bit Counter Mode.  <a href="#aaefc8f4593a51d83150fd61ab1162632">More...</a><br /></td></tr>
<tr class="separator:aaefc8f4593a51d83150fd61ab1162632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1c2f02ca49d2a99e8954083cddb9f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_tc_count32.html">TcCount32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a2d1c2f02ca49d2a99e8954083cddb9f7">COUNT32</a></td></tr>
<tr class="memdesc:a2d1c2f02ca49d2a99e8954083cddb9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 32-bit Counter Mode.  <a href="#a2d1c2f02ca49d2a99e8954083cddb9f7">More...</a><br /></td></tr>
<tr class="separator:a2d1c2f02ca49d2a99e8954083cddb9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c4c447456fabb9b246a0e442fada37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_tc_channel.html">TcChannel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#aa3c4c447456fabb9b246a0e442fada37">TC_CHANNEL</a> [<a class="el" href="group___s_a_m3_x_a___t_c.html#gade643c68c03a7a68a7a0795255b7873b">TCCHANNEL_NUMBER</a>]</td></tr>
<tr class="memdesc:aa3c4c447456fabb9b246a0e442fada37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0x0) channel = 0 .. 2  <a href="#aa3c4c447456fabb9b246a0e442fada37">More...</a><br /></td></tr>
<tr class="separator:aa3c4c447456fabb9b246a0e442fada37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4535dd510f26eeed3b700ccb24567663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a4535dd510f26eeed3b700ccb24567663">TC_BCR</a></td></tr>
<tr class="memdesc:a4535dd510f26eeed3b700ccb24567663"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xC0) Block Control Register  <a href="#a4535dd510f26eeed3b700ccb24567663">More...</a><br /></td></tr>
<tr class="separator:a4535dd510f26eeed3b700ccb24567663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2ac8531e20a2fb5af0f5e05c34702b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#afa2ac8531e20a2fb5af0f5e05c34702b">TC_BMR</a></td></tr>
<tr class="memdesc:afa2ac8531e20a2fb5af0f5e05c34702b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xC4) Block Mode Register  <a href="#afa2ac8531e20a2fb5af0f5e05c34702b">More...</a><br /></td></tr>
<tr class="separator:afa2ac8531e20a2fb5af0f5e05c34702b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e96edd9718825e72a3973ddb6a46b11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a7e96edd9718825e72a3973ddb6a46b11">TC_QIER</a></td></tr>
<tr class="memdesc:a7e96edd9718825e72a3973ddb6a46b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xC8) QDEC Interrupt Enable Register  <a href="#a7e96edd9718825e72a3973ddb6a46b11">More...</a><br /></td></tr>
<tr class="separator:a7e96edd9718825e72a3973ddb6a46b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadf5569659a4f1182489a13488c936c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#aeadf5569659a4f1182489a13488c936c">TC_QIDR</a></td></tr>
<tr class="memdesc:aeadf5569659a4f1182489a13488c936c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xCC) QDEC Interrupt Disable Register  <a href="#aeadf5569659a4f1182489a13488c936c">More...</a><br /></td></tr>
<tr class="separator:aeadf5569659a4f1182489a13488c936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd93431108aa22a815d0535b34fc70dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#acd93431108aa22a815d0535b34fc70dc">TC_QIMR</a></td></tr>
<tr class="memdesc:acd93431108aa22a815d0535b34fc70dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xD0) QDEC Interrupt Mask Register  <a href="#acd93431108aa22a815d0535b34fc70dc">More...</a><br /></td></tr>
<tr class="separator:acd93431108aa22a815d0535b34fc70dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a332c382d6e47c61975280f7e04991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a64a332c382d6e47c61975280f7e04991">TC_QISR</a></td></tr>
<tr class="memdesc:a64a332c382d6e47c61975280f7e04991"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xD4) QDEC Interrupt Status Register  <a href="#a64a332c382d6e47c61975280f7e04991">More...</a><br /></td></tr>
<tr class="separator:a64a332c382d6e47c61975280f7e04991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff704abc2736991ef74fb633040093b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a1ff704abc2736991ef74fb633040093b">TC_FMR</a></td></tr>
<tr class="memdesc:a1ff704abc2736991ef74fb633040093b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xD8) Fault Mode Register  <a href="#a1ff704abc2736991ef74fb633040093b">More...</a><br /></td></tr>
<tr class="separator:a1ff704abc2736991ef74fb633040093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8063ac8df0f4b53239bc015495acffe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a8063ac8df0f4b53239bc015495acffe2">Reserved1</a> [2]</td></tr>
<tr class="separator:a8063ac8df0f4b53239bc015495acffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c61d153328d4d9211f2086bf67cf70a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_tc.html#a7c61d153328d4d9211f2086bf67cf70a">TC_WPMR</a></td></tr>
<tr class="memdesc:a7c61d153328d4d9211f2086bf67cf70a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_tc.html">Tc</a> Offset: 0xE4) Write Protect Mode Register  <a href="#a7c61d153328d4d9211f2086bf67cf70a">More...</a><br /></td></tr>
<tr class="separator:a7c61d153328d4d9211f2086bf67cf70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2tc_8h_source.html#l00678">678</a> of file <a class="el" href="samd21_2include_2component_2tc_8h_source.html">tc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aaefc8f4593a51d83150fd61ab1162632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefc8f4593a51d83150fd61ab1162632">&#9670;&nbsp;</a></span>COUNT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_tc_count16.html">TcCount16</a> COUNT16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 16-bit Counter Mode. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2tc_8h_source.html#l00680">680</a> of file <a class="el" href="samd21_2include_2component_2tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a2d1c2f02ca49d2a99e8954083cddb9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d1c2f02ca49d2a99e8954083cddb9f7">&#9670;&nbsp;</a></span>COUNT32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_tc_count32.html">TcCount32</a> COUNT32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 32-bit Counter Mode. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2tc_8h_source.html#l00681">681</a> of file <a class="el" href="samd21_2include_2component_2tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a33c60e7050dc98bb9c39fcc85f79b989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c60e7050dc98bb9c39fcc85f79b989">&#9670;&nbsp;</a></span>COUNT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_tc_count8.html">TcCount8</a> COUNT8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 8-bit Counter Mode. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2tc_8h_source.html#l00679">679</a> of file <a class="el" href="samd21_2include_2component_2tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a8063ac8df0f4b53239bc015495acffe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8063ac8df0f4b53239bc015495acffe2">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00070">70</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a4535dd510f26eeed3b700ccb24567663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4535dd510f26eeed3b700ccb24567663">&#9670;&nbsp;</a></span>TC_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TC_BCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xC0) Block Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00063">63</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="afa2ac8531e20a2fb5af0f5e05c34702b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2ac8531e20a2fb5af0f5e05c34702b">&#9670;&nbsp;</a></span>TC_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_BMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xC4) Block Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00064">64</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="aa3c4c447456fabb9b246a0e442fada37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c4c447456fabb9b246a0e442fada37">&#9670;&nbsp;</a></span>TC_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_tc_channel.html">TcChannel</a> TC_CHANNEL[<a class="el" href="group___s_a_m3_x_a___t_c.html#gade643c68c03a7a68a7a0795255b7873b">TCCHANNEL_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0x0) channel = 0 .. 2 </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00062">62</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a1ff704abc2736991ef74fb633040093b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff704abc2736991ef74fb633040093b">&#9670;&nbsp;</a></span>TC_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_FMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xD8) Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00069">69</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="aeadf5569659a4f1182489a13488c936c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeadf5569659a4f1182489a13488c936c">&#9670;&nbsp;</a></span>TC_QIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TC_QIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xCC) QDEC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00066">66</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a7e96edd9718825e72a3973ddb6a46b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e96edd9718825e72a3973ddb6a46b11">&#9670;&nbsp;</a></span>TC_QIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TC_QIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xC8) QDEC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00065">65</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="acd93431108aa22a815d0535b34fc70dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd93431108aa22a815d0535b34fc70dc">&#9670;&nbsp;</a></span>TC_QIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TC_QIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xD0) QDEC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00067">67</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a64a332c382d6e47c61975280f7e04991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a332c382d6e47c61975280f7e04991">&#9670;&nbsp;</a></span>TC_QISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TC_QISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xD4) QDEC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00068">68</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a7c61d153328d4d9211f2086bf67cf70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c61d153328d4d9211f2086bf67cf70a">&#9670;&nbsp;</a></span>TC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_tc.html">Tc</a> Offset: 0xE4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00071">71</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="samd21_2include_2component_2tc_8h_source.html">tc.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="tc__100_8h_source.html">tc_100.h</a></li>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__tc_8h_source.html">component_tc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
