Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Aug  1 03:17:20 2024
| Host         : Jing-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vector_detect_top_timing_summary_routed.rpt -pb vector_detect_top_timing_summary_routed.pb -rpx vector_detect_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vector_detect_top
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                   32        0.193        0.000                      0                   32        0.745        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.450}        2.900           344.828         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.007        0.000                      0                   32        0.193        0.000                      0                   32        0.745        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.731ns (60.454%)  route 1.132ns (39.546%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 7.382 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.824 r  vector_detect_compl_inst/pos_trans0_carry__0/O[3]
                         net (fo=1, routed)           0.580     7.404    vector_detect_compl_inst/pos_trans0_carry__0_n_4
    SLICE_X1Y58          LUT2 (Prop_lut2_I0_O)        0.306     7.710 r  vector_detect_compl_inst/pos[8]_i_1/O
                         net (fo=1, routed)           0.000     7.710    pos_w[8]
    SLICE_X1Y58          FDCE                                         r  pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601     7.382    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[8]/C
                         clock pessimism              0.340     7.721    
                         clock uncertainty           -0.035     7.686    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)        0.031     7.717    pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.717    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.959ns (68.493%)  route 0.901ns (31.507%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.381 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.625 r  vector_detect_compl_inst/pos_trans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.625    vector_detect_compl_inst/pos_trans0_carry__0_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.739 r  vector_detect_compl_inst/pos_trans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.739    vector_detect_compl_inst/pos_trans0_carry__1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.052 r  vector_detect_compl_inst/pos_trans0_carry__2/O[3]
                         net (fo=1, routed)           0.349     7.401    vector_detect_compl_inst/pos_trans0_carry__2_n_4
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.306     7.707 r  vector_detect_compl_inst/pos[0]_i_1/O
                         net (fo=1, routed)           0.000     7.707    pos_w[0]
    SLICE_X1Y60          FDCE                                         r  pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600     7.381    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[0]/C
                         clock pessimism              0.340     7.720    
                         clock uncertainty           -0.035     7.685    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029     7.714    pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.977ns (69.892%)  route 0.852ns (30.108%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.381 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.625 r  vector_detect_compl_inst/pos_trans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.625    vector_detect_compl_inst/pos_trans0_carry__0_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.739 r  vector_detect_compl_inst/pos_trans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.739    vector_detect_compl_inst/pos_trans0_carry__1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.073 r  vector_detect_compl_inst/pos_trans0_carry__2/O[1]
                         net (fo=1, routed)           0.299     7.372    vector_detect_compl_inst/pos_trans0_carry__2_n_6
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.303     7.675 r  vector_detect_compl_inst/pos[2]_i_1/O
                         net (fo=1, routed)           0.000     7.675    pos_w[2]
    SLICE_X1Y60          FDCE                                         r  pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600     7.381    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[2]/C
                         clock pessimism              0.340     7.720    
                         clock uncertainty           -0.035     7.685    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031     7.716    pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 1.861ns (67.433%)  route 0.899ns (32.567%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.381 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.625 r  vector_detect_compl_inst/pos_trans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.625    vector_detect_compl_inst/pos_trans0_carry__0_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.739 r  vector_detect_compl_inst/pos_trans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.739    vector_detect_compl_inst/pos_trans0_carry__1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.961 r  vector_detect_compl_inst/pos_trans0_carry__2/O[0]
                         net (fo=1, routed)           0.347     7.307    vector_detect_compl_inst/pos_trans0_carry__2_n_7
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.299     7.606 r  vector_detect_compl_inst/pos[3]_i_1/O
                         net (fo=1, routed)           0.000     7.606    pos_w[3]
    SLICE_X1Y60          FDCE                                         r  pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600     7.381    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[3]/C
                         clock pessimism              0.340     7.720    
                         clock uncertainty           -0.035     7.685    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.032     7.717    pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.717    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.845ns (67.185%)  route 0.901ns (32.815%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.381 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.625 r  vector_detect_compl_inst/pos_trans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.625    vector_detect_compl_inst/pos_trans0_carry__0_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.938 r  vector_detect_compl_inst/pos_trans0_carry__1/O[3]
                         net (fo=1, routed)           0.349     7.287    vector_detect_compl_inst/pos_trans0_carry__1_n_4
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.306     7.593 r  vector_detect_compl_inst/pos[4]_i_1/O
                         net (fo=1, routed)           0.000     7.593    pos_w[4]
    SLICE_X1Y59          FDCE                                         r  pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600     7.381    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[4]/C
                         clock pessimism              0.340     7.720    
                         clock uncertainty           -0.035     7.685    
    SLICE_X1Y59          FDCE (Setup_fdce_C_D)        0.029     7.714    pos_reg[4]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 1.881ns (68.933%)  route 0.848ns (31.067%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.381 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.625 r  vector_detect_compl_inst/pos_trans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.625    vector_detect_compl_inst/pos_trans0_carry__0_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.739 r  vector_detect_compl_inst/pos_trans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.739    vector_detect_compl_inst/pos_trans0_carry__1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.978 r  vector_detect_compl_inst/pos_trans0_carry__2/O[2]
                         net (fo=1, routed)           0.296     7.273    vector_detect_compl_inst/pos_trans0_carry__2_n_5
    SLICE_X1Y60          LUT2 (Prop_lut2_I0_O)        0.302     7.575 r  vector_detect_compl_inst/pos[1]_i_1/O
                         net (fo=1, routed)           0.000     7.575    pos_w[1]
    SLICE_X1Y60          FDCE                                         r  pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600     7.381    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[1]/C
                         clock pessimism              0.340     7.720    
                         clock uncertainty           -0.035     7.685    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031     7.716    pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.863ns (68.628%)  route 0.852ns (31.372%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.381 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.625 r  vector_detect_compl_inst/pos_trans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.625    vector_detect_compl_inst/pos_trans0_carry__0_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.959 r  vector_detect_compl_inst/pos_trans0_carry__1/O[1]
                         net (fo=1, routed)           0.299     7.258    vector_detect_compl_inst/pos_trans0_carry__1_n_6
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.303     7.561 r  vector_detect_compl_inst/pos[6]_i_1/O
                         net (fo=1, routed)           0.000     7.561    pos_w[6]
    SLICE_X1Y59          FDCE                                         r  pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600     7.381    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[6]/C
                         clock pessimism              0.340     7.720    
                         clock uncertainty           -0.035     7.685    
    SLICE_X1Y59          FDCE (Setup_fdce_C_D)        0.031     7.716    pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.633ns (61.178%)  route 1.036ns (38.822%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 7.382 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.733 r  vector_detect_compl_inst/pos_trans0_carry__0/O[0]
                         net (fo=1, routed)           0.484     7.217    vector_detect_compl_inst/pos_trans0_carry__0_n_7
    SLICE_X1Y58          LUT2 (Prop_lut2_I0_O)        0.299     7.516 r  vector_detect_compl_inst/pos[11]_i_1/O
                         net (fo=1, routed)           0.000     7.516    pos_w[11]
    SLICE_X1Y58          FDCE                                         r  pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601     7.382    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[11]/C
                         clock pessimism              0.340     7.721    
                         clock uncertainty           -0.035     7.686    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)        0.031     7.717    pos_reg[11]
  -------------------------------------------------------------------
                         required time                          7.717    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 1.749ns (65.939%)  route 0.903ns (34.061%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 7.382 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.845 r  vector_detect_compl_inst/pos_trans0_carry__0/O[1]
                         net (fo=1, routed)           0.351     7.196    vector_detect_compl_inst/pos_trans0_carry__0_n_6
    SLICE_X1Y58          LUT2 (Prop_lut2_I0_O)        0.303     7.499 r  vector_detect_compl_inst/pos[10]_i_1/O
                         net (fo=1, routed)           0.000     7.499    pos_w[10]
    SLICE_X1Y58          FDCE                                         r  pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601     7.382    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[10]/C
                         clock pessimism              0.340     7.721    
                         clock uncertainty           -0.035     7.686    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)        0.029     7.715    pos_reg[10]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.900ns  (clk rise@2.900ns - clk rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.747ns (66.029%)  route 0.899ns (33.970%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.381 - 2.900 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     5.302 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.552     5.855    vector_detect_compl_inst/seq_reg[15]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.511 r  vector_detect_compl_inst/pos_trans0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    vector_detect_compl_inst/pos_trans0_carry_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.625 r  vector_detect_compl_inst/pos_trans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.625    vector_detect_compl_inst/pos_trans0_carry__0_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.847 r  vector_detect_compl_inst/pos_trans0_carry__1/O[0]
                         net (fo=1, routed)           0.347     7.193    vector_detect_compl_inst/pos_trans0_carry__1_n_7
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.299     7.492 r  vector_detect_compl_inst/pos[7]_i_1/O
                         net (fo=1, routed)           0.000     7.492    pos_w[7]
    SLICE_X1Y59          FDCE                                         r  pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.900     2.900 r  
    N13                                               0.000     2.900 r  clk (IN)
                         net (fo=0)                   0.000     2.900    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     3.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.689    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600     7.381    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[7]/C
                         clock pessimism              0.340     7.720    
                         clock uncertainty           -0.035     7.685    
    SLICE_X1Y59          FDCE (Setup_fdce_C_D)        0.032     7.717    pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.717    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 seq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  seq_reg[12]/Q
                         net (fo=3, routed)           0.143     1.791    vector_detect_compl_inst/seq_reg[12]
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.836 r  vector_detect_compl_inst/pos[12]_i_1/O
                         net (fo=1, routed)           0.000     1.836    pos_w[12]
    SLICE_X2Y58          FDCE                                         r  pos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  pos_reg[12]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.120     1.644    pos_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seq_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.509    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  seq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  seq_reg[11]/Q
                         net (fo=3, routed)           0.120     1.770    seq_reg[11]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  seq_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    seq_reg[8]_i_1_n_4
    SLICE_X1Y56          FDCE                                         r  seq_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.028    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  seq_reg[11]/C
                         clock pessimism             -0.520     1.509    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.105     1.614    seq_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seq_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.509    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  seq_reg[7]/Q
                         net (fo=3, routed)           0.120     1.770    seq_reg[7]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  seq_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    seq_reg[4]_i_1_n_4
    SLICE_X1Y55          FDCE                                         r  seq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.028    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[7]/C
                         clock pessimism             -0.520     1.509    
    SLICE_X1Y55          FDCE (Hold_fdce_C_D)         0.105     1.614    seq_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.509    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  seq_reg[3]/Q
                         net (fo=3, routed)           0.123     1.772    seq_reg[3]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  seq_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    seq_reg[0]_i_1_n_4
    SLICE_X1Y54          FDCE                                         r  seq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.028    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[3]/C
                         clock pessimism             -0.520     1.509    
    SLICE_X1Y54          FDCE (Hold_fdce_C_D)         0.105     1.614    seq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seq_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.509    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  seq_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  seq_reg[10]/Q
                         net (fo=3, routed)           0.122     1.771    seq_reg[10]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  seq_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    seq_reg[8]_i_1_n_5
    SLICE_X1Y56          FDCE                                         r  seq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.028    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  seq_reg[10]/C
                         clock pessimism             -0.520     1.509    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.105     1.614    seq_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.509    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  seq_reg[2]/Q
                         net (fo=3, routed)           0.122     1.771    seq_reg[2]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  seq_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    seq_reg[0]_i_1_n_5
    SLICE_X1Y54          FDCE                                         r  seq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.028    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[2]/C
                         clock pessimism             -0.520     1.509    
    SLICE_X1Y54          FDCE (Hold_fdce_C_D)         0.105     1.614    seq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.509    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  seq_reg[6]/Q
                         net (fo=3, routed)           0.122     1.771    seq_reg[6]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  seq_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    seq_reg[4]_i_1_n_5
    SLICE_X1Y55          FDCE                                         r  seq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.028    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[6]/C
                         clock pessimism             -0.520     1.509    
    SLICE_X1Y55          FDCE (Hold_fdce_C_D)         0.105     1.614    seq_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 seq_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.509    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  seq_reg[4]/Q
                         net (fo=3, routed)           0.120     1.769    seq_reg[4]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  seq_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    seq_reg[4]_i_1_n_7
    SLICE_X1Y55          FDCE                                         r  seq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.028    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[4]/C
                         clock pessimism             -0.520     1.509    
    SLICE_X1Y55          FDCE (Hold_fdce_C_D)         0.105     1.614    seq_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 seq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.873%)  route 0.129ns (34.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  seq_reg[15]/Q
                         net (fo=3, routed)           0.129     1.778    seq_reg[15]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  seq_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    seq_reg[12]_i_1_n_4
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[15]/C
                         clock pessimism             -0.520     1.508    
    SLICE_X1Y57          FDCE (Hold_fdce_C_D)         0.105     1.613    seq_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 seq_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            seq_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.974%)  route 0.126ns (33.026%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  seq_reg[12]/Q
                         net (fo=3, routed)           0.126     1.775    seq_reg[12]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  seq_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    seq_reg[12]_i_1_n_7
    SLICE_X1Y57          FDCE                                         r  seq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  seq_reg[12]/C
                         clock pessimism             -0.520     1.508    
    SLICE_X1Y57          FDCE (Hold_fdce_C_D)         0.105     1.613    seq_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.450 }
Period(ns):         2.900
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.900       0.745      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X1Y60    pos_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X1Y58    pos_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X1Y58    pos_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X2Y58    pos_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X2Y57    pos_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X2Y57    pos_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X2Y57    pos_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X1Y60    pos_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.900       1.900      SLICE_X1Y60    pos_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y60    pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y60    pos_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y58    pos_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y58    pos_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y57    pos_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y57    pos_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y60    pos_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y60    pos_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X1Y58    pos_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y58    pos_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y58    pos_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y57    pos_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.450       0.950      SLICE_X2Y57    pos_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pos_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.235ns  (logic 3.199ns (61.095%)  route 2.037ns (38.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  pos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.518     5.364 r  pos_reg[15]/Q
                         net (fo=1, routed)           2.037     7.401    pos_OBUF[15]
    R11                  OBUF (Prop_obuf_I_O)         2.681    10.082 r  pos_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.082    pos[15]
    R11                                                               r  pos[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.219ns  (logic 3.147ns (60.307%)  route 2.071ns (39.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     4.845    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.301 r  pos_reg[0]/Q
                         net (fo=1, routed)           2.071     7.373    pos_OBUF[0]
    P6                   OBUF (Prop_obuf_I_O)         2.691    10.064 r  pos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.064    pos[0]
    P6                                                                r  pos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.164ns  (logic 3.148ns (60.955%)  route 2.016ns (39.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     4.845    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.301 r  pos_reg[3]/Q
                         net (fo=1, routed)           2.016     7.318    pos_OBUF[3]
    T5                   OBUF (Prop_obuf_I_O)         2.692    10.009 r  pos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.009    pos[3]
    T5                                                                r  pos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.074ns  (logic 3.202ns (63.094%)  route 1.873ns (36.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  pos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.518     5.364 r  pos_reg[14]/Q
                         net (fo=1, routed)           1.873     7.237    pos_OBUF[14]
    N9                   OBUF (Prop_obuf_I_O)         2.684     9.921 r  pos_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.921    pos[14]
    N9                                                                r  pos[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.059ns  (logic 3.200ns (63.255%)  route 1.859ns (36.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     4.846    clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.518     5.364 r  pos_reg[13]/Q
                         net (fo=1, routed)           1.859     7.223    pos_OBUF[13]
    P9                   OBUF (Prop_obuf_I_O)         2.682     9.906 r  pos_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.906    pos[13]
    P9                                                                r  pos[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.059ns  (logic 3.142ns (62.098%)  route 1.918ns (37.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     4.845    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.301 r  pos_reg[1]/Q
                         net (fo=1, routed)           1.918     7.219    pos_OBUF[1]
    R7                   OBUF (Prop_obuf_I_O)         2.686     9.905 r  pos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.905    pos[1]
    R7                                                                r  pos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.047ns  (logic 3.135ns (62.106%)  route 1.913ns (37.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     4.845    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.301 r  pos_reg[2]/Q
                         net (fo=1, routed)           1.913     7.214    pos_OBUF[2]
    R6                   OBUF (Prop_obuf_I_O)         2.679     9.893 r  pos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.893    pos[2]
    R6                                                                r  pos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.039ns  (logic 3.151ns (62.543%)  route 1.887ns (37.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     4.845    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.456     5.301 r  pos_reg[4]/Q
                         net (fo=1, routed)           1.887     7.189    pos_OBUF[4]
    R5                   OBUF (Prop_obuf_I_O)         2.695     9.884 r  pos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.884    pos[4]
    R5                                                                r  pos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 3.132ns (62.712%)  route 1.862ns (37.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     4.845    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.456     5.301 r  pos_reg[5]/Q
                         net (fo=1, routed)           1.862     7.164    pos_OBUF[5]
    T10                  OBUF (Prop_obuf_I_O)         2.676     9.840 r  pos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.840    pos[5]
    T10                                                               r  pos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.990ns  (logic 3.134ns (62.807%)  route 1.856ns (37.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         1.012     1.012 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.721     4.845    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.456     5.301 r  pos_reg[6]/Q
                         net (fo=1, routed)           1.856     7.157    pos_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         2.678     9.836 r  pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.836    pos[6]
    T9                                                                r  pos[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.345ns (80.188%)  route 0.332ns (19.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[8]/Q
                         net (fo=1, routed)           0.332     1.981    pos_OBUF[8]
    T7                   OBUF (Prop_obuf_I_O)         1.204     3.185 r  pos_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.185    pos[8]
    T7                                                                r  pos[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.352ns (80.436%)  route 0.329ns (19.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[9]/Q
                         net (fo=1, routed)           0.329     1.977    pos_OBUF[9]
    R8                   OBUF (Prop_obuf_I_O)         1.211     3.188 r  pos_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.188    pos[9]
    R8                                                                r  pos[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.331ns (78.413%)  route 0.366ns (21.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[11]/Q
                         net (fo=1, routed)           0.366     2.015    pos_OBUF[11]
    N6                   OBUF (Prop_obuf_I_O)         1.190     3.205 r  pos_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.205    pos[11]
    N6                                                                r  pos[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.355ns (79.798%)  route 0.343ns (20.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[10]/Q
                         net (fo=1, routed)           0.343     1.992    pos_OBUF[10]
    P8                   OBUF (Prop_obuf_I_O)         1.214     3.205 r  pos_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.205    pos[10]
    P8                                                                r  pos[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.356ns (79.646%)  route 0.347ns (20.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  pos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.164     1.672 r  pos_reg[12]/Q
                         net (fo=1, routed)           0.347     2.018    pos_OBUF[12]
    M6                   OBUF (Prop_obuf_I_O)         1.192     3.211 r  pos_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.211    pos[12]
    M6                                                                r  pos[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.344ns (77.155%)  route 0.398ns (22.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[7]/Q
                         net (fo=1, routed)           0.398     2.046    pos_OBUF[7]
    T8                   OBUF (Prop_obuf_I_O)         1.203     3.249 r  pos_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.249    pos[7]
    T8                                                                r  pos[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.334ns (76.554%)  route 0.408ns (23.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[5]/Q
                         net (fo=1, routed)           0.408     2.057    pos_OBUF[5]
    T10                  OBUF (Prop_obuf_I_O)         1.193     3.250 r  pos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.250    pos[5]
    T10                                                               r  pos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.336ns (76.509%)  route 0.410ns (23.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[6]/Q
                         net (fo=1, routed)           0.410     2.059    pos_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         1.195     3.253 r  pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.253    pos[6]
    T9                                                                r  pos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.353ns (76.420%)  route 0.417ns (23.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pos_reg[4]/Q
                         net (fo=1, routed)           0.417     2.066    pos_OBUF[4]
    R5                   OBUF (Prop_obuf_I_O)         1.212     3.277 r  pos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.277    pos[4]
    R5                                                                r  pos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Destination:            pos[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.364ns (76.943%)  route 0.409ns (23.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.508    clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  pos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.672 r  pos_reg[14]/Q
                         net (fo=1, routed)           0.409     2.080    pos_OBUF[14]
    N9                   OBUF (Prop_obuf_I_O)         1.200     3.280 r  pos_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.280    pos[14]
    N9                                                                r  pos[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.147ns (31.594%)  route 2.484ns (68.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.274     3.631    pos[15]_i_2_n_0
    SLICE_X1Y54          FDCE                                         f  seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.147ns (31.594%)  route 2.484ns (68.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.274     3.631    pos[15]_i_2_n_0
    SLICE_X1Y54          FDCE                                         f  seq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.147ns (31.594%)  route 2.484ns (68.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.274     3.631    pos[15]_i_2_n_0
    SLICE_X1Y54          FDCE                                         f  seq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.147ns (31.594%)  route 2.484ns (68.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.274     3.631    pos[15]_i_2_n_0
    SLICE_X1Y54          FDCE                                         f  seq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seq_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.539ns  (logic 1.147ns (32.416%)  route 2.392ns (67.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.182     3.539    pos[15]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  seq_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.539ns  (logic 1.147ns (32.416%)  route 2.392ns (67.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.182     3.539    pos[15]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  seq_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.539ns  (logic 1.147ns (32.416%)  route 2.392ns (67.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.182     3.539    pos[15]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  seq_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.539ns  (logic 1.147ns (32.416%)  route 2.392ns (67.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.182     3.539    pos[15]_i_2_n_0
    SLICE_X1Y55          FDCE                                         f  seq_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  seq_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 1.147ns (32.871%)  route 2.343ns (67.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.133     3.490    pos[15]_i_2_n_0
    SLICE_X1Y56          FDCE                                         f  seq_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  seq_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            seq_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 1.147ns (32.871%)  route 2.343ns (67.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.233    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     2.357 f  pos[15]_i_2/O
                         net (fo=32, routed)          1.133     3.490    pos[15]_i_2_n_0
    SLICE_X1Y56          FDCE                                         f  seq_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.878     0.878 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.789    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.602     4.483    clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  seq_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.296ns (31.143%)  route 0.656ns (68.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.181     0.952    pos[15]_i_2_n_0
    SLICE_X1Y60          FDCE                                         f  pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.026    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.296ns (31.143%)  route 0.656ns (68.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.181     0.952    pos[15]_i_2_n_0
    SLICE_X1Y60          FDCE                                         f  pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.026    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.296ns (31.143%)  route 0.656ns (68.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.181     0.952    pos[15]_i_2_n_0
    SLICE_X1Y60          FDCE                                         f  pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.026    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.296ns (31.143%)  route 0.656ns (68.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.181     0.952    pos[15]_i_2_n_0
    SLICE_X1Y60          FDCE                                         f  pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.026    clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  pos_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.296ns (28.906%)  route 0.729ns (71.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.255     1.026    pos[15]_i_2_n_0
    SLICE_X1Y59          FDCE                                         f  pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.296ns (28.906%)  route 0.729ns (71.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.255     1.026    pos[15]_i_2_n_0
    SLICE_X1Y59          FDCE                                         f  pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.296ns (28.906%)  route 0.729ns (71.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.255     1.026    pos[15]_i_2_n_0
    SLICE_X1Y59          FDCE                                         f  pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.296ns (28.906%)  route 0.729ns (71.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.255     1.026    pos[15]_i_2_n_0
    SLICE_X1Y59          FDCE                                         f  pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  pos_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.296ns (27.463%)  route 0.783ns (72.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.309     1.080    pos[15]_i_2_n_0
    SLICE_X1Y58          FDCE                                         f  pos_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pos_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.450ns period=2.900ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.296ns (27.463%)  route 0.783ns (72.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.726    rst_n_IBUF
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.771 f  pos[15]_i_2/O
                         net (fo=32, routed)          0.309     1.080    pos[15]_i_2_n_0
    SLICE_X1Y58          FDCE                                         f  pos_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.027    clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  pos_reg[11]/C





