input_output_ram.v,verilog,xil_defaultlib,../../../../filter_project_with_uart.srcs/sources_1/ip/input_output_ram/sim/input_output_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
