read_liberty /timinglib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog /work/keypad_lock_mapped.v
link_design keypad_lock
create_clock -name core_clk -period 10 [get_ports clk]
set_input_delay 1 -clock core_clk [get_ports {rst_n key_valid key clear prog}]
set_output_delay 1 -clock core_clk [all_outputs]
report_checks
exit
