-- generated by newgenasym Fri Aug 22 16:06:34 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adcmp606 is
    port (    
	Q:         INOUT  STD_LOGIC;    
	\q*\:      INOUT  STD_LOGIC;    
	VN:        INOUT  STD_LOGIC;    
	VP:        INOUT  STD_LOGIC);
end adcmp606;
