// Seed: 362308308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output tri1 id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri id_2,
    output uwire id_3,
    input tri1 id_4,
    inout wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri1 id_9
    , id_37, id_38,
    output tri0 id_10,
    output wor id_11,
    input wor id_12,
    output supply1 id_13,
    input tri0 id_14,
    input uwire id_15,
    output wire id_16,
    output tri1 id_17,
    output uwire id_18,
    input supply1 id_19,
    output wand id_20,
    input tri id_21,
    output wor id_22,
    input wand id_23,
    input tri0 id_24,
    input tri id_25,
    input tri0 id_26,
    input tri1 id_27,
    input supply0 id_28,
    output tri0 id_29,
    output tri1 id_30,
    input wire id_31,
    input tri1 id_32,
    input tri0 id_33,
    output wand id_34
    , id_39,
    input supply1 id_35
);
  logic id_40;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_38,
      id_39,
      id_39,
      id_37,
      id_37,
      id_40,
      id_37,
      id_37,
      id_40
  );
endmodule
