Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,1747
design__instance__area,14002.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,13
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0007931735599413514
power__switching__total,0.000491294835228473
power__leakage__total,1.5071265124788624E-8
power__total,0.001284483470954001
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2685438336601645
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26936439952087216
timing__hold__ws__corner:nom_tt_025C_1v80,0.35221454527650603
timing__setup__ws__corner:nom_tt_025C_1v80,11.442525473235353
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.352215
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.565568
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,100
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2752254890782362
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2760095286004006
timing__hold__ws__corner:nom_ss_100C_1v60,0.9024177216468738
timing__setup__ws__corner:nom_ss_100C_1v60,3.027109315559698
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.902418
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.027109
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,8
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26491229404390865
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2658197626143266
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12508983092302056
timing__setup__ws__corner:nom_ff_n40C_1v95,11.507054301786827
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.125090
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.710870
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,134
design__max_fanout_violation__count,8
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.262783108267065
clock__skew__worst_setup,0.2633727477321196
timing__hold__ws,0.12132173387087374
timing__setup__ws,2.6965648255356633
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121322
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.696565
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1747
design__instance__area__stdcell,14002.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.848961
design__instance__utilization__stdcell,0.848961
design__instance__count__class:buffer,3
design__instance__count__class:inverter,38
design__instance__count__class:sequential_cell,174
design__instance__count__class:multi_input_combinational_cell,987
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,662
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41568.1
design__violations,0
design__instance__count__class:timing_repair_buffer,267
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,140
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,21
design__instance__count__class:antenna_cell,21
route__net,1505
route__net__special,2
route__drc_errors__iter:1,2133
route__wirelength__iter:1,51581
route__drc_errors__iter:2,1599
route__wirelength__iter:2,50764
route__drc_errors__iter:3,1609
route__wirelength__iter:3,50477
route__drc_errors__iter:4,927
route__wirelength__iter:4,50450
route__drc_errors__iter:5,465
route__wirelength__iter:5,50460
route__drc_errors__iter:6,369
route__wirelength__iter:6,50453
route__drc_errors__iter:7,342
route__wirelength__iter:7,50440
route__drc_errors__iter:8,341
route__wirelength__iter:8,50407
route__drc_errors__iter:9,275
route__wirelength__iter:9,50429
route__drc_errors__iter:10,236
route__wirelength__iter:10,50374
route__drc_errors__iter:11,115
route__wirelength__iter:11,50381
route__drc_errors__iter:12,110
route__wirelength__iter:12,50444
route__drc_errors__iter:13,83
route__wirelength__iter:13,50460
route__drc_errors__iter:14,68
route__wirelength__iter:14,50486
route__drc_errors__iter:15,62
route__wirelength__iter:15,50487
route__drc_errors__iter:16,62
route__wirelength__iter:16,50487
route__drc_errors__iter:17,54
route__wirelength__iter:17,50486
route__drc_errors__iter:18,54
route__wirelength__iter:18,50486
route__drc_errors__iter:19,47
route__wirelength__iter:19,50535
route__drc_errors__iter:20,14
route__wirelength__iter:20,50587
route__drc_errors__iter:21,10
route__wirelength__iter:21,50587
route__drc_errors__iter:22,10
route__wirelength__iter:22,50587
route__drc_errors__iter:23,10
route__wirelength__iter:23,50587
route__drc_errors__iter:24,10
route__wirelength__iter:24,50587
route__drc_errors__iter:25,9
route__wirelength__iter:25,50585
route__drc_errors__iter:26,9
route__wirelength__iter:26,50585
route__drc_errors__iter:27,9
route__wirelength__iter:27,50585
route__drc_errors__iter:28,9
route__wirelength__iter:28,50585
route__drc_errors__iter:29,9
route__wirelength__iter:29,50585
route__drc_errors__iter:30,9
route__wirelength__iter:30,50585
route__drc_errors__iter:31,9
route__wirelength__iter:31,50585
route__drc_errors__iter:32,9
route__wirelength__iter:32,50585
route__drc_errors__iter:33,9
route__wirelength__iter:33,50584
route__drc_errors__iter:34,9
route__wirelength__iter:34,50584
route__drc_errors__iter:35,2
route__wirelength__iter:35,50682
route__drc_errors__iter:36,1
route__wirelength__iter:36,50682
route__drc_errors__iter:37,1
route__wirelength__iter:37,50682
route__drc_errors__iter:38,0
route__wirelength__iter:38,50684
route__drc_errors,0
route__wirelength,50684
route__vias,12427
route__vias__singlecut,12427
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,359.88
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,7
design__max_fanout_violation__count__corner:min_tt_025C_1v80,8
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2660716444701621
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26660560624895707
timing__hold__ws__corner:min_tt_025C_1v80,0.3424962632667492
timing__setup__ws__corner:min_tt_025C_1v80,11.446207861067576
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.342496
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.793156
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,77
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.27172628805025845
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.27223438163184804
timing__hold__ws__corner:min_ss_100C_1v60,0.8960199502642275
timing__setup__ws__corner:min_ss_100C_1v60,3.3845389671084205
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.896020
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,3.384539
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,8
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.262783108267065
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2633727477321196
timing__hold__ws__corner:min_ff_n40C_1v95,0.12132173387087374
timing__setup__ws__corner:min_ff_n40C_1v95,11.509787226861535
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.121322
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.847390
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,26
design__max_fanout_violation__count__corner:max_tt_025C_1v80,8
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2726993985588639
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27458711082102216
timing__hold__ws__corner:max_tt_025C_1v80,0.3552973571473218
timing__setup__ws__corner:max_tt_025C_1v80,11.36222170732544
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.355297
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.362222
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,134
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27923028568592745
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2810338430404391
timing__hold__ws__corner:max_ss_100C_1v60,0.9089631526959713
timing__setup__ws__corner:max_ss_100C_1v60,2.6965648255356633
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.908963
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.696565
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,8
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2691970333951765
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2711087819864977
timing__hold__ws__corner:max_ff_n40C_1v95,0.12878226627389935
timing__setup__ws__corner:max_ff_n40C_1v95,11.50504257760931
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.128782
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.583587
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000735549
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000823552
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000217112
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000823552
design_powergrid__voltage__worst,0.0000823552
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000823552
design_powergrid__drop__worst__net:VPWR,0.0000735549
design_powergrid__voltage__worst__net:VGND,0.0000823552
design_powergrid__drop__worst__net:VGND,0.0000823552
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002209999999999999847053767931814860503436648286879062652587890625
ir__drop__worst,0.0000736000000000000000575928194024299955344758927822113037109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
