#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5765b1527100 .scope module, "BidBussDriver" "BidBussDriver" 2 114;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INOUT 8 "io_a";
    .port_info 3 /INOUT 8 "io_y";
P_0x5765b14d9660 .param/l "BusWidth" 0 2 115, +C4<00000000000000000000000000001000>;
o0x7685c66c1288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b1554b80 .functor OR 1, L_0x5765b1554a80, o0x7685c66c1288, C4<0>, C4<0>;
o0x7685c66c12b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b1554da0 .functor OR 1, o0x7685c66c12b8, o0x7685c66c1288, C4<0>, C4<0>;
v0x5765b1548ea0_0 .net *"_ivl_1", 0 0, L_0x5765b1554a80;  1 drivers
v0x5765b1548f60_0 .net "i_oe_b", 0 0, o0x7685c66c1288;  0 drivers
v0x5765b1549020_0 .net "i_re_b", 0 0, o0x7685c66c12b8;  0 drivers
v0x5765b15490f0_0 .net "io_a", 7 0, L_0x5765b1554c40;  1 drivers
v0x5765b1549200_0 .net "io_y", 7 0, L_0x5765b1554980;  1 drivers
L_0x5765b1554a80 .reduce/nor o0x7685c66c12b8;
S_0x5765b1515940 .scope module, "inst1" "BussDriver" 2 123, 2 104 0, S_0x5765b1527100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5765b14cc850 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7685c66c1018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b1515790_0 name=_ivl_0
v0x5765b1511d30_0 .net "i_a", 7 0, L_0x5765b1554c40;  alias, 1 drivers
v0x5765b150e690_0 .net "i_oe_b", 0 0, L_0x5765b1554b80;  1 drivers
v0x5765b150cef0_0 .net "o_y", 7 0, L_0x5765b1554980;  alias, 1 drivers
L_0x5765b1554980 .functor MUXZ 8, L_0x5765b1554c40, o0x7685c66c1018, L_0x5765b1554b80, C4<>;
S_0x5765b1548a50 .scope module, "inst2" "BussDriver" 2 129, 2 104 0, S_0x5765b1527100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5765b1548c30 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7685c66c1168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b15095e0_0 name=_ivl_0
v0x5765b1508940_0 .net "i_a", 7 0, L_0x5765b1554980;  alias, 1 drivers
v0x5765b1507a60_0 .net "i_oe_b", 0 0, L_0x5765b1554da0;  1 drivers
v0x5765b1548da0_0 .net "o_y", 7 0, L_0x5765b1554c40;  alias, 1 drivers
L_0x5765b1554c40 .functor MUXZ 8, L_0x5765b1554980, o0x7685c66c1168, L_0x5765b1554da0, C4<>;
S_0x5765b1524d40 .scope module, "DLatch" "DLatch" 2 85;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 8 "i_in";
    .port_info 3 /OUTPUT 8 "o_out";
P_0x5765b1515c10 .param/l "Delay" 0 2 86, +C4<00000000000000000000000000000101>;
o0x7685c66c13a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b1549420_0 name=_ivl_0
o0x7685c66c13d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5765b1549520_0 .net "i_clk", 0 0, o0x7685c66c13d8;  0 drivers
o0x7685c66c1408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5765b15495e0_0 .net "i_in", 7 0, o0x7685c66c1408;  0 drivers
o0x7685c66c1438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5765b15496a0_0 .net "i_oe_b", 0 0, o0x7685c66c1438;  0 drivers
v0x5765b1549760_0 .net "o_out", 7 0, L_0x5765b1554e60;  1 drivers
v0x5765b1549890_0 .var "reg_q", 7 0;
E_0x5765b14dbe80 .event posedge, v0x5765b1549520_0;
L_0x5765b1554e60 .delay 8 (50,50,50) L_0x5765b1554e60/d;
L_0x5765b1554e60/d .functor MUXZ 8, v0x5765b1549890_0, o0x7685c66c13a8, o0x7685c66c1438, C4<>;
S_0x5765b1526c30 .scope module, "DualPortRam" "DualPortRam" 2 39;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_l_b";
    .port_info 1 /INPUT 1 "i_rw_l_b";
    .port_info 2 /INPUT 1 "i_oe_l_b";
    .port_info 3 /INPUT 10 "i_addr_l";
    .port_info 4 /INOUT 8 "io_data_l";
    .port_info 5 /INPUT 1 "i_ce_r_b";
    .port_info 6 /INPUT 1 "i_rw_r_b";
    .port_info 7 /INPUT 1 "i_oe_r_b";
    .port_info 8 /INPUT 10 "i_addr_r";
    .port_info 9 /INOUT 8 "io_data_r";
P_0x5765b1523900 .param/l "AddrWidth" 0 2 40, +C4<00000000000000000000000000010000>;
P_0x5765b1523940 .param/l "Delay" 0 2 42, +C4<00000000000000000000000000000000>;
P_0x5765b1523980 .param/str "InitFile" 0 2 41, "\000";
L_0x5765b1555370/d .functor BUFZ 8, L_0x5765b1555100, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5765b1555370 .delay 8 (0,0,0) L_0x5765b1555370/d;
L_0x5765b1555740/d .functor BUFZ 8, L_0x5765b15554d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5765b1555740 .delay 8 (0,0,0) L_0x5765b1555740/d;
o0x7685c66c1948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b15558a0 .functor NOT 1, o0x7685c66c1948, C4<0>, C4<0>, C4<0>;
o0x7685c66c18e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b1555940 .functor NOT 1, o0x7685c66c18e8, C4<0>, C4<0>, C4<0>;
L_0x5765b1555a40 .functor AND 1, L_0x5765b15558a0, L_0x5765b1555940, C4<1>, C4<1>;
o0x7685c66c19a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b1555b80 .functor AND 1, L_0x5765b1555a40, o0x7685c66c19a8, C4<1>, C4<1>;
o0x7685c66c1978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b1555dc0 .functor NOT 1, o0x7685c66c1978, C4<0>, C4<0>, C4<0>;
o0x7685c66c1918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b1555e30 .functor NOT 1, o0x7685c66c1918, C4<0>, C4<0>, C4<0>;
L_0x5765b1555f50 .functor AND 1, L_0x5765b1555dc0, L_0x5765b1555e30, C4<1>, C4<1>;
o0x7685c66c19d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5765b1556090 .functor AND 1, L_0x5765b1555f50, o0x7685c66c19d8, C4<1>, C4<1>;
v0x5765b1549a70_0 .net *"_ivl_0", 7 0, L_0x5765b1555100;  1 drivers
v0x5765b1549b70_0 .net *"_ivl_10", 17 0, L_0x5765b15555a0;  1 drivers
L_0x7685c6678060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5765b1549c50_0 .net *"_ivl_13", 7 0, L_0x7685c6678060;  1 drivers
v0x5765b1549d10_0 .net *"_ivl_16", 0 0, L_0x5765b15558a0;  1 drivers
v0x5765b1549df0_0 .net *"_ivl_18", 0 0, L_0x5765b1555940;  1 drivers
v0x5765b1549f20_0 .net *"_ivl_2", 17 0, L_0x5765b1555200;  1 drivers
v0x5765b154a000_0 .net *"_ivl_20", 0 0, L_0x5765b1555a40;  1 drivers
v0x5765b154a0e0_0 .net *"_ivl_22", 0 0, L_0x5765b1555b80;  1 drivers
o0x7685c66c1708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154a1c0_0 name=_ivl_24
v0x5765b154a2a0_0 .net *"_ivl_28", 0 0, L_0x5765b1555dc0;  1 drivers
v0x5765b154a380_0 .net *"_ivl_30", 0 0, L_0x5765b1555e30;  1 drivers
v0x5765b154a460_0 .net *"_ivl_32", 0 0, L_0x5765b1555f50;  1 drivers
v0x5765b154a540_0 .net *"_ivl_34", 0 0, L_0x5765b1556090;  1 drivers
o0x7685c66c17f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154a620_0 name=_ivl_36
L_0x7685c6678018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5765b154a700_0 .net *"_ivl_5", 7 0, L_0x7685c6678018;  1 drivers
v0x5765b154a7e0_0 .net *"_ivl_8", 7 0, L_0x5765b15554d0;  1 drivers
o0x7685c66c1888 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5765b154a8c0_0 .net "i_addr_l", 9 0, o0x7685c66c1888;  0 drivers
o0x7685c66c18b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5765b154a9a0_0 .net "i_addr_r", 9 0, o0x7685c66c18b8;  0 drivers
v0x5765b154aa80_0 .net "i_ce_l_b", 0 0, o0x7685c66c18e8;  0 drivers
v0x5765b154ab40_0 .net "i_ce_r_b", 0 0, o0x7685c66c1918;  0 drivers
v0x5765b154ac00_0 .net "i_oe_l_b", 0 0, o0x7685c66c1948;  0 drivers
v0x5765b154acc0_0 .net "i_oe_r_b", 0 0, o0x7685c66c1978;  0 drivers
v0x5765b154ad80_0 .net "i_rw_l_b", 0 0, o0x7685c66c19a8;  0 drivers
v0x5765b154ae40_0 .net "i_rw_r_b", 0 0, o0x7685c66c19d8;  0 drivers
v0x5765b154af00_0 .net "int_data_l", 7 0, L_0x5765b1555370;  1 drivers
v0x5765b154afe0_0 .net "int_data_r", 7 0, L_0x5765b1555740;  1 drivers
v0x5765b154b0c0_0 .net "io_data_l", 7 0, L_0x5765b1555c80;  1 drivers
v0x5765b154b1a0_0 .net "io_data_r", 7 0, L_0x5765b15561b0;  1 drivers
v0x5765b154b280 .array "reg_mem", 65535 0, 7 0;
E_0x5765b14dc3e0 .event anyedge, v0x5765b154b1a0_0, v0x5765b154a9a0_0, v0x5765b154ae40_0, v0x5765b154ab40_0;
E_0x5765b14b7880 .event anyedge, v0x5765b154b0c0_0, v0x5765b154a8c0_0, v0x5765b154ad80_0, v0x5765b154aa80_0;
L_0x5765b1555100 .array/port v0x5765b154b280, L_0x5765b1555200;
L_0x5765b1555200 .concat [ 10 8 0 0], o0x7685c66c1888, L_0x7685c6678018;
L_0x5765b15554d0 .array/port v0x5765b154b280, L_0x5765b15555a0;
L_0x5765b15555a0 .concat [ 10 8 0 0], o0x7685c66c18b8, L_0x7685c6678060;
L_0x5765b1555c80 .functor MUXZ 8, o0x7685c66c1708, L_0x5765b1555370, L_0x5765b1555b80, C4<>;
L_0x5765b15561b0 .functor MUXZ 8, o0x7685c66c17f8, L_0x5765b1555740, L_0x5765b1556090, C4<>;
S_0x5765b15199c0 .scope module, "GfxDmaTb" "GfxDmaTb" 3 6;
 .timescale -9 -10;
P_0x5765b1492fc0 .param/l "HIGH" 1 3 11, C4<1>;
P_0x5765b1493000 .param/l "HZ" 1 3 12, C4<z>;
P_0x5765b1493040 .param/l "LOW" 1 3 10, C4<0>;
P_0x5765b1493080 .param/real "UTCLK" 1 3 8, Cr<m4f71a2e7f6f4c000gfc8>; value=79.4439
P_0x5765b14930c0 .param/real "VTCLK" 1 3 7, Cr<m4f71a2e7f6f4c000gfc7>; value=39.7219
L_0x5765b155a530/d .functor BUFZ 1, v0x5765b1554070_0, C4<0>, C4<0>, C4<0>;
L_0x5765b155a530 .delay 1 (100,100,100) L_0x5765b155a530/d;
L_0x7685c66780f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5765b1553520_0 .net/2u *"_ivl_0", 1 0, L_0x7685c66780f0;  1 drivers
L_0x7685c66781c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5765b1553620_0 .net/2u *"_ivl_10", 3 0, L_0x7685c66781c8;  1 drivers
v0x5765b1553700_0 .net "clk", 0 0, L_0x5765b155a530;  1 drivers
RS_0x7685c66c1d38 .resolv tri, L_0x5765b1557e50, L_0x5765b1558d90;
v0x5765b15537a0_0 .net8 "cram_addr", 12 0, RS_0x7685c66c1d38;  2 drivers
L_0x5765b15586d0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7685c66c21b8 .resolv tri, L_0x5765b1558630, L_0x5765b15586d0;
v0x5765b1553890_0 .net8 "cram_ce_b", 0 0, RS_0x7685c66c21b8;  2 drivers, strength-aware
RS_0x7685c66c1f78 .resolv tri, L_0x5765b1556920, L_0x5765b1557f80;
v0x5765b1553980_0 .net8 "cram_data", 7 0, RS_0x7685c66c1f78;  2 drivers
L_0x5765b15587d0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7685c66c21e8 .resolv tri, L_0x5765b1558380, L_0x5765b15587d0, L_0x5765b1559120;
v0x5765b1553a20_0 .net8 "cram_oe_b", 0 0, RS_0x7685c66c21e8;  3 drivers, strength-aware
L_0x5765b1558840 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7685c66c2218 .resolv tri, L_0x5765b1558540, L_0x5765b1558840, L_0x5765b1559310;
v0x5765b1553b10_0 .net8 "cram_we_b", 0 0, RS_0x7685c66c2218;  3 drivers, strength-aware
v0x5765b1553c00_0 .net "ctrlBusInput", 7 0, L_0x5765b1558160;  1 drivers
v0x5765b1553d30_0 .net "ctrlBusOutput", 7 0, L_0x5765b1558020;  1 drivers
v0x5765b1553dd0_0 .net "dma_active", 0 0, L_0x5765b155a000;  1 drivers
v0x5765b1553f00_0 .net "dma_addr_sel", 0 0, L_0x5765b155a220;  1 drivers
v0x5765b1553fa0_0 .var "reg_addr", 12 0;
v0x5765b1554070_0 .var "reg_clk2", 0 0;
v0x5765b1554140_0 .var "reg_data", 7 0;
v0x5765b1554210_0 .var "reg_free_vbus_b", 0 0;
v0x5765b15542e0_0 .var "reg_ram_ce_b", 0 0;
v0x5765b1554380_0 .var "reg_ram_re_b", 0 0;
v0x5765b1554420_0 .var "reg_ram_we_b", 0 0;
v0x5765b15544c0_0 .var "reg_vga_active_b", 0 0;
v0x5765b1554560_0 .var "reg_vga_ce_b", 0 0;
L_0x5765b1558940 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7685c66c2788 .resolv tri, L_0x5765b1558250, L_0x5765b1558940;
v0x5765b1554600_0 .net8 "vga_ce_b", 0 0, RS_0x7685c66c2788;  2 drivers, strength-aware
v0x5765b15546a0_0 .net "vram_addr", 15 0, L_0x5765b15595b0;  1 drivers
o0x7685c66c3448 .functor BUFZ 1, C4<z>; HiZ drive
v0x5765b1554770_0 .net "vram_addr15_b", 0 0, o0x7685c66c3448;  0 drivers
RS_0x7685c66c2818 .resolv tri, L_0x5765b15571c0, L_0x5765b1557b60, L_0x5765b1559a20;
v0x5765b1554840_0 .net8 "vram_data", 7 0, RS_0x7685c66c2818;  3 drivers
v0x5765b15548e0_0 .net "vram_we_b", 0 0, L_0x5765b1559dc0;  1 drivers
L_0x5765b1556aa0 .concat [ 13 2 0 0], RS_0x7685c66c1d38, L_0x7685c66780f0;
L_0x5765b1557340 .part L_0x5765b15595b0, 15, 1;
L_0x5765b1557480 .part L_0x5765b15595b0, 0, 15;
L_0x5765b1557ca0 .part L_0x5765b15595b0, 0, 15;
LS_0x5765b1558160_0_0 .concat [ 1 1 1 1], v0x5765b1554560_0, v0x5765b1554380_0, v0x5765b1554420_0, v0x5765b15542e0_0;
LS_0x5765b1558160_0_4 .concat [ 4 0 0 0], L_0x7685c66781c8;
L_0x5765b1558160 .concat [ 4 4 0 0], LS_0x5765b1558160_0_0, LS_0x5765b1558160_0_4;
L_0x5765b1558250 .part L_0x5765b1558020, 0, 1;
L_0x5765b1558380 .part L_0x5765b1558020, 1, 1;
L_0x5765b1558540 .part L_0x5765b1558020, 2, 1;
L_0x5765b1558630 .part L_0x5765b1558020, 3, 1;
L_0x5765b155a430 .part RS_0x7685c66c1d38, 3, 1;
S_0x5765b154b4e0 .scope module, "bdAddrInst" "BussDriver" 3 77, 2 104 0, S_0x5765b15199c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 13 "i_a";
    .port_info 2 /OUTPUT 13 "o_y";
P_0x5765b154b690 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001101>;
o0x7685c66c1ca8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154b7a0_0 name=_ivl_0
v0x5765b154b8a0_0 .net "i_a", 12 0, v0x5765b1553fa0_0;  1 drivers
v0x5765b154b980_0 .net "i_oe_b", 0 0, L_0x5765b155a000;  alias, 1 drivers
v0x5765b154ba20_0 .net8 "o_y", 12 0, RS_0x7685c66c1d38;  alias, 2 drivers
L_0x5765b1557e50 .functor MUXZ 13, v0x5765b1553fa0_0, o0x7685c66c1ca8, L_0x5765b155a000, C4<>;
S_0x5765b154bb80 .scope module, "bdCtrlInst" "BussDriver" 3 98, 2 104 0, S_0x5765b15199c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5765b154bd60 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7685c66c1df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154be50_0 name=_ivl_0
v0x5765b154bf50_0 .net "i_a", 7 0, L_0x5765b1558160;  alias, 1 drivers
v0x5765b154c030_0 .net "i_oe_b", 0 0, L_0x5765b155a000;  alias, 1 drivers
v0x5765b154c130_0 .net "o_y", 7 0, L_0x5765b1558020;  alias, 1 drivers
L_0x5765b1558020 .functor MUXZ 8, L_0x5765b1558160, o0x7685c66c1df8, L_0x5765b155a000, C4<>;
S_0x5765b154c250 .scope module, "bdDataInst" "BussDriver" 3 83, 2 104 0, S_0x5765b15199c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5765b154c460 .param/l "BusWidth" 0 2 105, +C4<00000000000000000000000000001000>;
o0x7685c66c1f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154c580_0 name=_ivl_0
v0x5765b154c660_0 .net "i_a", 7 0, v0x5765b1554140_0;  1 drivers
v0x5765b154c740_0 .net "i_oe_b", 0 0, L_0x5765b155a000;  alias, 1 drivers
v0x5765b154c860_0 .net8 "o_y", 7 0, RS_0x7685c66c1f78;  alias, 2 drivers
L_0x5765b1557f80 .functor MUXZ 8, v0x5765b1554140_0, o0x7685c66c1f18, L_0x5765b155a000, C4<>;
S_0x5765b154c9a0 .scope module, "cram32Inst" "Ram" 3 44, 2 3 0, S_0x5765b15199c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5765b154cb80 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5765b154cbc0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5765b154cc00 .param/str "InitFile" 0 2 5, "./ram/dma_ram";
L_0x5765b15564f0/d .functor BUFZ 8, L_0x5765b15562e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5765b15564f0 .delay 8 (150,150,150) L_0x5765b15564f0/d;
L_0x5765b1556680 .functor NOT 1, RS_0x7685c66c21e8, C4<0>, C4<0>, C4<0>;
L_0x5765b15566f0 .functor NOT 1, RS_0x7685c66c21b8, C4<0>, C4<0>, C4<0>;
L_0x5765b15567e0 .functor AND 1, L_0x5765b1556680, L_0x5765b15566f0, C4<1>, C4<1>;
v0x5765b154cdf0_0 .net *"_ivl_0", 7 0, L_0x5765b15562e0;  1 drivers
v0x5765b154cef0_0 .net *"_ivl_10", 0 0, L_0x5765b15566f0;  1 drivers
v0x5765b154cfd0_0 .net *"_ivl_13", 0 0, L_0x5765b15567e0;  1 drivers
o0x7685c66c20c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154d0a0_0 name=_ivl_14
v0x5765b154d180_0 .net *"_ivl_2", 16 0, L_0x5765b1556380;  1 drivers
L_0x7685c66780a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5765b154d2b0_0 .net *"_ivl_5", 1 0, L_0x7685c66780a8;  1 drivers
v0x5765b154d390_0 .net *"_ivl_8", 0 0, L_0x5765b1556680;  1 drivers
v0x5765b154d470_0 .net "i_addr", 14 0, L_0x5765b1556aa0;  1 drivers
v0x5765b154d550_0 .net8 "i_ce_b", 0 0, RS_0x7685c66c21b8;  alias, 2 drivers, strength-aware
v0x5765b154d610_0 .net8 "i_re_b", 0 0, RS_0x7685c66c21e8;  alias, 3 drivers, strength-aware
v0x5765b154d6d0_0 .net8 "i_we_b", 0 0, RS_0x7685c66c2218;  alias, 3 drivers, strength-aware
v0x5765b154d790_0 .net "int_data", 7 0, L_0x5765b15564f0;  1 drivers
v0x5765b154d870_0 .net8 "io_data", 7 0, RS_0x7685c66c1f78;  alias, 2 drivers
v0x5765b154d930 .array "reg_mem", 32767 0, 7 0;
E_0x5765b1530d10/0 .event anyedge, v0x5765b154c860_0, v0x5765b154d470_0, v0x5765b154d610_0, v0x5765b154d6d0_0;
E_0x5765b1530d10/1 .event anyedge, v0x5765b154d550_0;
E_0x5765b1530d10 .event/or E_0x5765b1530d10/0, E_0x5765b1530d10/1;
L_0x5765b15562e0 .array/port v0x5765b154d930, L_0x5765b1556380;
L_0x5765b1556380 .concat [ 15 2 0 0], L_0x5765b1556aa0, L_0x7685c66780a8;
L_0x5765b1556920 .functor MUXZ 8, o0x7685c66c20c8, L_0x5765b15564f0, L_0x5765b15567e0, C4<>;
S_0x5765b154daa0 .scope module, "gfxDmaInst" "GfxDma" 3 114, 4 42 0, S_0x5765b15199c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_clk2";
    .port_info 2 /INPUT 1 "i_src_ce_b";
    .port_info 3 /INPUT 1 "i_src_ce2_b";
    .port_info 4 /OUTPUT 1 "o_src_re_b";
    .port_info 5 /INOUT 1 "io_src_we_b";
    .port_info 6 /INOUT 13 "io_src_addr";
    .port_info 7 /OUTPUT 2 "o_src_ram_page";
    .port_info 8 /INPUT 8 "i_src_data";
    .port_info 9 /OUTPUT 1 "o_dst_we_b";
    .port_info 10 /OUTPUT 16 "o_dst_addr";
    .port_info 11 /OUTPUT 8 "o_dst_data";
    .port_info 12 /INPUT 1 "i_free_vbus_b";
    .port_info 13 /OUTPUT 1 "o_active";
    .port_info 14 /OUTPUT 1 "o_addr_sel";
P_0x5765b152e190 .param/l "CFG_CPY_ALL" 1 4 78, C4<1>;
P_0x5765b152e1d0 .param/l "CFG_CPY_NON_ZERO" 1 4 77, C4<0>;
P_0x5765b152e210 .param/l "CTRL_ADDR_DST_ADDR_H" 1 4 71, C4<011>;
P_0x5765b152e250 .param/l "CTRL_ADDR_DST_ADDR_L" 1 4 70, C4<010>;
P_0x5765b152e290 .param/l "CTRL_ADDR_HEIGHT" 1 4 73, C4<101>;
P_0x5765b152e2d0 .param/l "CTRL_ADDR_MASK" 1 4 74, C4<110>;
P_0x5765b152e310 .param/l "CTRL_ADDR_SRC_ADDR_H" 1 4 69, C4<001>;
P_0x5765b152e350 .param/l "CTRL_ADDR_SRC_ADDR_L" 1 4 68, C4<000>;
P_0x5765b152e390 .param/l "CTRL_ADDR_STATE" 1 4 75, C4<111>;
P_0x5765b152e3d0 .param/l "CTRL_ADDR_WIDTH" 1 4 72, C4<100>;
L_0x5765b15589b0 .functor NOT 1, v0x5765b1550aa0_0, C4<0>, C4<0>, C4<0>;
L_0x5765b1558a20 .functor AND 1, v0x5765b154fea0_0, L_0x5765b15589b0, C4<1>, C4<1>;
L_0x7685c6678210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5765b1558a90 .functor XNOR 1, v0x5765b154ff60_0, L_0x7685c6678210, C4<0>, C4<0>;
L_0x5765b1558cf0 .functor AND 1, L_0x5765b1558a90, L_0x5765b1558bf0, C4<1>, C4<1>;
L_0x5765b15595b0/d .functor BUFZ 16, v0x5765b15508e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5765b15595b0 .delay 16 (0,0,0) L_0x5765b15595b0/d;
L_0x5765b1559c00 .functor NOT 1, L_0x5765b1558a20, C4<0>, C4<0>, C4<0>;
L_0x5765b1559cb0 .functor OR 1, L_0x5765b1559c00, L_0x5765b1558cf0, C4<0>, C4<0>;
L_0x5765b1559dc0/d .functor OR 1, L_0x5765b1559cb0, v0x5765b1554070_0, C4<0>, C4<0>;
L_0x5765b1559dc0 .delay 1 (60,60,60) L_0x5765b1559dc0/d;
L_0x5765b155a000/d .functor BUFZ 1, v0x5765b154fd40_0, C4<0>, C4<0>, C4<0>;
L_0x5765b155a000 .delay 1 (20,20,20) L_0x5765b155a000/d;
L_0x5765b155a220/d .functor BUFZ 1, v0x5765b1550aa0_0, C4<0>, C4<0>, C4<0>;
L_0x5765b155a220 .delay 1 (30,30,30) L_0x5765b155a220/d;
v0x5765b154e290_0 .net *"_ivl_0", 0 0, L_0x5765b15589b0;  1 drivers
v0x5765b154e390_0 .net *"_ivl_10", 0 0, L_0x5765b1558bf0;  1 drivers
o0x7685c66c23c8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154e450_0 name=_ivl_14
o0x7685c66c23f8 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x5765b154e510_0 name=_ivl_18
L_0x7685c66782a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5765b154e5f0_0 .net/2u *"_ivl_22", 0 0, L_0x7685c66782a0;  1 drivers
o0x7685c66c2458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5765b154e720_0 name=_ivl_24
L_0x7685c66782e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5765b154e800_0 .net/2u *"_ivl_28", 0 0, L_0x7685c66782e8;  1 drivers
o0x7685c66c24b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5765b154e8e0_0 name=_ivl_30
v0x5765b154e9c0_0 .net *"_ivl_34", 7 0, L_0x5765b1559510;  1 drivers
v0x5765b154eaa0_0 .net *"_ivl_36", 7 0, L_0x5765b15596c0;  1 drivers
v0x5765b154eb80_0 .net/2u *"_ivl_4", 0 0, L_0x7685c6678210;  1 drivers
o0x7685c66c2578 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b154ec60_0 name=_ivl_42
v0x5765b154ed40_0 .net *"_ivl_46", 0 0, L_0x5765b1559c00;  1 drivers
v0x5765b154ee20_0 .net *"_ivl_48", 0 0, L_0x5765b1559cb0;  1 drivers
v0x5765b154ef00_0 .net *"_ivl_6", 0 0, L_0x5765b1558a90;  1 drivers
L_0x7685c6678258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5765b154efc0_0 .net/2u *"_ivl_8", 7 0, L_0x7685c6678258;  1 drivers
v0x5765b154f0a0_0 .net "dst_addr_offset", 15 0, L_0x5765b15597c0;  1 drivers
v0x5765b154f180_0 .net "dst_out_enabled", 0 0, L_0x5765b1558a20;  1 drivers
v0x5765b154f240_0 .net "i_clk", 0 0, L_0x5765b155a530;  alias, 1 drivers
v0x5765b154f300_0 .net "i_clk2", 0 0, v0x5765b1554070_0;  1 drivers
v0x5765b154f3c0_0 .net "i_free_vbus_b", 0 0, v0x5765b1554210_0;  1 drivers
v0x5765b154f480_0 .net "i_src_ce2_b", 0 0, L_0x5765b155a430;  1 drivers
v0x5765b154f540_0 .net8 "i_src_ce_b", 0 0, RS_0x7685c66c2788;  alias, 2 drivers, strength-aware
v0x5765b154f600_0 .net8 "i_src_data", 7 0, RS_0x7685c66c1f78;  alias, 2 drivers
v0x5765b154f6c0_0 .net8 "io_src_addr", 12 0, RS_0x7685c66c1d38;  alias, 2 drivers
v0x5765b154f780_0 .net8 "io_src_we_b", 0 0, RS_0x7685c66c2218;  alias, 3 drivers, strength-aware
v0x5765b154f820_0 .net "o_active", 0 0, L_0x5765b155a000;  alias, 1 drivers
v0x5765b154f8c0_0 .net "o_addr_sel", 0 0, L_0x5765b155a220;  alias, 1 drivers
v0x5765b154f960_0 .net "o_dst_addr", 15 0, L_0x5765b15595b0;  alias, 1 drivers
v0x5765b154fa20_0 .net8 "o_dst_data", 7 0, RS_0x7685c66c2818;  alias, 3 drivers
v0x5765b154fb00_0 .net "o_dst_we_b", 0 0, L_0x5765b1559dc0;  alias, 1 drivers
v0x5765b154fbc0_0 .net "o_src_ram_page", 1 0, L_0x5765b1558f00;  1 drivers
v0x5765b154fca0_0 .net8 "o_src_re_b", 0 0, RS_0x7685c66c21e8;  alias, 3 drivers, strength-aware
v0x5765b154fd40_0 .var "reg_active", 0 0;
v0x5765b154fde0_0 .var "reg_active_clk1", 0 0;
v0x5765b154fea0_0 .var "reg_active_clk2", 0 0;
v0x5765b154ff60_0 .var "reg_ctrl_config", 0 0;
v0x5765b1550020_0 .var "reg_ctrl_cpy_x_mask", 4 0;
v0x5765b1550100_0 .var "reg_ctrl_cpy_y_mask", 2 0;
v0x5765b15501e0_0 .var "reg_ctrl_data_mask", 1 0;
v0x5765b15502c0_0 .var "reg_ctrl_dst_x_origin", 7 0;
v0x5765b15503a0_0 .var "reg_ctrl_dst_y_origin", 7 0;
v0x5765b1550480_0 .var "reg_ctrl_height", 7 0;
v0x5765b1550560_0 .var "reg_ctrl_src_addr", 12 0;
v0x5765b1550640_0 .var "reg_ctrl_src_x_origin", 7 0;
v0x5765b1550720_0 .var "reg_ctrl_src_y_origin", 4 0;
v0x5765b1550800_0 .var "reg_ctrl_width", 7 0;
v0x5765b15508e0_0 .var "reg_dst_addr_hold", 15 0;
v0x5765b15509c0_0 .var "reg_dst_data_hold", 7 0;
v0x5765b1550aa0_0 .var "reg_free_vbus_b", 0 0;
v0x5765b1550b60_0 .var "reg_src_ram_page", 1 0;
v0x5765b1550c40_0 .var "reg_x_cnt", 7 0;
v0x5765b1550d20_0 .var "reg_y_cnt", 7 0;
v0x5765b1550e00_0 .net "skip_cpy", 0 0, L_0x5765b1558cf0;  1 drivers
E_0x5765b1531200 .event posedge, v0x5765b154f240_0;
L_0x5765b1558bf0 .cmp/eq 8, v0x5765b15509c0_0, L_0x7685c6678258;
L_0x5765b1558d90 .delay 13 (20,20,20) L_0x5765b1558d90/d;
L_0x5765b1558d90/d .functor MUXZ 13, o0x7685c66c23c8, v0x5765b1550560_0, v0x5765b154fde0_0, C4<>;
L_0x5765b1558f00 .delay 2 (20,20,20) L_0x5765b1558f00/d;
L_0x5765b1558f00/d .functor MUXZ 2, o0x7685c66c23f8, v0x5765b1550b60_0, v0x5765b154fde0_0, C4<>;
L_0x5765b1559120 .delay 1 (50,50,50) L_0x5765b1559120/d;
L_0x5765b1559120/d .functor MUXZ 1, o0x7685c66c2458, L_0x7685c66782a0, v0x5765b154fde0_0, C4<>;
L_0x5765b1559310 .delay 1 (50,50,50) L_0x5765b1559310/d;
L_0x5765b1559310/d .functor MUXZ 1, o0x7685c66c24b8, L_0x7685c66782e8, v0x5765b154fde0_0, C4<>;
L_0x5765b1559510 .arith/sub 8, v0x5765b15503a0_0, v0x5765b1550d20_0;
L_0x5765b15596c0 .arith/sub 8, v0x5765b15502c0_0, v0x5765b1550c40_0;
L_0x5765b15597c0 .concat [ 8 8 0 0], L_0x5765b15596c0, L_0x5765b1559510;
L_0x5765b1559a20 .delay 8 (0,0,0) L_0x5765b1559a20/d;
L_0x5765b1559a20/d .functor MUXZ 8, o0x7685c66c2578, v0x5765b15509c0_0, L_0x5765b1558a20, C4<>;
S_0x5765b15510a0 .scope module, "vram32Inst1" "Ram" 3 56, 2 3 0, S_0x5765b15199c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5765b1551280 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5765b15512c0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5765b1551300 .param/str "InitFile" 0 2 5, "\000";
L_0x5765b1556e10/d .functor BUFZ 8, L_0x5765b1556be0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5765b1556e10 .delay 8 (150,150,150) L_0x5765b1556e10/d;
L_0x5765b1556f70 .functor NOT 1, v0x5765b15544c0_0, C4<0>, C4<0>, C4<0>;
L_0x5765b1556fe0 .functor NOT 1, L_0x5765b1557340, C4<0>, C4<0>, C4<0>;
L_0x5765b1557050 .functor AND 1, L_0x5765b1556f70, L_0x5765b1556fe0, C4<1>, C4<1>;
v0x5765b1551540_0 .net *"_ivl_0", 7 0, L_0x5765b1556be0;  1 drivers
v0x5765b1551640_0 .net *"_ivl_10", 0 0, L_0x5765b1556fe0;  1 drivers
v0x5765b1551720_0 .net *"_ivl_13", 0 0, L_0x5765b1557050;  1 drivers
o0x7685c66c2ff8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b15517f0_0 name=_ivl_14
v0x5765b15518d0_0 .net *"_ivl_2", 16 0, L_0x5765b1556c80;  1 drivers
L_0x7685c6678138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5765b1551a00_0 .net *"_ivl_5", 1 0, L_0x7685c6678138;  1 drivers
v0x5765b1551ae0_0 .net *"_ivl_8", 0 0, L_0x5765b1556f70;  1 drivers
v0x5765b1551bc0_0 .var/i "i", 31 0;
v0x5765b1551ca0_0 .net "i_addr", 14 0, L_0x5765b1557480;  1 drivers
v0x5765b1551d80_0 .net "i_ce_b", 0 0, L_0x5765b1557340;  1 drivers
v0x5765b1551e40_0 .net "i_re_b", 0 0, v0x5765b15544c0_0;  1 drivers
v0x5765b1551f00_0 .net "i_we_b", 0 0, L_0x5765b1559dc0;  alias, 1 drivers
v0x5765b1551fa0_0 .net "int_data", 7 0, L_0x5765b1556e10;  1 drivers
v0x5765b1552060_0 .net8 "io_data", 7 0, RS_0x7685c66c2818;  alias, 3 drivers
v0x5765b1552150 .array "reg_mem", 32767 0, 7 0;
E_0x5765b1531590/0 .event anyedge, v0x5765b154fa20_0, v0x5765b1551ca0_0, v0x5765b1551e40_0, v0x5765b154fb00_0;
E_0x5765b1531590/1 .event anyedge, v0x5765b1551d80_0;
E_0x5765b1531590 .event/or E_0x5765b1531590/0, E_0x5765b1531590/1;
L_0x5765b1556be0 .array/port v0x5765b1552150, L_0x5765b1556c80;
L_0x5765b1556c80 .concat [ 15 2 0 0], L_0x5765b1557480, L_0x7685c6678138;
L_0x5765b15571c0 .functor MUXZ 8, o0x7685c66c2ff8, L_0x5765b1556e10, L_0x5765b1557050, C4<>;
S_0x5765b15522c0 .scope module, "vram32Inst2" "Ram" 3 67, 2 3 0, S_0x5765b15199c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5765b1552450 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5765b1552490 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5765b15524d0 .param/str "InitFile" 0 2 5, "\000";
L_0x5765b1557750/d .functor BUFZ 8, L_0x5765b1557570, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5765b1557750 .delay 8 (150,150,150) L_0x5765b1557750/d;
L_0x5765b15578b0 .functor NOT 1, v0x5765b15544c0_0, C4<0>, C4<0>, C4<0>;
L_0x5765b15579b0 .functor NOT 1, o0x7685c66c3448, C4<0>, C4<0>, C4<0>;
L_0x5765b1557a20 .functor AND 1, L_0x5765b15578b0, L_0x5765b15579b0, C4<1>, C4<1>;
v0x5765b15527b0_0 .net *"_ivl_0", 7 0, L_0x5765b1557570;  1 drivers
v0x5765b15528b0_0 .net *"_ivl_10", 0 0, L_0x5765b15579b0;  1 drivers
v0x5765b1552990_0 .net *"_ivl_13", 0 0, L_0x5765b1557a20;  1 drivers
o0x7685c66c3328 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5765b1552a60_0 name=_ivl_14
v0x5765b1552b40_0 .net *"_ivl_2", 16 0, L_0x5765b1557610;  1 drivers
L_0x7685c6678180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5765b1552c70_0 .net *"_ivl_5", 1 0, L_0x7685c6678180;  1 drivers
v0x5765b1552d50_0 .net *"_ivl_8", 0 0, L_0x5765b15578b0;  1 drivers
v0x5765b1552e30_0 .var/i "i", 31 0;
v0x5765b1552f10_0 .net "i_addr", 14 0, L_0x5765b1557ca0;  1 drivers
v0x5765b1552ff0_0 .net "i_ce_b", 0 0, o0x7685c66c3448;  alias, 0 drivers
v0x5765b15530b0_0 .net "i_re_b", 0 0, v0x5765b15544c0_0;  alias, 1 drivers
v0x5765b1553150_0 .net "i_we_b", 0 0, L_0x5765b1559dc0;  alias, 1 drivers
v0x5765b15531f0_0 .net "int_data", 7 0, L_0x5765b1557750;  1 drivers
v0x5765b15532b0_0 .net8 "io_data", 7 0, RS_0x7685c66c2818;  alias, 3 drivers
v0x5765b15533c0 .array "reg_mem", 32767 0, 7 0;
E_0x5765b1552720/0 .event anyedge, v0x5765b154fa20_0, v0x5765b1552f10_0, v0x5765b1551e40_0, v0x5765b154fb00_0;
E_0x5765b1552720/1 .event anyedge, v0x5765b1552ff0_0;
E_0x5765b1552720 .event/or E_0x5765b1552720/0, E_0x5765b1552720/1;
L_0x5765b1557570 .array/port v0x5765b15533c0, L_0x5765b1557610;
L_0x5765b1557610 .concat [ 15 2 0 0], L_0x5765b1557ca0, L_0x7685c6678180;
L_0x5765b1557b60 .functor MUXZ 8, o0x7685c66c3328, L_0x5765b1557750, L_0x5765b1557a20, C4<>;
    .scope S_0x5765b1524d40;
T_0 ;
    %wait E_0x5765b14dbe80;
    %load/vec4 v0x5765b15495e0_0;
    %assign/vec4 v0x5765b1549890_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5765b1526c30;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x5765b1526c30;
T_2 ;
    %wait E_0x5765b14b7880;
    %load/vec4 v0x5765b154aa80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5765b154ad80_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5765b154b0c0_0;
    %load/vec4 v0x5765b154a8c0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5765b154b280, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5765b1526c30;
T_3 ;
    %wait E_0x5765b14dc3e0;
    %load/vec4 v0x5765b154ab40_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5765b154ae40_0;
    %inv;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5765b154b1a0_0;
    %load/vec4 v0x5765b154a9a0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5765b154b280, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5765b154c9a0;
T_4 ;
    %vpi_call 2 23 "$readmemh", P_0x5765b154cc00, v0x5765b154d930 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5765b154c9a0;
T_5 ;
    %wait E_0x5765b1530d10;
    %load/vec4 v0x5765b154d550_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v0x5765b154d6d0_0;
    %inv;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x5765b154d610_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5765b154d870_0;
    %load/vec4 v0x5765b154d470_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5765b154d930, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5765b15510a0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5765b1551bc0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5765b1551bc0_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5765b1551bc0_0;
    %pad/s 8;
    %ix/getv/s 4, v0x5765b1551bc0_0;
    %store/vec4a v0x5765b1552150, 4, 0;
    %load/vec4 v0x5765b1551bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5765b1551bc0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5765b15510a0;
T_7 ;
    %wait E_0x5765b1531590;
    %load/vec4 v0x5765b1551d80_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x5765b1551f00_0;
    %inv;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x5765b1551e40_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5765b1552060_0;
    %load/vec4 v0x5765b1551ca0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5765b1552150, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5765b15522c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5765b1552e30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5765b1552e30_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5765b1552e30_0;
    %pad/s 8;
    %ix/getv/s 4, v0x5765b1552e30_0;
    %store/vec4a v0x5765b15533c0, 4, 0;
    %load/vec4 v0x5765b1552e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5765b1552e30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5765b15522c0;
T_9 ;
    %wait E_0x5765b1552720;
    %load/vec4 v0x5765b1552ff0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0x5765b1553150_0;
    %inv;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x5765b15530b0_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5765b15532b0_0;
    %load/vec4 v0x5765b1552f10_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5765b15533c0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5765b154daa0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b154fd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b154fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b154fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b154ff60_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5765b1550560_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b15502c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b15503a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1550800_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1550480_0, 0, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5765b1550020_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5765b1550100_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1550c40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1550d20_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5765b15508e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b15509c0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x5765b154daa0;
T_11 ;
    %wait E_0x5765b1531200;
    %load/vec4 v0x5765b154f3c0_0;
    %assign/vec4 v0x5765b1550aa0_0, 0;
    %load/vec4 v0x5765b154fde0_0;
    %assign/vec4 v0x5765b154fea0_0, 0;
    %load/vec4 v0x5765b154fd40_0;
    %assign/vec4 v0x5765b154fde0_0, 0;
    %load/vec4 v0x5765b154fde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x5765b154f3c0_0;
    %inv;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 20, 0;
    %load/vec4 v0x5765b154f0a0_0;
    %assign/vec4 v0x5765b15508e0_0, 0;
    %delay 20, 0;
    %load/vec4 v0x5765b154f600_0;
    %load/vec4 v0x5765b15501e0_0;
    %concati/vec4 0, 0, 6;
    %or;
    %assign/vec4 v0x5765b15509c0_0, 0;
    %load/vec4 v0x5765b1550d20_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.3, 4;
    %delay 40, 0;
    %load/vec4 v0x5765b1550480_0;
    %store/vec4 v0x5765b1550d20_0, 0, 8;
    %delay 90, 0;
    %load/vec4 v0x5765b1550c40_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5765b1550c40_0, 0;
    %delay 40, 0;
    %load/vec4 v0x5765b1550720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5765b1550560_0, 4, 5;
    %delay 40, 0;
    %load/vec4 v0x5765b1550560_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5765b1550020_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x5765b1550020_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5765b1550560_0, 4, 5;
    %load/vec4 v0x5765b1550c40_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5765b154fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5765b154fd40_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.3 ;
    %delay 70, 0;
    %load/vec4 v0x5765b1550d20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5765b1550d20_0, 0;
    %delay 40, 0;
    %load/vec4 v0x5765b1550560_0;
    %parti/s 5, 8, 5;
    %addi 1, 0, 5;
    %load/vec4 v0x5765b1550100_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5765b1550100_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x5765b1550100_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5765b1550560_0, 4, 5;
T_11.4 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5765b154f540_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.10, 10;
    %load/vec4 v0x5765b154f480_0;
    %inv;
    %and;
T_11.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x5765b154f780_0;
    %inv;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x5765b154f6c0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %jmp T_11.19;
T_11.11 ;
    %load/vec4 v0x5765b154f600_0;
    %assign/vec4 v0x5765b1550640_0, 0;
    %jmp T_11.19;
T_11.12 ;
    %load/vec4 v0x5765b154f600_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5765b1550720_0, 0;
    %load/vec4 v0x5765b154f600_0;
    %parti/s 2, 5, 4;
    %assign/vec4 v0x5765b1550b60_0, 0;
    %jmp T_11.19;
T_11.13 ;
    %load/vec4 v0x5765b154f600_0;
    %assign/vec4 v0x5765b15502c0_0, 0;
    %jmp T_11.19;
T_11.14 ;
    %load/vec4 v0x5765b154f600_0;
    %assign/vec4 v0x5765b15503a0_0, 0;
    %jmp T_11.19;
T_11.15 ;
    %load/vec4 v0x5765b154f600_0;
    %assign/vec4 v0x5765b1550800_0, 0;
    %jmp T_11.19;
T_11.16 ;
    %load/vec4 v0x5765b154f600_0;
    %assign/vec4 v0x5765b1550480_0, 0;
    %jmp T_11.19;
T_11.17 ;
    %load/vec4 v0x5765b154f600_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5765b1550020_0, 0;
    %load/vec4 v0x5765b154f600_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x5765b1550100_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5765b1550800_0;
    %assign/vec4 v0x5765b1550c40_0, 0;
    %load/vec4 v0x5765b1550480_0;
    %assign/vec4 v0x5765b1550d20_0, 0;
    %load/vec4 v0x5765b1550640_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5765b1550560_0, 4, 5;
    %load/vec4 v0x5765b1550720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5765b1550560_0, 4, 5;
    %load/vec4 v0x5765b154f600_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5765b154ff60_0, 0;
    %load/vec4 v0x5765b154f600_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x5765b15501e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5765b154fd40_0, 0;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
T_11.7 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5765b15199c0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554070_0, 0, 1;
    %delay 199, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554070_0, 0, 1;
    %delay 199, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5765b15199c0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b15542e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554380_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b15544c0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5765b15199c0;
T_14 ;
    %vpi_call 3 156 "$dumpfile", "./out/gfx_dma_tb.vcd" {0 0 0};
    %vpi_call 3 157 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5765b15199c0 {0 0 0};
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 4, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 5, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 6, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 7, 0, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554420_0, 0, 1;
    %pushi/vec4 0, 8191, 13;
    %store/vec4 v0x5765b1553fa0_0, 0, 13;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x5765b1554140_0, 0, 8;
    %delay 794, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554560_0, 0, 1;
    %delay 4481, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5765b1554210_0, 0, 1;
    %delay 1589, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5765b1554210_0, 0, 1;
    %delay 1588878, 0;
    %vpi_call 3 198 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./tb_defs.v";
    "./gfx_dma_tb.v";
    "./gfx_dma.v";
