/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az460-808
+ date
Tue Apr 18 04:15:36 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1681791336
+ CACTUS_STARTTIME=1681791336
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Apr 18 2023 (03:44:21)
Run date:          Apr 18 2023 (04:15:36+0000)
Run host:          fv-az460-808.k2d41ockulnezl353eucldp3of.dx.internal.cloudapp.net (pid=117027)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az460-808
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110632KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=5a821c55-e7e7-9a49-90d2-8b14bd115165, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1035-azure, OSVersion="#42~20.04.1-Ubuntu SMP Wed Mar 1 19:17:41 UTC 2023", HostName=fv-az460-808, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110632KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160574 sec
      iterations=10000000... time=0.0149942 sec
      iterations=100000000... time=0.149347 sec
      iterations=700000000... time=1.0496 sec
      iterations=700000000... time=1.05758 sec
      result: -175.364 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00338927 sec
      iterations=10000000... time=0.033605 sec
      iterations=100000000... time=0.332729 sec
      iterations=300000000... time=1.00735 sec
      result: 9.52997 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00209344 sec
      iterations=10000000... time=0.0234285 sec
      iterations=100000000... time=0.244745 sec
      iterations=400000000... time=0.919628 sec
      iterations=800000000... time=4.11882 sec
      result: 3.10768 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149703 sec
      iterations=10000... time=0.00151063 sec
      iterations=100000... time=0.106191 sec
      iterations=1000000... time=0.153035 sec
      iterations=7000000... time=1.85791 sec
      result: 2.65416 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000888118 sec
      iterations=10000... time=0.00717685 sec
      iterations=100000... time=0.0772333 sec
      iterations=1000000... time=1.13574 sec
      result: 11.3574 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=4.1e-06 sec
      iterations=100... time=3.7e-05 sec
      iterations=1000... time=0.000366307 sec
      iterations=10000... time=0.00364727 sec
      iterations=100000... time=0.0347832 sec
      iterations=1000000... time=0.593677 sec
      iterations=2000000... time=1.19377 sec
      result: 41.1737 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=5.2201e-05 sec
      iterations=10... time=0.000190704 sec
      iterations=100... time=0.00172033 sec
      iterations=1000... time=0.018247 sec
      iterations=10000... time=0.40755 sec
      iterations=30000... time=1.38273 sec
      result: 17.0626 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=3.2801e-05 sec
      iterations=100000... time=0.000321707 sec
      iterations=1000000... time=0.00302096 sec
      iterations=10000000... time=0.0302738 sec
      iterations=100000000... time=0.381371 sec
      iterations=300000000... time=1.14665 sec
      result: 0.47777 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.2601e-05 sec
      iterations=10000... time=0.000147203 sec
      iterations=100000... time=0.00133513 sec
      iterations=1000000... time=0.0156852 sec
      iterations=10000000... time=0.395504 sec
      iterations=30000000... time=1.73281 sec
      result: 7.22003 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.5e-06 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=1.97e-05 sec
      iterations=1000... time=0.000186804 sec
      iterations=10000... time=0.00181494 sec
      iterations=100000... time=0.174036 sec
      iterations=600000... time=0.14922 sec
      iterations=4200000... time=1.14506 sec
      result: 90.1434 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.7901e-05 sec
      iterations=10... time=0.000339507 sec
      iterations=100... time=0.00340057 sec
      iterations=1000... time=0.0324107 sec
      iterations=10000... time=0.251454 sec
      iterations=40000... time=1.59418 sec
      result: 19.7325 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.2401e-05 sec
      iterations=10... time=0.000241005 sec
      iterations=100... time=0.00250015 sec
      iterations=1000... time=0.0244828 sec
      iterations=10000... time=0.244966 sec
      iterations=40000... time=0.982477 sec
      iterations=80000... time=1.95476 sec
      result: 0.0707196 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000208105 sec
      iterations=10... time=0.00193934 sec
      iterations=100... time=0.0198418 sec
      iterations=1000... time=0.195189 sec
      iterations=6000... time=1.17986 sec
      result: 0.257589 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00428919 sec
      iterations=10... time=0.0427403 sec
      iterations=100... time=0.46987 sec
      iterations=200... time=0.907798 sec
      iterations=400... time=1.76434 sec
      result: 0.401636 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00147423 sec
      iterations=10000000... time=0.0153245 sec
      iterations=100000000... time=0.155575 sec
      iterations=700000000... time=1.06247 sec
      iterations=700000000... time=1.09129 sec
      result: -48.5804 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00350742 sec
      iterations=10000000... time=0.0346092 sec
      iterations=100000000... time=0.333617 sec
      iterations=300000000... time=1.04755 sec
      result: 9.16426 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00219104 sec
      iterations=10000000... time=0.0224103 sec
      iterations=100000000... time=0.228118 sec
      iterations=500000000... time=1.15076 sec
      result: 6.95192 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000164953 sec
      iterations=10000... time=0.00157153 sec
      iterations=100000... time=0.0157965 sec
      iterations=1000000... time=0.155948 sec
      iterations=7000000... time=1.10018 sec
      result: 1.57169 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000826267 sec
      iterations=10000... time=0.00766521 sec
      iterations=100000... time=0.0751226 sec
      iterations=1000000... time=0.750133 sec
      iterations=2000000... time=1.49096 sec
      result: 7.45479 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.251e-06 sec
      iterations=100... time=2.98e-05 sec
      iterations=1000... time=0.000296906 sec
      iterations=10000... time=0.00330237 sec
      iterations=100000... time=0.034465 sec
      iterations=1000000... time=0.350309 sec
      iterations=3000000... time=1.06307 sec
      result: 69.3537 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.5601e-05 sec
      iterations=10... time=0.000192154 sec
      iterations=100... time=0.00200319 sec
      iterations=1000... time=0.0197254 sec
      iterations=10000... time=0.1888 sec
      iterations=60000... time=1.15992 sec
      result: 40.6802 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.75e-06 sec
      iterations=10000... time=3.17505e-05 sec
      iterations=100000... time=0.000259056 sec
      iterations=1000000... time=0.00279541 sec
      iterations=10000000... time=0.0303395 sec
      iterations=100000000... time=0.307713 sec
      iterations=400000000... time=1.24024 sec
      result: 0.387575 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.9051e-05 sec
      iterations=10000... time=0.000179253 sec
      iterations=100000... time=0.00171588 sec
      iterations=1000000... time=0.0164427 sec
      iterations=10000000... time=0.161439 sec
      iterations=70000000... time=1.14818 sec
      result: 2.05032 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.3e-06 sec
      iterations=100... time=1.845e-05 sec
      iterations=1000... time=0.000190104 sec
      iterations=10000... time=0.00177349 sec
      iterations=100000... time=0.0170362 sec
      iterations=1000000... time=0.173988 sec
      iterations=6000000... time=1.04964 sec
      result: 140.482 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.6701e-05 sec
      iterations=10... time=0.000342407 sec
      iterations=100... time=0.00341122 sec
      iterations=1000... time=0.0323117 sec
      iterations=10000... time=0.232167 sec
      iterations=50000... time=0.966418 sec
      iterations=100000... time=1.91478 sec
      result: 41.0717 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.01e-05 sec
      iterations=10... time=9.2551e-05 sec
      iterations=100... time=0.000931069 sec
      iterations=1000... time=0.00938089 sec
      iterations=10000... time=0.0941716 sec
      iterations=100000... time=0.93584 sec
      iterations=200000... time=1.8743 sec
      result: 0.0777891 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000126253 sec
      iterations=10... time=0.00122132 sec
      iterations=100... time=0.0115598 sec
      iterations=1000... time=0.117128 sec
      iterations=9000... time=1.05287 sec
      result: 0.208478 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1950 nsec
    MPI bandwidth: 4.09492 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Apr 18 04:16:31 UTC 2023
+ echo Done.
Done.
  Elapsed time: 55.6 s
