- tb_all.sv:56: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 60us; walltime 0.023 s; speed 3.256 ms/s
- Verilator: cpu 0.018 s on 1 threads; alloced 89 MB
