;
; CPU Configuration
;

[ Config.General ]
Frequency = 4 GHz
Cores = 8
Threads = 1
ContextSwitch = True
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 8
IssueKind = TimeSlice
IssueWidth = 8
CommitKind = TimeSlice
CommitWidth = 8
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 128
UopQueueSize = 256
RobKind = Private
RobSize = 224
IqKind = Private
IqSize = 128
LsqKind = Private
LsqSize = 128
RfKind = Private
RfIntSize = 232
RfFpSize = 232
RfXmmSize = 232

[ Config.FunctionalUnits ]
IntAdd.Count = 4
IntAdd.OpLat = 2
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 20
IntDiv.IssueLat = 20
EffAddr.Count = 4
EffAddr.OpLat = 2
EffAddr.IssueLat = 1
Logic.Count = 4
Logic.OpLat = 1
Logic.IssueLat = 1
FpSimple.Count = 2
FpSimple.OpLat = 2
FpSimple.IssueLat = 1
FpAdd.Count = 2
FpAdd.OpLat = 5
FpAdd.IssueLat = 1
FpMult.Count = 1
FpMult.OpLat = 10
FpMult.IssueLat = 1
FpDiv.Count = 1
FpDiv.OpLat = 20
FpDiv.IssueLat = 20
FpComplex.Count = 1
FpComplex.OpLat = 40
FpComplex.IssueLat = 40

[ Config.BranchPredictor ]
Kind = Combined
BTB.Sets = 256
BTB.Assoc = 4
RAS.Size = 32
CombinedPredictor.HistorySize = 12
CombinedPredictor.PredictionCounterSize = 2
Predictor1.TwoLevel.HistoryTableSize = 1024
Predictor1.TwoLevel.HistorySize = 10
Predictor1.TwoLevel.PredictionCounterSize = 3
Predictor1.TwoLevel.SpeculativeUpdates = False
Predictor2.TwoLevel.HistoryTableSize = 1
Predictor2.TwoLevel.HistorySize = 12
Predictor2.TwoLevel.PredictionCounterSize = 2
Predictor2.TwoLevel.SpeculativeUpdates = True


;
; Simulation Statistics
;

; Global statistics
[ Global ]

X86 instructions  = 133885922
Cycles = 16247167
Time = 455.5
CyclesPerSecond = 35669
MemoryUsed = 67014656
MemoryUsedMax = 107225088

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 41448
Dispatch.Uop.add = 66837330
Dispatch.Uop.sub = 33496940
Dispatch.Uop.mult = 224
Dispatch.Uop.div = 71
Dispatch.Uop.effaddr = 33525056
Dispatch.Uop.and = 10244
Dispatch.Uop.or = 1011
Dispatch.Uop.xor = 2369
Dispatch.Uop.not = 44
Dispatch.Uop.shift = 1623
Dispatch.Uop.sign = 85
Dispatch.Uop.fmove = 14
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 33471222
Dispatch.Uop.store = 21371
Dispatch.Uop.call-direct = 1910
Dispatch.Uop.call-indirect = 463
Dispatch.Uop.ret = 2024
Dispatch.Uop.jump-direct = 1624
Dispatch.Uop.jump-indirect = 539
Dispatch.Uop.branch = 33494510
Dispatch.Uop.ibranch = 880
Dispatch.Uop.syscall = 105
Dispatch.Uop.roiend = 0

Dispatch.Integer = 133901069
Dispatch.Logic = 15376
Dispatch.FloatingPoint = 14
Dispatch.Memory = 33492593
Dispatch.Ctrl = 33501950
Dispatch.Total = 200911107
Dispatch.IPC = 12.37
Dispatch.DutyCycle = 1.546

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 39281
Issue.Uop.add = 66831712
Issue.Uop.sub = 33489270
Issue.Uop.mult = 140
Issue.Uop.div = 38
Issue.Uop.effaddr = 33513763
Issue.Uop.and = 7250
Issue.Uop.or = 672
Issue.Uop.xor = 1738
Issue.Uop.not = 33
Issue.Uop.shift = 1119
Issue.Uop.sign = 60
Issue.Uop.fmove = 14
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 33462334
Issue.Uop.store = 13322
Issue.Uop.call-direct = 1810
Issue.Uop.call-indirect = 361
Issue.Uop.ret = 1343
Issue.Uop.jump-direct = 1508
Issue.Uop.jump-indirect = 131
Issue.Uop.branch = 33487229
Issue.Uop.ibranch = 304
Issue.Uop.syscall = 105
Issue.Uop.roiend = 0

Issue.Integer = 133874204
Issue.Logic = 10872
Issue.FloatingPoint = 14
Issue.Memory = 33475656
Issue.Ctrl = 33492686
Issue.Total = 200853537
Issue.IPC = 12.36
Issue.DutyCycle = 1.545

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 36074
Commit.Uop.add = 66826543
Commit.Uop.sub = 33483948
Commit.Uop.mult = 132
Commit.Uop.div = 28
Commit.Uop.effaddr = 33498370
Commit.Uop.and = 4881
Commit.Uop.or = 517
Commit.Uop.xor = 1199
Commit.Uop.not = 24
Commit.Uop.shift = 836
Commit.Uop.sign = 52
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 33454702
Commit.Uop.store = 10306
Commit.Uop.call-direct = 754
Commit.Uop.call-indirect = 302
Commit.Uop.ret = 1028
Commit.Uop.jump-direct = 535
Commit.Uop.jump-indirect = 124
Commit.Uop.branch = 33483984
Commit.Uop.ibranch = 172
Commit.Uop.syscall = 86
Commit.Uop.roiend = 0

Commit.Integer = 133845095
Commit.Logic = 7509
Commit.FloatingPoint = 0
Commit.Memory = 33465008
Commit.Ctrl = 33486899
Commit.Total = 200804597
Commit.IPC = 12.36
Commit.DutyCycle = 1.545

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 105549
Commit.Branches = 33486899
Commit.DirectBranches = 1289
Commit.IndirectBranches = 1454
Commit.ConditionalBranches = 33484156
Commit.Mispred = 2550
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 402
Commit.MispredConditionalBranches = 2148
Commit.PredAcc = 0.9999

BTB.Accesses = 33527266
BTB.Hits = 33508244


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12595110
fu.IntAdd.Denied = 2637
fu.IntAdd.WaitingTime = 0.0003689
fu.IntMult.Accesses = 18
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4208132
fu.Effaddr.Denied = 327
fu.Effaddr.WaitingTime = 6.487e-05
fu.Logic.Accesses = 1508
fu.Logic.Denied = 13
fu.Logic.WaitingTime = 0.01459
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25211231
Dispatch.Stall.spec = 15132
Dispatch.Stall.uopq = 570576
Dispatch.Stall.rob = 104132632
Dispatch.Stall.iq = 47718
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 47

Commit.Cycles.BandWidth-0 = 12018169
Commit.Cycles.BandWidth-1 = 26086
Commit.Cycles.BandWidth-2 = 2629
Commit.Cycles.BandWidth-3 = 578
Commit.Cycles.BandWidth-4 = 348
Commit.Cycles.BandWidth-5 = 24892
Commit.Cycles.BandWidth-6 = 4171685
Commit.Cycles.BandWidth-7 = 49
Commit.Cycles.BandWidth-8 = 2731

Commit.Stall.used = 2731
Commit.Stall.empty = 40801
Commit.Stall.issued = 394
Commit.Stall.alu = 8396792
Commit.Stall.load = 1321
Commit.Stall.spec_store = 934
Commit.Stall.load_l1 = 2238441
Commit.Stall.spec_store_l1 = 210
Commit.Stall.load_l2 = 1845
Commit.Stall.spec_store_l2 = 261
Commit.Stall.load_llc = 5546775
Commit.Stall.spec_store_llc = 15938
Commit.Stall.store_port = 724
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5290
Dispatch.Uop.add = 8391328
Dispatch.Uop.sub = 4205664
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209764
Dispatch.Uop.and = 1436
Dispatch.Uop.or = 146
Dispatch.Uop.xor = 330
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 213
Dispatch.Uop.sign = 12
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202677
Dispatch.Uop.store = 3101
Dispatch.Uop.call-direct = 270
Dispatch.Uop.call-indirect = 73
Dispatch.Uop.ret = 291
Dispatch.Uop.jump-direct = 229
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4205287
Dispatch.Uop.ibranch = 119
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812085
Dispatch.Logic = 2144
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205778
Dispatch.Ctrl = 4206338
Dispatch.Total = 25226363
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 5006
Issue.Uop.add = 8390525
Issue.Uop.sub = 4204585
Issue.Uop.mult = 18
Issue.Uop.div = 5
Issue.Uop.effaddr = 4208132
Issue.Uop.and = 1004
Issue.Uop.or = 101
Issue.Uop.xor = 244
Issue.Uop.not = 5
Issue.Uop.shift = 146
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201359
Issue.Uop.store = 1912
Issue.Uop.call-direct = 257
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 194
Issue.Uop.jump-direct = 214
Issue.Uop.jump-indirect = 18
Issue.Uop.branch = 4204261
Issue.Uop.ibranch = 40
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808271
Issue.Logic = 1508
Issue.FloatingPoint = 2
Issue.Memory = 4203271
Issue.Ctrl = 4205038
Issue.Total = 25218106
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15132
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 378
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 61
Commit.MispredConditionalBranches = 317
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4209957
BTB.Hits = 4207161


; Statistics for core 0 - thread 0
[ c0t0 ]

Number of committed instructions: 16809336
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5290
Dispatch.Uop.add = 8391328
Dispatch.Uop.sub = 4205664
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209764
Dispatch.Uop.and = 1436
Dispatch.Uop.or = 146
Dispatch.Uop.xor = 330
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 213
Dispatch.Uop.sign = 12
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202677
Dispatch.Uop.store = 3101
Dispatch.Uop.call-direct = 270
Dispatch.Uop.call-indirect = 73
Dispatch.Uop.ret = 291
Dispatch.Uop.jump-direct = 229
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4205287
Dispatch.Uop.ibranch = 119
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812085
Dispatch.Logic = 2144
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205778
Dispatch.Ctrl = 4206338
Dispatch.Total = 25226363
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 5006
Issue.Uop.add = 8390525
Issue.Uop.sub = 4204585
Issue.Uop.mult = 18
Issue.Uop.div = 5
Issue.Uop.effaddr = 4208132
Issue.Uop.and = 1004
Issue.Uop.or = 101
Issue.Uop.xor = 244
Issue.Uop.not = 5
Issue.Uop.shift = 146
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201359
Issue.Uop.store = 1912
Issue.Uop.call-direct = 257
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 194
Issue.Uop.jump-direct = 214
Issue.Uop.jump-indirect = 18
Issue.Uop.branch = 4204261
Issue.Uop.ibranch = 40
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808271
Issue.Logic = 1508
Issue.FloatingPoint = 2
Issue.Memory = 4203271
Issue.Ctrl = 4205038
Issue.Total = 25218106
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15132
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 378
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 61
Commit.MispredConditionalBranches = 317
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25211231
ROB.Writes = 25226363
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 21014835
IQ.Writes = 21020585
IQ.WakeupAccesses = 25218331
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4203271
LSQ.Writes = 4205778
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33613055
RF_Int.Writes = 21010120
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33623593
RAT.IntWrites = 16812083
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4209957
BTB.Hits = 4207161


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12477976
fu.IntAdd.Denied = 2486
fu.IntAdd.WaitingTime = 0.0003695
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4167927
fu.Effaddr.Denied = 290
fu.Effaddr.WaitingTime = 5.782e-05
fu.Logic.Accesses = 1199
fu.Logic.Denied = 11
fu.Logic.WaitingTime = 0.01751
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 24976047
Dispatch.Stall.spec = 11170
Dispatch.Stall.uopq = 259885
Dispatch.Stall.rob = 104682670
Dispatch.Stall.iq = 47564
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 12058236
Commit.Cycles.BandWidth-1 = 25416
Commit.Cycles.BandWidth-2 = 2438
Commit.Cycles.BandWidth-3 = 374
Commit.Cycles.BandWidth-4 = 268
Commit.Cycles.BandWidth-5 = 24650
Commit.Cycles.BandWidth-6 = 4133077
Commit.Cycles.BandWidth-7 = 39
Commit.Cycles.BandWidth-8 = 2669

Commit.Stall.used = 2669
Commit.Stall.empty = 20315
Commit.Stall.issued = 267
Commit.Stall.alu = 8318461
Commit.Stall.load = 702
Commit.Stall.spec_store = 635
Commit.Stall.load_l1 = 2364453
Commit.Stall.spec_store_l1 = 635
Commit.Stall.load_l2 = 2141
Commit.Stall.spec_store_l2 = 139
Commit.Stall.load_llc = 5531517
Commit.Stall.spec_store_llc = 4615
Commit.Stall.store_port = 618
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5050
Dispatch.Uop.add = 8313238
Dispatch.Uop.sub = 4166208
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4169146
Dispatch.Uop.and = 1117
Dispatch.Uop.or = 124
Dispatch.Uop.xor = 278
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 194
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4162788
Dispatch.Uop.store = 2222
Dispatch.Uop.call-direct = 206
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 222
Dispatch.Uop.jump-direct = 182
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4165971
Dispatch.Uop.ibranch = 98
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16653678
Dispatch.Logic = 1727
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4165010
Dispatch.Ctrl = 4166791
Dispatch.Total = 24987217
Dispatch.IPC = 1.538
Dispatch.DutyCycle = 0.1922

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4800
Issue.Uop.add = 8312638
Issue.Uop.sub = 4165338
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4167927
Issue.Uop.and = 776
Issue.Uop.or = 84
Issue.Uop.xor = 197
Issue.Uop.not = 3
Issue.Uop.shift = 132
Issue.Uop.sign = 7
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4161848
Issue.Uop.store = 1414
Issue.Uop.call-direct = 196
Issue.Uop.call-indirect = 35
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 168
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4165148
Issue.Uop.ibranch = 33
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16650724
Issue.Logic = 1199
Issue.FloatingPoint = 0
Issue.Memory = 4163262
Issue.Ctrl = 4165743
Issue.Total = 24980939
Issue.IPC = 1.538
Issue.DutyCycle = 0.1922

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8312048
Commit.Uop.sub = 4164768
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4166349
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4161044
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4164808
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16647652
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4162179
Commit.Ctrl = 4165122
Commit.Total = 24975823
Commit.IPC = 1.537
Commit.DutyCycle = 0.1922

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11170
Commit.Branches = 4165122
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4164829
Commit.Mispred = 268
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 227
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4169692
BTB.Hits = 4167572


; Statistics for core 1 - thread 0
[ c1t0 ]

Number of committed instructions: 16652724
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5050
Dispatch.Uop.add = 8313238
Dispatch.Uop.sub = 4166208
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4169146
Dispatch.Uop.and = 1117
Dispatch.Uop.or = 124
Dispatch.Uop.xor = 278
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 194
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4162788
Dispatch.Uop.store = 2222
Dispatch.Uop.call-direct = 206
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 222
Dispatch.Uop.jump-direct = 182
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4165971
Dispatch.Uop.ibranch = 98
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16653678
Dispatch.Logic = 1727
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4165010
Dispatch.Ctrl = 4166791
Dispatch.Total = 24987217
Dispatch.IPC = 1.538
Dispatch.DutyCycle = 0.1922

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4800
Issue.Uop.add = 8312638
Issue.Uop.sub = 4165338
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4167927
Issue.Uop.and = 776
Issue.Uop.or = 84
Issue.Uop.xor = 197
Issue.Uop.not = 3
Issue.Uop.shift = 132
Issue.Uop.sign = 7
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4161848
Issue.Uop.store = 1414
Issue.Uop.call-direct = 196
Issue.Uop.call-indirect = 35
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 168
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4165148
Issue.Uop.ibranch = 33
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16650724
Issue.Logic = 1199
Issue.FloatingPoint = 0
Issue.Memory = 4163262
Issue.Ctrl = 4165743
Issue.Total = 24980939
Issue.IPC = 1.538
Issue.DutyCycle = 0.1922

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8312048
Commit.Uop.sub = 4164768
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4166349
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4161044
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4164808
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16647652
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4162179
Commit.Ctrl = 4165122
Commit.Total = 24975823
Commit.IPC = 1.537
Commit.DutyCycle = 0.1922

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11170
Commit.Branches = 4165122
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4164829
Commit.Mispred = 268
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 227
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 24975823
ROB.Writes = 24987217
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20817677
IQ.Writes = 20822207
IQ.WakeupAccesses = 24981167
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4163262
LSQ.Writes = 4165010
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33297810
RF_Int.Writes = 20813019
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 33305764
RAT.IntWrites = 16652639
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Accesses = 4169692
BTB.Hits = 4167572


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12595056
fu.IntAdd.Denied = 2637
fu.IntAdd.WaitingTime = 0.0003689
fu.IntMult.Accesses = 18
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4208112
fu.Effaddr.Denied = 576
fu.Effaddr.WaitingTime = 0.0001245
fu.Logic.Accesses = 1483
fu.Logic.Denied = 13
fu.Logic.WaitingTime = 0.01551
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25211231
Dispatch.Stall.spec = 15126
Dispatch.Stall.uopq = 626838
Dispatch.Stall.rob = 103944050
Dispatch.Stall.iq = 47564
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 132527

Commit.Cycles.BandWidth-0 = 12018366
Commit.Cycles.BandWidth-1 = 25939
Commit.Cycles.BandWidth-2 = 2585
Commit.Cycles.BandWidth-3 = 549
Commit.Cycles.BandWidth-4 = 340
Commit.Cycles.BandWidth-5 = 24795
Commit.Cycles.BandWidth-6 = 4171777
Commit.Cycles.BandWidth-7 = 50
Commit.Cycles.BandWidth-8 = 2766

Commit.Stall.used = 2766
Commit.Stall.empty = 56303
Commit.Stall.issued = 400
Commit.Stall.alu = 8396675
Commit.Stall.load = 1120
Commit.Stall.spec_store = 894
Commit.Stall.load_l1 = 2140778
Commit.Stall.spec_store_l1 = 2895
Commit.Stall.load_l2 = 1229
Commit.Stall.spec_store_l2 = 235
Commit.Stall.load_llc = 5626621
Commit.Stall.spec_store_llc = 16511
Commit.Stall.store_port = 740
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5271
Dispatch.Uop.add = 8391316
Dispatch.Uop.sub = 4205644
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209775
Dispatch.Uop.and = 1444
Dispatch.Uop.or = 145
Dispatch.Uop.xor = 324
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 211
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202697
Dispatch.Uop.store = 3103
Dispatch.Uop.call-direct = 267
Dispatch.Uop.call-indirect = 76
Dispatch.Uop.ret = 288
Dispatch.Uop.jump-direct = 232
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4205301
Dispatch.Uop.ibranch = 120
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812045
Dispatch.Logic = 2141
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205800
Dispatch.Ctrl = 4206353
Dispatch.Total = 25226357
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4979
Issue.Uop.add = 8390509
Issue.Uop.sub = 4204547
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4208112
Issue.Uop.and = 984
Issue.Uop.or = 99
Issue.Uop.xor = 243
Issue.Uop.not = 4
Issue.Uop.shift = 145
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201336
Issue.Uop.store = 1895
Issue.Uop.call-direct = 253
Issue.Uop.call-indirect = 60
Issue.Uop.ret = 191
Issue.Uop.jump-direct = 213
Issue.Uop.jump-indirect = 18
Issue.Uop.branch = 4204229
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808171
Issue.Logic = 1483
Issue.FloatingPoint = 2
Issue.Memory = 4203231
Issue.Ctrl = 4205003
Issue.Total = 25217906
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15126
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 378
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 318
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4209937
BTB.Hits = 4207240


; Statistics for core 2 - thread 0
[ c2t0 ]

Number of committed instructions: 16809336
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5271
Dispatch.Uop.add = 8391316
Dispatch.Uop.sub = 4205644
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209775
Dispatch.Uop.and = 1444
Dispatch.Uop.or = 145
Dispatch.Uop.xor = 324
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 211
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202697
Dispatch.Uop.store = 3103
Dispatch.Uop.call-direct = 267
Dispatch.Uop.call-indirect = 76
Dispatch.Uop.ret = 288
Dispatch.Uop.jump-direct = 232
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4205301
Dispatch.Uop.ibranch = 120
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812045
Dispatch.Logic = 2141
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205800
Dispatch.Ctrl = 4206353
Dispatch.Total = 25226357
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4979
Issue.Uop.add = 8390509
Issue.Uop.sub = 4204547
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4208112
Issue.Uop.and = 984
Issue.Uop.or = 99
Issue.Uop.xor = 243
Issue.Uop.not = 4
Issue.Uop.shift = 145
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201336
Issue.Uop.store = 1895
Issue.Uop.call-direct = 253
Issue.Uop.call-indirect = 60
Issue.Uop.ret = 191
Issue.Uop.jump-direct = 213
Issue.Uop.jump-indirect = 18
Issue.Uop.branch = 4204229
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808171
Issue.Logic = 1483
Issue.FloatingPoint = 2
Issue.Memory = 4203231
Issue.Ctrl = 4205003
Issue.Total = 25217906
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15126
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 378
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 318
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25211231
ROB.Writes = 25226357
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 21014675
IQ.Writes = 21020557
IQ.WakeupAccesses = 25218107
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4203231
LSQ.Writes = 4205800
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33612828
RF_Int.Writes = 21009940
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33623613
RAT.IntWrites = 16812030
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4209937
BTB.Hits = 4207240


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12336930
fu.IntAdd.Denied = 2487
fu.IntAdd.WaitingTime = 0.0003738
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4120977
fu.Effaddr.Denied = 254
fu.Effaddr.WaitingTime = 4.975e-05
fu.Logic.Accesses = 1239
fu.Logic.Denied = 21
fu.Logic.WaitingTime = 0.03148
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 24693789
Dispatch.Stall.spec = 11662
Dispatch.Stall.uopq = 280368
Dispatch.Stall.rob = 104943953
Dispatch.Stall.iq = 47564
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 12105690
Commit.Cycles.BandWidth-1 = 24974
Commit.Cycles.BandWidth-2 = 2477
Commit.Cycles.BandWidth-3 = 391
Commit.Cycles.BandWidth-4 = 285
Commit.Cycles.BandWidth-5 = 24071
Commit.Cycles.BandWidth-6 = 4086612
Commit.Cycles.BandWidth-7 = 39
Commit.Cycles.BandWidth-8 = 2628

Commit.Stall.used = 2628
Commit.Stall.empty = 21543
Commit.Stall.issued = 293
Commit.Stall.alu = 8224619
Commit.Stall.load = 729
Commit.Stall.spec_store = 712
Commit.Stall.load_l1 = 2260340
Commit.Stall.spec_store_l1 = 667
Commit.Stall.load_l2 = 1678
Commit.Stall.spec_store_l2 = 157
Commit.Stall.load_llc = 5727078
Commit.Stall.spec_store_llc = 6137
Commit.Stall.store_port = 586
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5089
Dispatch.Uop.add = 8219206
Dispatch.Uop.sub = 4119225
Dispatch.Uop.mult = 27
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 4122227
Dispatch.Uop.and = 1171
Dispatch.Uop.or = 111
Dispatch.Uop.xor = 269
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 193
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4115806
Dispatch.Uop.store = 2284
Dispatch.Uop.call-direct = 212
Dispatch.Uop.call-indirect = 46
Dispatch.Uop.ret = 225
Dispatch.Uop.jump-direct = 176
Dispatch.Uop.jump-indirect = 63
Dispatch.Uop.branch = 4118984
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16465781
Dispatch.Logic = 1759
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4118090
Dispatch.Ctrl = 4119808
Dispatch.Total = 24705451
Dispatch.IPC = 1.521
Dispatch.DutyCycle = 0.1901

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4828
Issue.Uop.add = 8218590
Issue.Uop.sub = 4118340
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4120977
Issue.Uop.and = 829
Issue.Uop.or = 72
Issue.Uop.xor = 194
Issue.Uop.not = 4
Issue.Uop.shift = 133
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4114855
Issue.Uop.store = 1443
Issue.Uop.call-direct = 202
Issue.Uop.call-indirect = 36
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 164
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4118155
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16462756
Issue.Logic = 1239
Issue.FloatingPoint = 2
Issue.Memory = 4116298
Issue.Ctrl = 4118756
Issue.Total = 24699062
Issue.IPC = 1.52
Issue.DutyCycle = 0.19

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8217962
Commit.Uop.sub = 4117725
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4119306
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4114001
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4117765
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16459480
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4115136
Commit.Ctrl = 4118079
Commit.Total = 24693565
Commit.IPC = 1.52
Commit.DutyCycle = 0.19

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11662
Commit.Branches = 4118079
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4117786
Commit.Mispred = 271
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 42
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4122513
BTB.Hits = 4120472


; Statistics for core 3 - thread 0
[ c3t0 ]

Number of committed instructions: 16464552
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5089
Dispatch.Uop.add = 8219206
Dispatch.Uop.sub = 4119225
Dispatch.Uop.mult = 27
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 4122227
Dispatch.Uop.and = 1171
Dispatch.Uop.or = 111
Dispatch.Uop.xor = 269
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 193
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4115806
Dispatch.Uop.store = 2284
Dispatch.Uop.call-direct = 212
Dispatch.Uop.call-indirect = 46
Dispatch.Uop.ret = 225
Dispatch.Uop.jump-direct = 176
Dispatch.Uop.jump-indirect = 63
Dispatch.Uop.branch = 4118984
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16465781
Dispatch.Logic = 1759
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4118090
Dispatch.Ctrl = 4119808
Dispatch.Total = 24705451
Dispatch.IPC = 1.521
Dispatch.DutyCycle = 0.1901

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4828
Issue.Uop.add = 8218590
Issue.Uop.sub = 4118340
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4120977
Issue.Uop.and = 829
Issue.Uop.or = 72
Issue.Uop.xor = 194
Issue.Uop.not = 4
Issue.Uop.shift = 133
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4114855
Issue.Uop.store = 1443
Issue.Uop.call-direct = 202
Issue.Uop.call-indirect = 36
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 164
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4118155
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16462756
Issue.Logic = 1239
Issue.FloatingPoint = 2
Issue.Memory = 4116298
Issue.Ctrl = 4118756
Issue.Total = 24699062
Issue.IPC = 1.52
Issue.DutyCycle = 0.19

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8217962
Commit.Uop.sub = 4117725
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4119306
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4114001
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4117765
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16459480
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4115136
Commit.Ctrl = 4118079
Commit.Total = 24693565
Commit.IPC = 1.52
Commit.DutyCycle = 0.19

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11662
Commit.Branches = 4118079
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4117786
Commit.Mispred = 271
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 42
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 24693565
ROB.Writes = 24705451
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20582764
IQ.Writes = 20587361
IQ.WakeupAccesses = 24699234
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4116298
LSQ.Writes = 4118090
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 32921902
RF_Int.Writes = 20578042
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 32929992
RAT.IntWrites = 16464783
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4122513
BTB.Hits = 4120472


; Statistics for core 4
[ c4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12553517
fu.IntAdd.Denied = 2487
fu.IntAdd.WaitingTime = 0.0003673
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4193178
fu.Effaddr.Denied = 280
fu.Effaddr.WaitingTime = 5.533e-05
fu.Logic.Accesses = 1244
fu.Logic.Denied = 22
fu.Logic.WaitingTime = 0.03376
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25126983
Dispatch.Stall.spec = 11558
Dispatch.Stall.uopq = 472340
Dispatch.Stall.rob = 104318385
Dispatch.Stall.iq = 48070
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 12032514
Commit.Cycles.BandWidth-1 = 25945
Commit.Cycles.BandWidth-2 = 2482
Commit.Cycles.BandWidth-3 = 409
Commit.Cycles.BandWidth-4 = 268
Commit.Cycles.BandWidth-5 = 25038
Commit.Cycles.BandWidth-6 = 4157841
Commit.Cycles.BandWidth-7 = 45
Commit.Cycles.BandWidth-8 = 2625

Commit.Stall.used = 2625
Commit.Stall.empty = 42662
Commit.Stall.issued = 296
Commit.Stall.alu = 8369003
Commit.Stall.load = 847
Commit.Stall.spec_store = 663
Commit.Stall.load_l1 = 2098904
Commit.Stall.spec_store_l1 = 418
Commit.Stall.load_l2 = 984
Commit.Stall.spec_store_l2 = 121
Commit.Stall.load_llc = 5723737
Commit.Stall.spec_store_llc = 6319
Commit.Stall.store_port = 588
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5100
Dispatch.Uop.add = 8363568
Dispatch.Uop.sub = 4191426
Dispatch.Uop.mult = 25
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4194401
Dispatch.Uop.and = 1157
Dispatch.Uop.or = 108
Dispatch.Uop.xor = 268
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 190
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4187979
Dispatch.Uop.store = 2285
Dispatch.Uop.call-direct = 208
Dispatch.Uop.call-indirect = 44
Dispatch.Uop.ret = 220
Dispatch.Uop.jump-direct = 180
Dispatch.Uop.jump-indirect = 66
Dispatch.Uop.branch = 4191180
Dispatch.Uop.ibranch = 100
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16754528
Dispatch.Logic = 1738
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4190264
Dispatch.Ctrl = 4191998
Dispatch.Total = 25138541
Dispatch.IPC = 1.547
Dispatch.DutyCycle = 0.1934

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4856
Issue.Uop.add = 8362966
Issue.Uop.sub = 4190551
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4193178
Issue.Uop.and = 835
Issue.Uop.or = 72
Issue.Uop.xor = 193
Issue.Uop.not = 4
Issue.Uop.shift = 133
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4187039
Issue.Uop.store = 1464
Issue.Uop.call-direct = 197
Issue.Uop.call-indirect = 35
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 166
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4190360
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16751572
Issue.Logic = 1244
Issue.FloatingPoint = 2
Issue.Memory = 4188503
Issue.Ctrl = 4190957
Issue.Total = 25132289
Issue.IPC = 1.547
Issue.DutyCycle = 0.1934

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8362360
Commit.Uop.sub = 4189924
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4191505
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4186200
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4189964
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16748276
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4187335
Commit.Ctrl = 4190278
Commit.Total = 25126759
Commit.IPC = 1.547
Commit.DutyCycle = 0.1933

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11558
Commit.Branches = 4190278
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4189985
Commit.Mispred = 269
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 42
Commit.MispredConditionalBranches = 227
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4194663
BTB.Hits = 4192743


; Statistics for core 4 - thread 0
[ c4t0 ]

Number of committed instructions: 16753348
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5100
Dispatch.Uop.add = 8363568
Dispatch.Uop.sub = 4191426
Dispatch.Uop.mult = 25
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4194401
Dispatch.Uop.and = 1157
Dispatch.Uop.or = 108
Dispatch.Uop.xor = 268
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 190
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4187979
Dispatch.Uop.store = 2285
Dispatch.Uop.call-direct = 208
Dispatch.Uop.call-indirect = 44
Dispatch.Uop.ret = 220
Dispatch.Uop.jump-direct = 180
Dispatch.Uop.jump-indirect = 66
Dispatch.Uop.branch = 4191180
Dispatch.Uop.ibranch = 100
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16754528
Dispatch.Logic = 1738
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4190264
Dispatch.Ctrl = 4191998
Dispatch.Total = 25138541
Dispatch.IPC = 1.547
Dispatch.DutyCycle = 0.1934

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4856
Issue.Uop.add = 8362966
Issue.Uop.sub = 4190551
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4193178
Issue.Uop.and = 835
Issue.Uop.or = 72
Issue.Uop.xor = 193
Issue.Uop.not = 4
Issue.Uop.shift = 133
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4187039
Issue.Uop.store = 1464
Issue.Uop.call-direct = 197
Issue.Uop.call-indirect = 35
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 166
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4190360
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16751572
Issue.Logic = 1244
Issue.FloatingPoint = 2
Issue.Memory = 4188503
Issue.Ctrl = 4190957
Issue.Total = 25132289
Issue.IPC = 1.547
Issue.DutyCycle = 0.1934

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8362360
Commit.Uop.sub = 4189924
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4191505
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4186200
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4189964
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16748276
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4187335
Commit.Ctrl = 4190278
Commit.Total = 25126759
Commit.IPC = 1.547
Commit.DutyCycle = 0.1933

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11558
Commit.Branches = 4190278
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4189985
Commit.Mispred = 269
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 42
Commit.MispredConditionalBranches = 227
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25126759
ROB.Writes = 25138541
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20943786
IQ.Writes = 20948277
IQ.WakeupAccesses = 25132482
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4188503
LSQ.Writes = 4190264
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33499549
RF_Int.Writes = 20939069
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33507454
RAT.IntWrites = 16753491
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4194663
BTB.Hits = 4192743


; Statistics for core 5
[ c5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12594988
fu.IntAdd.Denied = 2644
fu.IntAdd.WaitingTime = 0.0003694
fu.IntMult.Accesses = 18
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4207831
fu.Effaddr.Denied = 394
fu.Effaddr.WaitingTime = 7.676e-05
fu.Logic.Accesses = 1431
fu.Logic.Denied = 23
fu.Logic.WaitingTime = 0.02865
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25210487
Dispatch.Stall.spec = 14287
Dispatch.Stall.uopq = 501891
Dispatch.Stall.rob = 104202448
Dispatch.Stall.iq = 48223
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 12017696
Commit.Cycles.BandWidth-1 = 26721
Commit.Cycles.BandWidth-2 = 2589
Commit.Cycles.BandWidth-3 = 517
Commit.Cycles.BandWidth-4 = 333
Commit.Cycles.BandWidth-5 = 25630
Commit.Cycles.BandWidth-6 = 4170934
Commit.Cycles.BandWidth-7 = 44
Commit.Cycles.BandWidth-8 = 2703

Commit.Stall.used = 2703
Commit.Stall.empty = 36180
Commit.Stall.issued = 365
Commit.Stall.alu = 8396640
Commit.Stall.load = 1009
Commit.Stall.spec_store = 832
Commit.Stall.load_l1 = 2393578
Commit.Stall.spec_store_l1 = 109
Commit.Stall.load_l2 = 1859
Commit.Stall.spec_store_l2 = 207
Commit.Stall.load_llc = 5403997
Commit.Stall.spec_store_llc = 9002
Commit.Stall.store_port = 686
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5268
Dispatch.Uop.add = 8391226
Dispatch.Uop.sub = 4205508
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209313
Dispatch.Uop.and = 1332
Dispatch.Uop.or = 128
Dispatch.Uop.xor = 312
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 213
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202362
Dispatch.Uop.store = 2924
Dispatch.Uop.call-direct = 261
Dispatch.Uop.call-indirect = 65
Dispatch.Uop.ret = 268
Dispatch.Uop.jump-direct = 215
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4205130
Dispatch.Uop.ibranch = 110
Dispatch.Uop.syscall = 13
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16811354
Dispatch.Logic = 2002
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205286
Dispatch.Ctrl = 4206117
Dispatch.Total = 25224774
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4980
Issue.Uop.add = 8390466
Issue.Uop.sub = 4204522
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4207831
Issue.Uop.and = 957
Issue.Uop.or = 82
Issue.Uop.xor = 231
Issue.Uop.not = 4
Issue.Uop.shift = 149
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201200
Issue.Uop.store = 1826
Issue.Uop.call-direct = 246
Issue.Uop.call-indirect = 53
Issue.Uop.ret = 179
Issue.Uop.jump-direct = 201
Issue.Uop.jump-indirect = 16
Issue.Uop.branch = 4204182
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 13
Issue.Uop.roiend = 0

Issue.Integer = 16807823
Issue.Logic = 1431
Issue.FloatingPoint = 2
Issue.Memory = 4203026
Issue.Ctrl = 4204916
Issue.Total = 25217211
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4537
Commit.Uop.add = 8389789
Commit.Uop.sub = 4203787
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205687
Commit.Uop.and = 632
Commit.Uop.or = 66
Commit.Uop.xor = 157
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200147
Commit.Uop.store = 1368
Commit.Uop.call-direct = 101
Commit.Uop.call-indirect = 42
Commit.Uop.ret = 138
Commit.Uop.jump-direct = 71
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203756
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 11
Commit.Uop.roiend = 0

Commit.Integer = 16803821
Commit.Logic = 975
Commit.FloatingPoint = 0
Commit.Memory = 4201515
Commit.Ctrl = 4204146
Commit.Total = 25210468
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 14241
Commit.Branches = 4204146
Commit.DirectBranches = 172
Commit.IndirectBranches = 196
Commit.ConditionalBranches = 4203778
Commit.Mispred = 342
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 55
Commit.MispredConditionalBranches = 287
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4209575
BTB.Hits = 4206983


; Statistics for core 5 - thread 0
[ c5t0 ]

Number of committed instructions: 16808922
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5268
Dispatch.Uop.add = 8391226
Dispatch.Uop.sub = 4205508
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209313
Dispatch.Uop.and = 1332
Dispatch.Uop.or = 128
Dispatch.Uop.xor = 312
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 213
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202362
Dispatch.Uop.store = 2924
Dispatch.Uop.call-direct = 261
Dispatch.Uop.call-indirect = 65
Dispatch.Uop.ret = 268
Dispatch.Uop.jump-direct = 215
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4205130
Dispatch.Uop.ibranch = 110
Dispatch.Uop.syscall = 13
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16811354
Dispatch.Logic = 2002
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205286
Dispatch.Ctrl = 4206117
Dispatch.Total = 25224774
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4980
Issue.Uop.add = 8390466
Issue.Uop.sub = 4204522
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4207831
Issue.Uop.and = 957
Issue.Uop.or = 82
Issue.Uop.xor = 231
Issue.Uop.not = 4
Issue.Uop.shift = 149
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201200
Issue.Uop.store = 1826
Issue.Uop.call-direct = 246
Issue.Uop.call-indirect = 53
Issue.Uop.ret = 179
Issue.Uop.jump-direct = 201
Issue.Uop.jump-indirect = 16
Issue.Uop.branch = 4204182
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 13
Issue.Uop.roiend = 0

Issue.Integer = 16807823
Issue.Logic = 1431
Issue.FloatingPoint = 2
Issue.Memory = 4203026
Issue.Ctrl = 4204916
Issue.Total = 25217211
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4537
Commit.Uop.add = 8389789
Commit.Uop.sub = 4203787
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205687
Commit.Uop.and = 632
Commit.Uop.or = 66
Commit.Uop.xor = 157
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200147
Commit.Uop.store = 1368
Commit.Uop.call-direct = 101
Commit.Uop.call-indirect = 42
Commit.Uop.ret = 138
Commit.Uop.jump-direct = 71
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203756
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 11
Commit.Uop.roiend = 0

Commit.Integer = 16803821
Commit.Logic = 975
Commit.FloatingPoint = 0
Commit.Memory = 4201515
Commit.Ctrl = 4204146
Commit.Total = 25210468
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 14241
Commit.Branches = 4204146
Commit.DirectBranches = 172
Commit.IndirectBranches = 196
Commit.ConditionalBranches = 4203778
Commit.Mispred = 342
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 55
Commit.MispredConditionalBranches = 287
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25210468
ROB.Writes = 25224774
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 21014185
IQ.Writes = 21019488
IQ.WakeupAccesses = 25217395
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4203026
LSQ.Writes = 4205286
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33612135
RF_Int.Writes = 21009477
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33621789
RAT.IntWrites = 16811028
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4209575
BTB.Hits = 4206983


; Statistics for core 6
[ c6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12595127
fu.IntAdd.Denied = 2634
fu.IntAdd.WaitingTime = 0.000369
fu.IntMult.Accesses = 18
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4208179
fu.Effaddr.Denied = 423
fu.Effaddr.WaitingTime = 8.317e-05
fu.Logic.Accesses = 1516
fu.Logic.Denied = 24
fu.Logic.WaitingTime = 0.02836
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25211231
Dispatch.Stall.spec = 15225
Dispatch.Stall.uopq = 756339
Dispatch.Stall.rob = 103656451
Dispatch.Stall.iq = 47891
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 290199

Commit.Cycles.BandWidth-0 = 12018438
Commit.Cycles.BandWidth-1 = 25842
Commit.Cycles.BandWidth-2 = 2612
Commit.Cycles.BandWidth-3 = 553
Commit.Cycles.BandWidth-4 = 350
Commit.Cycles.BandWidth-5 = 24676
Commit.Cycles.BandWidth-6 = 4171896
Commit.Cycles.BandWidth-7 = 50
Commit.Cycles.BandWidth-8 = 2750

Commit.Stall.used = 2750
Commit.Stall.empty = 82488
Commit.Stall.issued = 393
Commit.Stall.alu = 8396729
Commit.Stall.load = 1083
Commit.Stall.spec_store = 905
Commit.Stall.load_l1 = 2121861
Commit.Stall.spec_store_l1 = 455
Commit.Stall.load_l2 = 1429
Commit.Stall.spec_store_l2 = 239
Commit.Stall.load_llc = 5623395
Commit.Stall.spec_store_llc = 14721
Commit.Stall.store_port = 719
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5297
Dispatch.Uop.add = 8391357
Dispatch.Uop.sub = 4205641
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209790
Dispatch.Uop.and = 1435
Dispatch.Uop.or = 133
Dispatch.Uop.xor = 316
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 212
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202688
Dispatch.Uop.store = 3177
Dispatch.Uop.call-direct = 276
Dispatch.Uop.call-indirect = 75
Dispatch.Uop.ret = 285
Dispatch.Uop.jump-direct = 229
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4205274
Dispatch.Uop.ibranch = 129
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812124
Dispatch.Logic = 2113
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205865
Dispatch.Ctrl = 4206336
Dispatch.Total = 25226456
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 5006
Issue.Uop.add = 8390533
Issue.Uop.sub = 4204594
Issue.Uop.mult = 18
Issue.Uop.div = 5
Issue.Uop.effaddr = 4208179
Issue.Uop.and = 1028
Issue.Uop.or = 88
Issue.Uop.xor = 240
Issue.Uop.not = 5
Issue.Uop.shift = 147
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201381
Issue.Uop.store = 1915
Issue.Uop.call-direct = 261
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 193
Issue.Uop.jump-direct = 215
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4204280
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808335
Issue.Logic = 1516
Issue.FloatingPoint = 2
Issue.Memory = 4203296
Issue.Ctrl = 4205059
Issue.Total = 25218224
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15225
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 377
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 317
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4209879
BTB.Hits = 4207186


; Statistics for core 6 - thread 0
[ c6t0 ]

Number of committed instructions: 16809336
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5297
Dispatch.Uop.add = 8391357
Dispatch.Uop.sub = 4205641
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209790
Dispatch.Uop.and = 1435
Dispatch.Uop.or = 133
Dispatch.Uop.xor = 316
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 212
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202688
Dispatch.Uop.store = 3177
Dispatch.Uop.call-direct = 276
Dispatch.Uop.call-indirect = 75
Dispatch.Uop.ret = 285
Dispatch.Uop.jump-direct = 229
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4205274
Dispatch.Uop.ibranch = 129
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812124
Dispatch.Logic = 2113
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205865
Dispatch.Ctrl = 4206336
Dispatch.Total = 25226456
Dispatch.IPC = 1.553
Dispatch.DutyCycle = 0.1941

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 5006
Issue.Uop.add = 8390533
Issue.Uop.sub = 4204594
Issue.Uop.mult = 18
Issue.Uop.div = 5
Issue.Uop.effaddr = 4208179
Issue.Uop.and = 1028
Issue.Uop.or = 88
Issue.Uop.xor = 240
Issue.Uop.not = 5
Issue.Uop.shift = 147
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201381
Issue.Uop.store = 1915
Issue.Uop.call-direct = 261
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 193
Issue.Uop.jump-direct = 215
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4204280
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808335
Issue.Logic = 1516
Issue.FloatingPoint = 2
Issue.Memory = 4203296
Issue.Ctrl = 4205059
Issue.Total = 25218224
Issue.IPC = 1.552
Issue.DutyCycle = 0.194

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.552
Commit.DutyCycle = 0.194

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15225
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 377
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 317
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25211231
ROB.Writes = 25226456
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 21014928
IQ.Writes = 21020591
IQ.WakeupAccesses = 25218404
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4203296
LSQ.Writes = 4205865
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33613205
RF_Int.Writes = 21010166
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33623771
RAT.IntWrites = 16812108
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4209879
BTB.Hits = 4207186


; Statistics for core 7
[ c7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12572278
fu.IntAdd.Denied = 2486
fu.IntAdd.WaitingTime = 0.0003667
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4199427
fu.Effaddr.Denied = 298
fu.Effaddr.WaitingTime = 5.882e-05
fu.Logic.Accesses = 1252
fu.Logic.Denied = 21
fu.Logic.WaitingTime = 0.03115
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25164513
Dispatch.Stall.spec = 11435
Dispatch.Stall.uopq = 292105
Dispatch.Stall.rob = 104461606
Dispatch.Stall.iq = 47677
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 12026289
Commit.Cycles.BandWidth-1 = 25917
Commit.Cycles.BandWidth-2 = 2474
Commit.Cycles.BandWidth-3 = 398
Commit.Cycles.BandWidth-4 = 280
Commit.Cycles.BandWidth-5 = 25065
Commit.Cycles.BandWidth-6 = 4164065
Commit.Cycles.BandWidth-7 = 37
Commit.Cycles.BandWidth-8 = 2642

Commit.Stall.used = 2642
Commit.Stall.empty = 23655
Commit.Stall.issued = 294
Commit.Stall.alu = 8381412
Commit.Stall.load = 748
Commit.Stall.spec_store = 707
Commit.Stall.load_l1 = 2317627
Commit.Stall.spec_store_l1 = 237
Commit.Stall.load_l2 = 1288
Commit.Stall.spec_store_l2 = 126
Commit.Stall.load_llc = 5512689
Commit.Stall.spec_store_llc = 5158
Commit.Stall.store_port = 584
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5083
Dispatch.Uop.add = 8376091
Dispatch.Uop.sub = 4197624
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4200640
Dispatch.Uop.and = 1152
Dispatch.Uop.or = 116
Dispatch.Uop.xor = 272
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 197
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4194225
Dispatch.Uop.store = 2275
Dispatch.Uop.call-direct = 210
Dispatch.Uop.call-indirect = 41
Dispatch.Uop.ret = 225
Dispatch.Uop.jump-direct = 181
Dispatch.Uop.jump-indirect = 67
Dispatch.Uop.branch = 4197383
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16779474
Dispatch.Logic = 1752
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4196500
Dispatch.Ctrl = 4198209
Dispatch.Total = 25175948
Dispatch.IPC = 1.55
Dispatch.DutyCycle = 0.1937

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4826
Issue.Uop.add = 8375485
Issue.Uop.sub = 4196793
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4199427
Issue.Uop.and = 837
Issue.Uop.or = 74
Issue.Uop.xor = 196
Issue.Uop.not = 4
Issue.Uop.shift = 134
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4193316
Issue.Uop.store = 1453
Issue.Uop.call-direct = 198
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 148
Issue.Uop.jump-direct = 167
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4196614
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16776552
Issue.Logic = 1252
Issue.FloatingPoint = 2
Issue.Memory = 4194769
Issue.Ctrl = 4197214
Issue.Total = 25169800
Issue.IPC = 1.549
Issue.DutyCycle = 0.1936

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8374870
Commit.Uop.sub = 4196179
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4197760
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4192455
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4196219
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16773296
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4193590
Commit.Ctrl = 4196533
Commit.Total = 25164289
Commit.IPC = 1.549
Commit.DutyCycle = 0.1936

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11435
Commit.Branches = 4196533
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4196240
Commit.Mispred = 267
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 226
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4201050
BTB.Hits = 4198887


; Statistics for core 7 - thread 0
[ c7t0 ]

Number of committed instructions: 16778368
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5083
Dispatch.Uop.add = 8376091
Dispatch.Uop.sub = 4197624
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4200640
Dispatch.Uop.and = 1152
Dispatch.Uop.or = 116
Dispatch.Uop.xor = 272
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 197
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4194225
Dispatch.Uop.store = 2275
Dispatch.Uop.call-direct = 210
Dispatch.Uop.call-indirect = 41
Dispatch.Uop.ret = 225
Dispatch.Uop.jump-direct = 181
Dispatch.Uop.jump-indirect = 67
Dispatch.Uop.branch = 4197383
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16779474
Dispatch.Logic = 1752
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4196500
Dispatch.Ctrl = 4198209
Dispatch.Total = 25175948
Dispatch.IPC = 1.55
Dispatch.DutyCycle = 0.1937

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4826
Issue.Uop.add = 8375485
Issue.Uop.sub = 4196793
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4199427
Issue.Uop.and = 837
Issue.Uop.or = 74
Issue.Uop.xor = 196
Issue.Uop.not = 4
Issue.Uop.shift = 134
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4193316
Issue.Uop.store = 1453
Issue.Uop.call-direct = 198
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 148
Issue.Uop.jump-direct = 167
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4196614
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16776552
Issue.Logic = 1252
Issue.FloatingPoint = 2
Issue.Memory = 4194769
Issue.Ctrl = 4197214
Issue.Total = 25169800
Issue.IPC = 1.549
Issue.DutyCycle = 0.1936

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8374870
Commit.Uop.sub = 4196179
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4197760
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4192455
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4196219
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16773296
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4193590
Commit.Ctrl = 4196533
Commit.Total = 25164289
Commit.IPC = 1.549
Commit.DutyCycle = 0.1936

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11435
Commit.Branches = 4196533
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4196240
Commit.Mispred = 267
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 226
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25164289
ROB.Writes = 25175948
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20975031
IQ.Writes = 20979448
IQ.WakeupAccesses = 25170000
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4194769
LSQ.Writes = 4196500
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33549592
RF_Int.Writes = 20970350
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33557402
RAT.IntWrites = 16778476
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4201050
BTB.Hits = 4198887

