$date
	Mon Apr 10 01:09:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 3 ! y [2:0] $end
$upscope $end
$scope module testbench $end
$var reg 7 " x [6:0] $end
$upscope $end
$scope module testbench $end
$var reg 3 # ym [2:0] $end
$upscope $end
$scope module testbench $end
$var reg 2 $ sm [1:0] $end
$upscope $end
$scope module testbench $end
$var wire 1 % zm $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
b0 $
b0 #
b0 "
b0 !
$end
#10
0%
b10 !
b1 $
b100001 "
#20
b10 $
b1000010 "
#30
b100 !
b11 $
b1100011 "
#40
b1 !
b0 $
b1 #
b100 "
#50
1%
b11 !
b1 $
b100101 "
#60
0%
b101 !
b10 $
b1110110 "
#70
b110 !
b11 $
b1110111 "
#80
b100 !
b0 $
b10 #
b1111000 "
#90
1%
b1 $
#100
0%
b10 $
#110
b11 $
#120
b0 $
b11 #
#130
b1 $
#140
1%
b10 $
#150
0%
b11 $
#160
b0 $
b100 #
#170
1%
b1 $
#180
0%
b10 $
#190
b11 $
#200
b0 $
b101 #
#210
b1 $
#220
1%
b10 $
#230
0%
b11 $
#240
b0 $
b110 #
#250
b1 $
#260
1%
b10 $
#270
0%
b11 $
#280
b0 $
b111 #
#290
b1 $
#300
b10 $
#310
1%
b11 $
#320
