
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119995                       # Number of seconds simulated
sim_ticks                                119994572964                       # Number of ticks simulated
final_tick                               1177853394277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66258                       # Simulator instruction rate (inst/s)
host_op_rate                                    83685                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3603499                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891616                       # Number of bytes of host memory used
host_seconds                                 33299.46                       # Real time elapsed on the host
sim_insts                                  2206349497                       # Number of instructions simulated
sim_ops                                    2786659547                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2407040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2598016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5008000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1016576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1016576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18805                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20297                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39125                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7942                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7942                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20059574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21651113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41735221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13867                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              24534                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8471850                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8471850                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8471850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20059574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21651113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50207071                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144051109                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19088735                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933083                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9403035                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672358                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87887                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104492725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128050121                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110160                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27190607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263388                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5374063                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105410                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141355850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114165243     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2781541      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365676      1.67%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382094      1.69%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264067      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125882      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779003      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980651      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13511693      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141355850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160903                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.888921                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103320525                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6791131                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841932                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110264                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291989                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730218                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6468                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154450836                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51195                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291989                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103837055                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4213385                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1411486                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425609                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176318                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153000777                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1833                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623950                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        24371                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214068510                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713138777                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713138777                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45809285                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33484                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17462                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3811969                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7898009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310484                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693668                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149139642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139216685                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107524                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25189740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57073495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1440                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141355850                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.984867                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582782                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83959556     59.40%     59.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23737104     16.79%     76.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960637      8.46%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807774      5.52%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906177      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706901      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064093      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117650      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95958      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141355850                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976189     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156444     11.99%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172404     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114981601     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013159      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362925     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842978      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139216685                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966440                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305037                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009374                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421201781                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174363547                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135102504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140521722                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202799                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974397                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156339                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291989                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3513008                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255342                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149173126                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186526                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7898009                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17462                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13137                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151011                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235458                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136841965                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112525                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374720                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953897                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294990                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841372                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.949954                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135108683                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135102504                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81534774                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221191142                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937879                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368617                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26759660                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957930                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137063861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87966836     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22500913     16.42%     80.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10812495      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818134      3.52%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766488      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1534666      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1558882      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094539      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3010908      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137063861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3010908                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283234529                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302655390                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2695259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.440511                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.440511                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694198                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694198                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618386379                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186428750                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145823648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144051109                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23728133                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19230259                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2056732                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9549725                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9103944                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2536906                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91185                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103470590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130621273                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23728133                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11640850                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28538855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6686736                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3250376                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12075554                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1660173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139844125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111305270     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2683523      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2045954      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5022061      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1131672      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1623304      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225670      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          771826      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14034845     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139844125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164720                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906770                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102254303                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4836014                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28098389                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113392                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4542018                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4094263                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42290                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157604789                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78618                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4542018                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103122142                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1338072                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2017362                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27334388                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1490135                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155984896                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20654                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        274321                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       611412                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       166610                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219138561                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726518665                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726518665                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172875197                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46263341                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37869                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21124                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5057733                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15070935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7340913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       127315                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1633900                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153215626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142269858                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192591                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28026906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60823152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4361                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139844125                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017346                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80262391     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25029629     17.90%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11703539      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8578913      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7630858      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3026381      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2996616      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       465005      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150793      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139844125                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         571787     68.65%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117462     14.10%     82.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143636     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119412717     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2138254      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16745      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13431154      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7270988      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142269858                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.987635                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             832885                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425409315                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181280848                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138691190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143102743                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       350558                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3693648                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1084                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          463                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225513                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4542018                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         817598                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92207                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153253479                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15070935                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7340913                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21107                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          463                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1117123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2292652                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139708079                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12906795                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2561777                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20176037                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19841694                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7269242                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.969851                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138873654                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138691190                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83201183                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230521408                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962792                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360926                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101276357                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124376853                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28878214                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2059843                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135302107                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692781                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84292039     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23867343     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10515968      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5509521      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4391773      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1578385      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1342250      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1002130      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2802698      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135302107                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101276357                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124376853                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18492684                       # Number of memory references committed
system.switch_cpus1.commit.loads             11377284                       # Number of loads committed
system.switch_cpus1.commit.membars              16746                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17870547                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112068011                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2532072                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2802698                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285754476                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311052428                       # The number of ROB writes
system.switch_cpus1.timesIdled                  71895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4206984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101276357                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124376853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101276357                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.422357                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.422357                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.703059                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.703059                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       629957482                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193184858                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147405628                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33492                       # number of misc regfile writes
system.l20.replacements                         18815                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686859                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27007                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.432629                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.462318                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.681169                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5454.680236                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2725.176277                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001033                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000449                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665855                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.332663                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79189                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18866                       # number of Writeback hits
system.l20.Writeback_hits::total                18866                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79189                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79189                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79189                       # number of overall hits
system.l20.overall_hits::total                  79189                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18805                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18815                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18805                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18815                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18805                       # number of overall misses
system.l20.overall_misses::total                18815                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2036904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4383027787                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4385064691                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2036904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4383027787                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4385064691                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2036904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4383027787                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4385064691                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97994                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98004                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18866                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18866                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97994                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98004                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97994                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98004                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191900                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191982                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191900                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191982                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191900                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191982                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 203690.400000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 233077.787131                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 233062.168004                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 203690.400000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 233077.787131                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 233062.168004                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 203690.400000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 233077.787131                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 233062.168004                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4316                       # number of writebacks
system.l20.writebacks::total                     4316                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18805                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18815                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18805                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18815                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18805                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18815                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1438871                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3255258246                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3256697117                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1438871                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3255258246                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3256697117                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1438871                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3255258246                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3256697117                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191900                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191982                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191900                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191982                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191900                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191982                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 143887.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173105.995533                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173090.465958                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 143887.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173105.995533                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173090.465958                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 143887.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173105.995533                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173090.465958                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20311                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          740621                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28503                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.983967                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.466889                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.230726                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3508.876471                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4471.425914                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024959                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000883                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.428330                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.545828                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53664                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53664                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20014                       # number of Writeback hits
system.l21.Writeback_hits::total                20014                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53664                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53664                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53664                       # number of overall hits
system.l21.overall_hits::total                  53664                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20297                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20310                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20297                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20310                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20297                       # number of overall misses
system.l21.overall_misses::total                20310                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3177513                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5469776217                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5472953730                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3177513                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5469776217                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5472953730                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3177513                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5469776217                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5472953730                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73961                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73974                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20014                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20014                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73961                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73974                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73961                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73974                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.274428                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274556                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274428                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274556                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274428                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274556                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 244424.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 269486.929940                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 269470.887740                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 244424.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 269486.929940                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 269470.887740                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 244424.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 269486.929940                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 269470.887740                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3626                       # number of writebacks
system.l21.writebacks::total                     3626                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20297                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20310                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20297                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20310                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20297                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20310                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2395081                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4250484975                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4252880056                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2395081                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4250484975                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4252880056                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2395081                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4250484975                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4252880056                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274428                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274556                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274428                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274556                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274428                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274556                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       184237                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 209414.444253                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 209398.328705                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       184237                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 209414.444253                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 209398.328705                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       184237                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 209414.444253                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 209398.328705                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.921884                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113061                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.565455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.921884                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881285                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105400                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105400                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105400                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105400                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105400                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105400                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2224904                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2224904                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2224904                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2224904                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2224904                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2224904                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105410                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 222490.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 222490.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 222490.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 222490.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 222490.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 222490.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2119904                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2119904                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2119904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2119904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2119904                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2119904                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 211990.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 211990.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 211990.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 211990.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 211990.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 211990.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97994                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191222519                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98250                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1946.285181                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496624                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503376                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958174                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17081                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17081                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18667594                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18667594                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18667594                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18667594                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407203                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407203                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407308                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407308                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407308                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407308                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42881987743                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42881987743                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12298834                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12298834                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42894286577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42894286577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42894286577                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42894286577                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074902                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035828                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021353                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021353                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021353                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021353                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105308.624305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105308.624305                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 117131.752381                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 117131.752381                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105311.672192                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105311.672192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105311.672192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105311.672192                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18866                       # number of writebacks
system.cpu0.dcache.writebacks::total            18866                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309209                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309314                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309314                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97994                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97994                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97994                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97994                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9790640590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9790640590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9790640590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9790640590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9790640590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9790640590                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005137                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005137                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005137                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005137                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99910.612793                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99910.612793                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99910.612793                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99910.612793                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99910.612793                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99910.612793                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996188                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017156292                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050718.330645                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996188                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12075537                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12075537                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12075537                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12075537                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12075537                       # number of overall hits
system.cpu1.icache.overall_hits::total       12075537                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4134911                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4134911                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4134911                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4134911                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4134911                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4134911                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12075554                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12075554                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12075554                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12075554                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12075554                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12075554                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 243230.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 243230.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 243230.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 243230.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 243230.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 243230.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3285413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3285413                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3285413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3285413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3285413                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3285413                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 252724.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 252724.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 252724.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 252724.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 252724.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 252724.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73961                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180568447                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74217                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2432.979600                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.734464                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.265536                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901306                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098694                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9715377                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9715377                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7081909                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7081909                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20855                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20855                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16746                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16746                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16797286                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16797286                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16797286                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16797286                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179535                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179535                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179535                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179535                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179535                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179535                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23984842845                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23984842845                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23984842845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23984842845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23984842845                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23984842845                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9894912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9894912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7081909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7081909                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16976821                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16976821                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16976821                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16976821                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018144                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010575                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010575                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010575                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010575                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 133594.245384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 133594.245384                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133594.245384                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133594.245384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133594.245384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133594.245384                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20014                       # number of writebacks
system.cpu1.dcache.writebacks::total            20014                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105574                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105574                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105574                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105574                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105574                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73961                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73961                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9148779010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9148779010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9148779010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9148779010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9148779010                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9148779010                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123697.340625                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 123697.340625                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 123697.340625                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123697.340625                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 123697.340625                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123697.340625                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
