cpu_to_be32	,	F_13
MC_ARB_DRAM_TIMING	,	V_163
mclk730	,	V_79
mpll_func_cntl	,	V_60
MPLL_HILEN_MASK	,	V_70
TCI_DLL_CNTL	,	V_94
MRDCKE_RESET	,	V_121
radeon_atom_get_clock_dividers	,	F_3
radeon_ps	,	V_137
ASIC_INTERNAL_MEMORY_SS	,	V_77
aT	,	V_146
a_t	,	V_141
state	,	V_151
rv7xx_ps	,	V_139
rv7xx_power_info	,	V_5
vMPLL_FUNC_CNTL	,	V_83
SPLL_RESET	,	V_133
MRDCKA_SLEEP	,	V_125
CG_MPLL_FUNC_CNTL	,	V_95
vMPLL_SS2	,	V_87
do_div	,	F_4
mpll_func_cntl2	,	V_62
cg_spll_func_cntl	,	V_12
mpll_func_cntl3	,	V_64
ATOM_PPLIB_R600_FLAGS_PCIEGEN2	,	V_150
bSP	,	V_147
CG_TCI_MPLL_SPREAD_SPECTRUM	,	V_98
MRDCKG_SLEEP	,	V_131
ref_div	,	V_28
arb_refresh_rate	,	V_152
sclk_ss	,	V_38
mpll	,	V_78
RREG32	,	F_20
result	,	V_176
ASIC_INTERNAL_ENGINE_SS	,	V_42
mclk_ss	,	V_76
rv770_populate_mvdd_value	,	F_24
MPLL_FB_DIV	,	F_18
dll_cntl	,	V_59
rdev	,	V_2
reference_freq	,	V_22
MRDCKD_RESET	,	V_120
ss	,	V_40
vMCLK_PWRMGT_CNTL	,	V_80
PPSMC_Result	,	T_6
u8	,	V_188
SPLL_LOLEN_MASK	,	V_33
clk_regs	,	V_10
i	,	V_180
rv730	,	V_11
COMPUTE_MEMORY_PLL_PARAM	,	V_67
MRDCKF_SLEEP	,	V_130
mc4_io_pad_cntl	,	V_181
sclk_value	,	V_50
mclk_pwrmgt_cntl	,	V_58
GENERAL_PWRMGT	,	V_174
SCLK_PWRMGT_CNTL	,	V_171
reference_clock	,	V_20
SPLL_BYPASS_EN	,	V_134
vCG_SPLL_FUNC_CNTL	,	V_51
MCLK_MUX_SEL	,	F_23
MRDCKE_SLEEP	,	V_129
initial_state	,	V_140
radeon_device	,	V_1
MC4_IO_QS_PAD_CNTL_D0_I1	,	V_187
spll_func_cntl	,	V_9
acpi_vddc	,	V_105
radeon_state	,	V_138
POWERMODE2_MASK	,	V_159
"Could not force DPM to low\n"	,	L_1
SCLK_MUX_SEL	,	F_8
MC4_IO_DQ_PAD_CNTL_D0_I0	,	V_182
MC4_IO_DQ_PAD_CNTL_D0_I1	,	V_184
MPLL_HILEN	,	F_16
MC4_IO_QS_PAD_CNTL_D0_I0	,	V_185
vco_freq	,	V_41
ret	,	V_26
MRDCKA_RESET	,	V_117
SPLL_FB_DIV	,	F_9
MPLL_SLEEP	,	V_115
SPLL_HILEN_MASK	,	V_32
rv770_get_pi	,	F_2
spll	,	V_21
COMPUTE_ENGINE_PLL_PARAM	,	V_27
rv770_get_ps	,	F_26
vCG_SPLL_SPREAD_SPECTRUM	,	V_54
vCG_SPLL_FUNC_CNTL_2	,	V_52
vCG_SPLL_FUNC_CNTL_3	,	V_53
CG_SPLL_FUNC_CNTL	,	V_88
mpll_func_cntl_3	,	V_63
mpll_func_cntl_2	,	V_61
rv730_populate_smc_initial_state	,	F_25
old_dram_timing2	,	V_156
WREG32	,	F_36
TCI_MCLK_PWRMGT_CNTL	,	V_93
rv770_populate_vddc_value	,	F_22
medium	,	V_161
MPLL_REF_DIV	,	F_15
MRDCKC_SLEEP	,	V_127
old_dram_timing	,	V_155
rate	,	V_44
SPLL_DIVEN	,	V_31
dram_timing	,	V_153
odt_value_1	,	V_186
odt_value_0	,	V_183
POWERMODE1	,	F_32
POWERMODE3	,	F_35
POWERMODE2	,	F_34
pcie_gen2	,	V_109
seqValue	,	V_145
MRDCKB_SLEEP	,	V_126
mpll_ss	,	V_65
rv730_read_clock_registers	,	F_19
POWERMODE1_MASK	,	V_158
DRM_DEBUG	,	F_42
vMPLL_FUNC_CNTL3	,	V_85
vMPLL_FUNC_CNTL2	,	V_84
rv770_calculate_memory_refresh_rate	,	F_33
MC_ARB_RFSH_RATE	,	V_157
CLK_V_MASK	,	V_49
MPLL_PWRMGT_OFF	,	V_173
MRDCKB_RESET	,	V_118
atom_clock_dividers	,	V_7
RV770_SMC_STATETABLE	,	T_5
tmp	,	V_19
rv730_program_dcodt	,	F_43
rv730_start_dpm	,	F_38
MRDCKH_RESET	,	V_124
CG_R	,	F_29
CG_TCI_MPLL_SPREAD_SPECTRUM_2	,	V_99
enable_post_div	,	V_29
radeon_atom_set_engine_dram_timings	,	F_37
MC_ARB_DRAM_TIMING2_2	,	V_168
ACPIState	,	V_101
MC_ARB_DRAM_TIMING2_1	,	V_170
fb_div	,	V_73
CG_L	,	F_30
SSEN	,	V_48
MC_ARB_DRAM_TIMING2_3	,	V_166
CG_SPLL_SPREAD_SPECTRUM_2	,	V_92
clk_s	,	V_43
vCG_SPLL_SPREAD_SPECTRUM_2	,	V_55
gen2PCIE	,	V_108
MRDCKD_SLEEP	,	V_128
clk_v	,	V_45
MPLL_RESET	,	V_113
SPLL_REF_DIV	,	F_5
MPLL_REF_DIV_MASK	,	V_69
CG_SPLL_FUNC_CNTL_2	,	V_89
CG_SPLL_FUNC_CNTL_3	,	V_90
initialState	,	V_102
post_divider	,	V_24
flags	,	V_103
spll_func_cntl_3	,	V_15
boot_in_gen2	,	V_149
CG_SPLL_SPREAD_SPECTRUM	,	V_91
post_div	,	V_30
low	,	V_142
spll_func_cntl_2	,	V_13
MPLL_DIVEN	,	V_68
dram_timing2	,	V_154
LPRV7XX_SMC_MCLK_VALUE	,	T_4
arbValue	,	V_143
table	,	V_100
vMPLL_SS	,	V_86
rv770_get_seq_value	,	F_27
PPSMC_Result_OK	,	V_178
rv730_get_odt_values	,	F_44
cg_spll_func_cntl_2	,	V_14
GLOBAL_PWRMGT_EN	,	V_175
cg_spll_func_cntl_3	,	V_16
radeon_atombios_get_asic_ss_info	,	F_10
SPLL_REF_DIV_MASK	,	V_34
MRDCKC_RESET	,	V_119
levels	,	V_106
engine_clock	,	V_3
SPLL_FB_DIV_MASK	,	V_36
CLK_S	,	F_11
PPSMC_SWSTATE_FLAG_DC	,	V_104
CLK_V	,	F_12
MPLL_BYPASS_EN	,	V_114
cg_spll_spread_spectrum	,	V_17
vDLL_CNTL	,	V_81
PPSMC_MSG_TwoLevelsDisabled	,	V_177
CG_MPLL_FUNC_CNTL_2	,	V_96
CG_MPLL_FUNC_CNTL_3	,	V_97
RV770_SMC_SCLK_VALUE	,	T_2
MC_ARB_DRAM_TIMING_2	,	V_167
MC_CG_ARB_FREQ_F0	,	V_144
MC_ARB_DRAM_TIMING_1	,	V_169
high	,	V_162
u32	,	T_1
percentage	,	V_46
MC_ARB_DRAM_TIMING_3	,	V_165
vddc	,	V_107
MRDCKH_SLEEP	,	V_132
acpi_pcie_gen2	,	V_110
fbdiv	,	V_25
SPLL_SLEEP	,	V_135
SPLL_LOLEN	,	F_7
POWERMODE3_MASK	,	V_160
mclk	,	V_57
use_dcodt	,	V_179
rv730_populate_sclk_value	,	F_1
SPLL_HILEN	,	F_6
WREG32_P	,	F_39
MPLL_LOLEN	,	F_17
reference_divider	,	V_23
gen2XSP	,	V_111
MC_ARB_DRAM_TIMING2	,	V_164
rv730_program_memory_timing_parameters	,	F_31
rv730_populate_smc_acpi_state	,	F_21
rv730_populate_mclk_value	,	F_14
rv730_stop_dpm	,	F_40
dsp	,	V_148
rv770_populate_initial_mvdd_value	,	F_28
min_vddc_in_table	,	V_112
CLK_S_MASK	,	V_47
MCLK_MUX_SEL_MASK	,	V_116
radeon_atom_ss	,	V_39
dividers	,	V_8
enable_dithen	,	V_74
MPLL_LOLEN_MASK	,	V_71
MPLL_FB_DIV_MASK	,	V_72
cg_spll_spread_spectrum_2	,	V_18
mvdd	,	V_136
MRDCKG_RESET	,	V_123
SCLK_PWRMGT_OFF	,	V_172
MRDCKF_RESET	,	V_122
rv770_send_msg_to_smc	,	F_41
SCLK_MUX_SEL_MASK	,	V_35
SPLL_DITHEN	,	V_37
u64	,	T_3
mpll_ss2	,	V_66
MPLL_DITHEN	,	V_75
pi	,	V_6
memory_clock	,	V_56
mclk_value	,	V_82
sclk	,	V_4
