#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep  9 09:16:15 2021
# Process ID: 173568
# Current directory: C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1
# Command line: vivado.exe -log design_1_fit_timer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fit_timer_0_0.tcl
# Log file: C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1/design_1_fit_timer_0_0.vds
# Journal file: C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fit_timer_0_0.tcl -notrace
Command: synth_design -top design_1_fit_timer_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 171572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.887 ; gain = 97.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fit_timer_0_0' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/synth/design_1_fit_timer_0_0.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NO_CLOCKS bound to: 20000000 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FIT_timer' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:399' bound to instance 'U0' of component 'fit_timer' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/synth/design_1_fit_timer_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FIT_timer' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NO_CLOCKS bound to: 20000000 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (1#1) [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (1#1) [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (1#1) [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:716]
INFO: [Synth 8-256] done synthesizing module 'FIT_timer' (2#1) [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'design_1_fit_timer_0_0' (3#1) [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/synth/design_1_fit_timer_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 473.273 ; gain = 154.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 473.273 ; gain = 154.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 473.273 ; gain = 154.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ip/design_1_fit_timer_0_0/design_1_fit_timer_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.887 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 831.266 ; gain = 1.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divide_part 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Divide_part__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[2].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[3].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[4].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[5].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[6].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[7].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[8].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[9].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.srcs/sources_1/bd/design_1/ipshared/0e41/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT3   |    24|
|2     |LUT4   |     1|
|3     |SRL16E |     9|
|4     |FDRE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------------+------+
|      |Instance                              |Module                        |Cells |
+------+--------------------------------------+------------------------------+------+
|1     |top                                   |                              |    51|
|2     |  U0                                  |FIT_timer                     |    51|
|3     |    \Using_SRL16s.SRL16s[1].Divide_I  |Divide_part                   |    12|
|4     |    \Using_SRL16s.SRL16s[2].Divide_I  |Divide_part__parameterized0   |     5|
|5     |    \Using_SRL16s.SRL16s[3].Divide_I  |Divide_part__parameterized1   |     5|
|6     |    \Using_SRL16s.SRL16s[4].Divide_I  |Divide_part__parameterized1_0 |     5|
|7     |    \Using_SRL16s.SRL16s[5].Divide_I  |Divide_part__parameterized1_1 |     5|
|8     |    \Using_SRL16s.SRL16s[6].Divide_I  |Divide_part__parameterized1_2 |     5|
|9     |    \Using_SRL16s.SRL16s[7].Divide_I  |Divide_part__parameterized1_3 |     5|
|10    |    \Using_SRL16s.SRL16s[8].Divide_I  |Divide_part__parameterized1_4 |     5|
|11    |    \Using_SRL16s.SRL16s[9].Divide_I  |Divide_part__parameterized1_5 |     4|
+------+--------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 831.266 ; gain = 512.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 831.266 ; gain = 154.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 831.266 ; gain = 512.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 836.211 ; gain = 527.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 836.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1/design_1_fit_timer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fit_timer_0_0, cache-ID = 63a9ab199bbaac73
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TEMP/INF3610/2020847_2028284/LAB1/LAB1.runs/design_1_fit_timer_0_0_synth_1/design_1_fit_timer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fit_timer_0_0_utilization_synth.rpt -pb design_1_fit_timer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  9 09:16:50 2021...
