// Seed: 4081429327
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd79,
    parameter id_3 = 32'd88,
    parameter id_9 = 32'd64
) (
    id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  input wire _id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  logic [-1 'b0 : id_3] id_7;
  assign id_5 = id_2;
  wire id_8;
  wire [id_2 : -1] _id_9;
  wire id_10;
  logic [-1  -  id_9 : 1 'h0] id_11;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_6
  );
  assign id_10 = id_7;
endmodule
