<stg><name>computeP2</name>


<trans_list>

<trans id="391" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="17" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5511" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5511" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="22" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="26" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="31" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="32" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="35" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="36" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %oil_space, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %oil_space

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P1, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %P1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P2, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %P2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="64">
<![CDATA[
:7 %vec = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="64">
<![CDATA[
:8 %tempt = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempt"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="64">
<![CDATA[
:9 %vec_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln14 = br void

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln14, void, i6 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1 %p1_counter = phi i12 %p1_counter_2, void, i12 0, void

]]></Node>
<StgValue><ssdm name="p1_counter"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln14 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="6">
<![CDATA[
:3 %zext_ln14 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln14 = icmp_eq  i6 %i, i6 56

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln14 = br i1 %icmp_ln14, void %.split18, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="12">
<![CDATA[
.split18:1 %empty_39 = trunc i12 %p1_counter

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="11" op_2_bw="6">
<![CDATA[
.split18:2 %p_shl2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %empty_39, i6 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.split18:3 %p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p1_counter, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="14">
<![CDATA[
.split18:4 %p_shl3_cast = zext i14 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split18:5 %mul = sub i17 %p_shl2, i17 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split18:6 %p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
.split18:7 %p_shl_cast = zext i9 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split18:8 %p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="7">
<![CDATA[
.split18:9 %p_shl1_cast = zext i7 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:10 %empty_40 = sub i10 %p_shl_cast, i10 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split18:11 %sub_ln23 = sub i6 56, i6 %i

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="6">
<![CDATA[
.split18:12 %zext_ln18 = zext i6 %sub_ln23

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split18:13 %br_ln18 = br void

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln29 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j = phi i3 %add_ln18, void %add_vectors.exit, i3 0, void %.split18

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln18 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="3">
<![CDATA[
:2 %zext_ln18_1 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln18 = icmp_eq  i3 %j, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln18 = br i1 %icmp_ln18, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.split16:1 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %j, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split16:2 %shl_ln23_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln23_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="6">
<![CDATA[
.split16:3 %zext_ln23 = zext i6 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split16:4 %sub_ln23_1 = sub i9 %shl_ln, i9 %zext_ln23

]]></Node>
<StgValue><ssdm name="sub_ln23_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split16:5 %add_ln23 = add i9 %sub_ln23_1, i9 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="17" op_4_bw="9" op_5_bw="6" op_6_bw="5">
<![CDATA[
.split16:6 %call_ln23 = call void @linear_combination, i8 %P1, i8 %oil_space, i17 %mul, i9 %add_ln23, i6 %sub_ln23, i5 %vec

]]></Node>
<StgValue><ssdm name="call_ln23"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split16:7 %add_ln24 = add i10 %zext_ln18_1, i10 %empty_40

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="10">
<![CDATA[
.split16:8 %trunc_ln24 = trunc i10 %add_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.split16:9 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln24, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split16:10 %shl_ln24_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln24, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln24_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="12">
<![CDATA[
.split16:11 %sext_ln24 = sext i12 %shl_ln24_1

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split16:12 %sub_ln24 = sub i15 %shl_ln1, i15 %sext_ln24

]]></Node>
<StgValue><ssdm name="sub_ln24"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %p1_counter_2 = add i12 %zext_ln18, i12 %p1_counter

]]></Node>
<StgValue><ssdm name="p1_counter_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="17" op_4_bw="9" op_5_bw="6" op_6_bw="5">
<![CDATA[
.split16:6 %call_ln23 = call void @linear_combination, i8 %P1, i8 %oil_space, i17 %mul, i9 %add_ln23, i6 %sub_ln23, i5 %vec

]]></Node>
<StgValue><ssdm name="call_ln23"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split16:13 %br_ln117 = br void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i6 %add_ln117, void %.split.i, i6 0, void %.split16

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="6">
<![CDATA[
:1 %zext_ln117 = zext i6 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="6">
<![CDATA[
:2 %zext_ln117_1 = zext i6 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln117 = icmp_eq  i6 %i_6, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln117 = br i1 %icmp_ln117, void %.split.i, void %add_vectors.exit

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:0 %add_ln117 = add i6 %i_6, i6 4

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.i:2 %add_ln119 = add i15 %zext_ln117_1, i15 %sub_ln24

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="15">
<![CDATA[
.split.i:3 %zext_ln119 = zext i15 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:4 %temp_addr_1 = getelementptr i5 %temp, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="15">
<![CDATA[
.split.i:5 %temp_load_1 = load i15 %temp_addr_1

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:7 %vec_addr = getelementptr i5 %vec, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="vec_addr"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="6">
<![CDATA[
.split.i:8 %vec_load = load i6 %vec_addr

]]></Node>
<StgValue><ssdm name="vec_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:14 %or_ln117 = or i6 %i_6, i6 1

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="6">
<![CDATA[
.split.i:15 %zext_ln119_3 = zext i6 %or_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_3"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="6">
<![CDATA[
.split.i:16 %zext_ln119_4 = zext i6 %or_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_4"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.i:17 %add_ln119_2 = add i15 %zext_ln119_4, i15 %sub_ln24

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="15">
<![CDATA[
.split.i:18 %zext_ln119_5 = zext i15 %add_ln119_2

]]></Node>
<StgValue><ssdm name="zext_ln119_5"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:19 %temp_addr_2 = getelementptr i5 %temp, i64 0, i64 %zext_ln119_5

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="15">
<![CDATA[
.split.i:20 %temp_load_2 = load i15 %temp_addr_2

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:22 %vec_addr_1 = getelementptr i5 %vec, i64 0, i64 %zext_ln119_3

]]></Node>
<StgValue><ssdm name="vec_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="6">
<![CDATA[
.split.i:23 %vec_load_1 = load i6 %vec_addr_1

]]></Node>
<StgValue><ssdm name="vec_load_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
add_vectors.exit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="15">
<![CDATA[
.split.i:5 %temp_load_1 = load i15 %temp_addr_1

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="5">
<![CDATA[
.split.i:6 %zext_ln119_1 = zext i5 %temp_load_1

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="6">
<![CDATA[
.split.i:8 %vec_load = load i6 %vec_addr

]]></Node>
<StgValue><ssdm name="vec_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="5">
<![CDATA[
.split.i:9 %zext_ln119_2 = zext i5 %vec_load

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:10 %tmp = add i6 %zext_ln119_2, i6 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="15">
<![CDATA[
.split.i:20 %temp_load_2 = load i15 %temp_addr_2

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="5">
<![CDATA[
.split.i:21 %zext_ln119_6 = zext i5 %temp_load_2

]]></Node>
<StgValue><ssdm name="zext_ln119_6"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="6">
<![CDATA[
.split.i:23 %vec_load_1 = load i6 %vec_addr_1

]]></Node>
<StgValue><ssdm name="vec_load_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
.split.i:24 %zext_ln119_7 = zext i5 %vec_load_1

]]></Node>
<StgValue><ssdm name="zext_ln119_7"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:25 %tmp_1 = add i6 %zext_ln119_7, i6 %zext_ln119_6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:29 %or_ln117_1 = or i6 %i_6, i6 2

]]></Node>
<StgValue><ssdm name="or_ln117_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
.split.i:30 %zext_ln119_8 = zext i6 %or_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln119_8"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="6">
<![CDATA[
.split.i:31 %zext_ln119_9 = zext i6 %or_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln119_9"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.i:32 %add_ln119_4 = add i15 %zext_ln119_9, i15 %sub_ln24

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="15">
<![CDATA[
.split.i:33 %zext_ln119_10 = zext i15 %add_ln119_4

]]></Node>
<StgValue><ssdm name="zext_ln119_10"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:34 %temp_addr_3 = getelementptr i5 %temp, i64 0, i64 %zext_ln119_10

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="15">
<![CDATA[
.split.i:35 %temp_load_3 = load i15 %temp_addr_3

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:37 %vec_addr_2 = getelementptr i5 %vec, i64 0, i64 %zext_ln119_8

]]></Node>
<StgValue><ssdm name="vec_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="6">
<![CDATA[
.split.i:38 %vec_load_2 = load i6 %vec_addr_2

]]></Node>
<StgValue><ssdm name="vec_load_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:44 %or_ln117_2 = or i6 %i_6, i6 3

]]></Node>
<StgValue><ssdm name="or_ln117_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="6">
<![CDATA[
.split.i:45 %zext_ln119_13 = zext i6 %or_ln117_2

]]></Node>
<StgValue><ssdm name="zext_ln119_13"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="6">
<![CDATA[
.split.i:46 %zext_ln119_14 = zext i6 %or_ln117_2

]]></Node>
<StgValue><ssdm name="zext_ln119_14"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split.i:47 %add_ln119_6 = add i15 %zext_ln119_14, i15 %sub_ln24

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="15">
<![CDATA[
.split.i:48 %zext_ln119_15 = zext i15 %add_ln119_6

]]></Node>
<StgValue><ssdm name="zext_ln119_15"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:49 %temp_addr_4 = getelementptr i5 %temp, i64 0, i64 %zext_ln119_15

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="15">
<![CDATA[
.split.i:50 %temp_load_4 = load i15 %temp_addr_4

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:52 %vec_addr_3 = getelementptr i5 %vec, i64 0, i64 %zext_ln119_13

]]></Node>
<StgValue><ssdm name="vec_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="6">
<![CDATA[
.split.i:53 %vec_load_3 = load i6 %vec_addr_3

]]></Node>
<StgValue><ssdm name="vec_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="15">
<![CDATA[
.split.i:35 %temp_load_3 = load i15 %temp_addr_3

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="5">
<![CDATA[
.split.i:36 %zext_ln119_11 = zext i5 %temp_load_3

]]></Node>
<StgValue><ssdm name="zext_ln119_11"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="6">
<![CDATA[
.split.i:38 %vec_load_2 = load i6 %vec_addr_2

]]></Node>
<StgValue><ssdm name="vec_load_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="5">
<![CDATA[
.split.i:39 %zext_ln119_12 = zext i5 %vec_load_2

]]></Node>
<StgValue><ssdm name="zext_ln119_12"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:40 %tmp_2 = add i6 %zext_ln119_12, i6 %zext_ln119_11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="15">
<![CDATA[
.split.i:50 %temp_load_4 = load i15 %temp_addr_4

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="5">
<![CDATA[
.split.i:51 %zext_ln119_16 = zext i5 %temp_load_4

]]></Node>
<StgValue><ssdm name="zext_ln119_16"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="6">
<![CDATA[
.split.i:53 %vec_load_3 = load i6 %vec_addr_3

]]></Node>
<StgValue><ssdm name="vec_load_3"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="5">
<![CDATA[
.split.i:54 %zext_ln119_17 = zext i5 %vec_load_3

]]></Node>
<StgValue><ssdm name="zext_ln119_17"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:55 %tmp_3 = add i6 %zext_ln119_17, i6 %zext_ln119_16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="156" st_id="8" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="160" st_id="9" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="176" st_id="13" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="180" st_id="14" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="184" st_id="15" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="188" st_id="16" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:11 %urem_ln121 = urem i6 %tmp, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5">
<![CDATA[
.split.i:12 %trunc_ln121 = trunc i5 %urem_ln121

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="5" op_1_bw="15" op_2_bw="0">
<![CDATA[
.split.i:13 %store_ln121 = store i5 %trunc_ln121, i15 %temp_addr_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:26 %urem_ln121_1 = urem i6 %tmp_1, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5">
<![CDATA[
.split.i:27 %trunc_ln121_1 = trunc i5 %urem_ln121_1

]]></Node>
<StgValue><ssdm name="trunc_ln121_1"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="5" op_1_bw="15" op_2_bw="0">
<![CDATA[
.split.i:28 %store_ln121 = store i5 %trunc_ln121_1, i15 %temp_addr_2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:1 %specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln117"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:41 %urem_ln121_2 = urem i6 %tmp_2, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5">
<![CDATA[
.split.i:42 %trunc_ln121_2 = trunc i5 %urem_ln121_2

]]></Node>
<StgValue><ssdm name="trunc_ln121_2"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="5" op_1_bw="15" op_2_bw="0">
<![CDATA[
.split.i:43 %store_ln121 = store i5 %trunc_ln121_2, i15 %temp_addr_3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i:56 %urem_ln121_3 = urem i6 %tmp_3, i6 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5">
<![CDATA[
.split.i:57 %trunc_ln121_3 = trunc i5 %urem_ln121_3

]]></Node>
<StgValue><ssdm name="trunc_ln121_3"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="5" op_1_bw="15" op_2_bw="0">
<![CDATA[
.split.i:58 %store_ln121 = store i5 %trunc_ln121_3, i15 %temp_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.split.i:59 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader1:0 %p1_counter_1 = phi i10 %add_ln29_1, void, i10 572, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="p1_counter_1"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1:1 %i_4 = phi i6 %add_ln29, void, i6 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:2 %icmp_ln29 = icmp_eq  i6 %i_4, i6 56

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:4 %add_ln29 = add i6 %i_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln29 = br i1 %icmp_ln29, void %.split14, void %memset.loop25.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split14:1 %p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i_4, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="9">
<![CDATA[
.split14:2 %p_shl8_cast = zext i9 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split14:3 %p_shl9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_4, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="7">
<![CDATA[
.split14:4 %p_shl9_cast = zext i7 %p_shl9

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split14:5 %empty_44 = sub i10 %p_shl8_cast, i10 %p_shl9_cast

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.split14:6 %br_ln33 = br void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
memset.loop25.preheader:0 %br_ln0 = br void %memset.loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i3 %add_ln33, void %.split12, i3 0, void %.split14

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1 %p1_counter_3 = phi i10 %add_ln37, void %.split12, i10 %p1_counter_1, void %.split14

]]></Node>
<StgValue><ssdm name="p1_counter_3"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln33 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="3">
<![CDATA[
:3 %zext_ln33 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln33 = icmp_eq  i3 %j_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln33 = br i1 %icmp_ln33, void %.split12, void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split12:1 %add_ln36 = add i10 %zext_ln33, i10 %empty_44

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="10">
<![CDATA[
.split12:2 %trunc_ln36 = trunc i10 %add_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.split12:3 %shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln36, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split12:4 %shl_ln36_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln36, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln36_1"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="12">
<![CDATA[
.split12:5 %sext_ln36 = sext i12 %shl_ln36_1

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split12:6 %sub_ln36 = sub i15 %shl_ln2, i15 %sext_ln36

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.split12:7 %tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %p1_counter_3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="16">
<![CDATA[
.split12:8 %sext_ln36_1 = sext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split12:9 %tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p1_counter_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="12">
<![CDATA[
.split12:10 %sext_ln36_2 = sext i12 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="13">
<![CDATA[
.split12:11 %zext_ln36 = zext i13 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split12:12 %sub_ln36_1 = sub i17 %sext_ln36_1, i17 %zext_ln36

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="15" op_4_bw="17">
<![CDATA[
.split12:13 %call_ln36 = call void @add_vectors.1, i8 %P1, i5 %temp, i15 %sub_ln36, i17 %sub_ln36_1

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split12:14 %add_ln37 = add i10 %p1_counter_3, i10 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln29_1 = add i10 %p1_counter_1, i10 6

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="15" op_4_bw="17">
<![CDATA[
.split12:13 %call_ln36 = call void @add_vectors.1, i8 %P1, i5 %temp, i15 %sub_ln36, i17 %sub_ln36_1

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.split12:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
memset.loop25:0 %empty_46 = phi i15 %empty_47, void %memset.loop25.split, i15 0, void %memset.loop25.preheader

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop25:1 %empty_47 = add i15 %empty_46, i15 1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="15">
<![CDATA[
memset.loop25:2 %p_cast = zext i15 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop25:3 %exitcond5511 = icmp_eq  i15 %empty_46, i15 20160

]]></Node>
<StgValue><ssdm name="exitcond5511"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop25:4 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20160, i64 20160, i64 20160

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop25:5 %br_ln0 = br i1 %exitcond5511, void %memset.loop25.split, void %split24.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25.split:0 %tempt_addr = getelementptr i5 %tempt, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="tempt_addr"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="5" op_1_bw="15">
<![CDATA[
memset.loop25.split:1 %store_ln0 = store i5 0, i15 %tempt_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
memset.loop25.split:2 %br_ln0 = br void %memset.loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
split24.preheader:0 %br_ln43 = br void %split24

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
split24:0 %i_5 = phi i3 %add_ln43, void, i3 0, void %split24.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
split24:1 %add_ln43 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="3">
<![CDATA[
split24:2 %zext_ln43 = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
split24:3 %icmp_ln43 = icmp_eq  i3 %i_5, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split24:4 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split24:5 %br_ln43 = br i1 %icmp_ln43, void %.split9, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.split9:1 %p_shl4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i_5, i6 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="9">
<![CDATA[
.split9:2 %p_shl14_cast = zext i9 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split9:3 %p_shl5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_5, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="6">
<![CDATA[
.split9:4 %p_shl15_cast = zext i6 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split9:5 %empty_50 = sub i10 %p_shl14_cast, i10 %p_shl15_cast

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.split9:6 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln55 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_3 = phi i6 %add_ln47, void %memcpy-split, i6 0, void %.split9

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln47 = add i6 %j_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln47 = zext i6 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln47 = icmp_eq  i6 %j_3, i6 56

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln47 = br i1 %icmp_ln47, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split7:1 %add_ln50 = add i10 %zext_ln47, i10 %empty_50

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="10">
<![CDATA[
.split7:2 %trunc_ln50 = trunc i10 %add_ln50

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.split7:3 %shl_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split7:4 %shl_ln50_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln50_1"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="12">
<![CDATA[
.split7:5 %sext_ln50 = sext i12 %shl_ln50_1

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split7:6 %sub_ln50 = sub i15 %shl_ln3, i15 %sext_ln50

]]></Node>
<StgValue><ssdm name="sub_ln50"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split7:7 %shl_ln50_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %j_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln50_2"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="9">
<![CDATA[
.split7:8 %zext_ln50 = zext i9 %shl_ln50_2

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split7:9 %shl_ln50_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %j_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln50_3"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="7">
<![CDATA[
.split7:10 %zext_ln50_1 = zext i7 %shl_ln50_3

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split7:11 %sub_ln50_1 = sub i10 %zext_ln50, i10 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="sub_ln50_1"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split7:12 %add_ln50_1 = add i10 %sub_ln50_1, i10 %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="10">
<![CDATA[
.split7:13 %trunc_ln50_1 = trunc i10 %add_ln50_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.split7:14 %shl_ln50_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln50_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln50_4"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.split7:15 %shl_ln50_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln50_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln50_5"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="12">
<![CDATA[
.split7:16 %sext_ln50_1 = sext i12 %shl_ln50_5

]]></Node>
<StgValue><ssdm name="sext_ln50_1"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split7:17 %sub_ln50_2 = sub i15 %shl_ln50_4, i15 %sext_ln50_1

]]></Node>
<StgValue><ssdm name="sub_ln50_2"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.split7:18 %br_ln50 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %split24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
load-store-loop:0 %loop_index = phi i6 0, void %.split7, i6 %empty_52, void %load-store-loop.split

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop:1 %empty_52 = add i6 %loop_index, i6 1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="6">
<![CDATA[
load-store-loop:2 %loop_index_cast = zext i6 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop:3 %exitcond426 = icmp_eq  i6 %loop_index, i6 60

]]></Node>
<StgValue><ssdm name="exitcond426"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:4 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:5 %br_ln0 = br i1 %exitcond426, void %load-store-loop.split, void %memcpy-split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
load-store-loop.split:0 %add_ptr534_sum = add i15 %loop_index_cast, i15 %sub_ln50_2

]]></Node>
<StgValue><ssdm name="add_ptr534_sum"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="15">
<![CDATA[
load-store-loop.split:1 %add_ptr534_sum_cast = zext i15 %add_ptr534_sum

]]></Node>
<StgValue><ssdm name="add_ptr534_sum_cast"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:2 %temp_addr = getelementptr i5 %temp, i64 0, i64 %add_ptr534_sum_cast

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="15">
<![CDATA[
load-store-loop.split:3 %temp_load = load i15 %temp_addr

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
load-store-loop.split:4 %add_ptr483_sum = add i15 %loop_index_cast, i15 %sub_ln50

]]></Node>
<StgValue><ssdm name="add_ptr483_sum"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="306" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="15">
<![CDATA[
load-store-loop.split:3 %temp_load = load i15 %temp_addr

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="15">
<![CDATA[
load-store-loop.split:5 %add_ptr483_sum_cast = zext i15 %add_ptr483_sum

]]></Node>
<StgValue><ssdm name="add_ptr483_sum_cast"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:6 %tempt_addr_1 = getelementptr i5 %tempt, i64 0, i64 %add_ptr483_sum_cast

]]></Node>
<StgValue><ssdm name="tempt_addr_1"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="5" op_1_bw="15">
<![CDATA[
load-store-loop.split:7 %store_ln50 = store i5 %temp_load, i15 %tempt_addr_1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:8 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="311" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph:0 %phi_ln59 = phi i3 %add_ln55, void %._crit_edge.loopexit, i3 6, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="phi_ln59"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph:1 %i_9 = phi i3 %add_ln55_1, void %._crit_edge.loopexit, i3 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph:2 %counter = phi i6 %counter_1, void %._crit_edge.loopexit, i6 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.lr.ph:3 %phi_mul = phi i15 %add_ln55_2, void %._crit_edge.loopexit, i15 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.lr.ph:4 %add_ln55_2 = add i15 %phi_mul, i15 3360

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="3">
<![CDATA[
.lr.ph:5 %zext_ln55 = zext i3 %i_9

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:6 %icmp_ln55 = icmp_eq  i3 %i_9, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:7 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:8 %add_ln55_1 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:9 %br_ln55 = br i1 %icmp_ln55, void %.lr.ph.split, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph.split:0 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.lr.ph.split:1 %p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i_9, i6 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.split:2 %p_shl7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_9, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="6">
<![CDATA[
.lr.ph.split:3 %p_shl23_cast = zext i6 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph.split:4 %empty_55 = sub i9 %p_shl6, i9 %p_shl23_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.split:5 %zext_ln59 = zext i6 %counter

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.split:6 %br_ln59 = br void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln80 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="329" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %counter_2 = phi i64 %zext_ln59, void %.lr.ph.split, i64 %add_ln69, void %.split3._crit_edge

]]></Node>
<StgValue><ssdm name="counter_2"/></StgValue>
</operation>

<operation id="330" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %j_4 = phi i64 %zext_ln55, void %.lr.ph.split, i64 %add_ln59, void %.split3._crit_edge

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="331" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %icmp_ln59 = icmp_eq  i64 %j_4, i64 6

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="332" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 0

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln59 = br i1 %icmp_ln59, void %.split3, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="64">
<![CDATA[
.split3:6 %trunc_ln59 = trunc i64 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split3:7 %mul_ln62 = mul i15 %trunc_ln59, i15 3360

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3:14 %icmp_ln64 = icmp_eq  i64 %j_4, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:0 %add_ln55 = add i3 %phi_ln59, i3 7

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="3">
<![CDATA[
._crit_edge.loopexit:1 %zext_ln55_1 = zext i3 %phi_ln59

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit:2 %counter_1 = add i6 %zext_ln55_1, i6 %counter

]]></Node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:3 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="341" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split3:7 %mul_ln62 = mul i15 %trunc_ln59, i15 3360

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="342" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split3:7 %mul_ln62 = mul i15 %trunc_ln59, i15 3360

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="343" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split3:7 %mul_ln62 = mul i15 %trunc_ln59, i15 3360

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="64">
<![CDATA[
.split3:8 %trunc_ln62_2 = trunc i64 %counter_2

]]></Node>
<StgValue><ssdm name="trunc_ln62_2"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.split3:9 %shl_ln62_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln62_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln62_2"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="64">
<![CDATA[
.split3:10 %trunc_ln62_3 = trunc i64 %counter_2

]]></Node>
<StgValue><ssdm name="trunc_ln62_3"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split3:11 %shl_ln62_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln62_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln62_3"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:12 %sub_ln62_1 = sub i11 %shl_ln62_2, i11 %shl_ln62_3

]]></Node>
<StgValue><ssdm name="sub_ln62_1"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="15" op_5_bw="9" op_6_bw="11">
<![CDATA[
.split3:13 %call_ln62 = call void @linear_combination.1, i8 %oil_space, i8 %P2, i5 %tempt, i15 %mul_ln62, i9 %empty_55, i11 %sub_ln62_1

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="64">
<![CDATA[
.split3:1 %trunc_ln62 = trunc i64 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.split3:2 %shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln62, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="64">
<![CDATA[
.split3:3 %trunc_ln62_1 = trunc i64 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.split3:4 %shl_ln62_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln62_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:5 %sub_ln62 = sub i9 %shl_ln4, i9 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="15" op_5_bw="9" op_6_bw="11">
<![CDATA[
.split3:13 %call_ln62 = call void @linear_combination.1, i8 %oil_space, i8 %P2, i5 %tempt, i15 %mul_ln62, i9 %empty_55, i11 %sub_ln62_1

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split3:15 %br_ln64 = br i1 %icmp_ln64, void %memset.loop.preheader, void %.split3._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_57 = phi i6 %empty_58, void %memset.loop.split, i6 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:1 %empty_58 = add i6 %empty_57, i6 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="6">
<![CDATA[
memset.loop:2 %p_cast25 = zext i6 %empty_57

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:3 %exitcond2 = icmp_eq  i6 %empty_57, i6 60

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond2, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:0 %vec_1_addr = getelementptr i5 %vec_1, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="vec_1_addr"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
memset.loop.split:1 %store_ln0 = store i5 0, i6 %vec_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:2 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="15" op_4_bw="9" op_5_bw="5" op_6_bw="0">
<![CDATA[
split:0 %call_ln66 = call void @linear_combination.2, i8 %oil_space, i5 %tempt, i15 %phi_mul, i9 %sub_ln62, i5 %vec_1

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="369" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="15" op_4_bw="9" op_5_bw="5" op_6_bw="0">
<![CDATA[
split:0 %call_ln66 = call void @linear_combination.2, i8 %oil_space, i5 %tempt, i15 %phi_mul, i9 %sub_ln62, i5 %vec_1

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="370" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="11" op_3_bw="5" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
split:1 %call_ln67 = call void @add_vectors.2, i8 %P2, i11 %sub_ln62_1, i5 %vec_1

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="371" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="11" op_3_bw="5" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
split:1 %call_ln67 = call void @add_vectors.2, i8 %P2, i11 %sub_ln62_1, i5 %vec_1

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>

<operation id="372" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
split:2 %br_ln68 = br void %.split3._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="373" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3._crit_edge:0 %add_ln69 = add i64 %counter_2, i64 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="374" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3._crit_edge:1 %add_ln59 = add i64 %j_4, i64 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="375" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
.split3._crit_edge:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="376" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader:0 %i_7 = phi i11 %add_ln80, void %.split, i11 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="377" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="11">
<![CDATA[
.preheader:1 %zext_ln80 = zext i11 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="378" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2 %icmp_ln80 = icmp_ult  i11 %i_7, i11 1260

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="379" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 630, i64 630, i64 630

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="380" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln80 = br i1 %icmp_ln80, void %_Z6negatePhi.exit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="381" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:0 %add_ln80 = add i11 %i_7, i11 2

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="382" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="383" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %P2_addr = getelementptr i8 %P2, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="P2_addr"/></StgValue>
</operation>

<operation id="384" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.split:3 %store_ln87 = store i8 0, i11 %P2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="385" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:4 %or_ln80 = or i11 %i_7, i11 1

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="386" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="11">
<![CDATA[
.split:5 %zext_ln87 = zext i11 %or_ln80

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="387" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %P2_addr_1 = getelementptr i8 %P2, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="P2_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.split:7 %store_ln87 = store i8 0, i11 %P2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="389" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="390" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0">
<![CDATA[
_Z6negatePhi.exit:0 %ret_ln75 = ret

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
