OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/talha/volare_pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project_3/runs/RUN_2025.05.25_14.05.40/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/project_3/src/ZeroToFiveCounter.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ZeroToFiveCounter
Die area:                 ( 0 0 ) ( 70000 110000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     736
Number of terminals:      19
Number of snets:          2
Number of nets:           224

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 116.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11064.
[INFO DRT-0033] mcon shape region query size = 2568.
[INFO DRT-0033] met1 shape region query size = 2052.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 305.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 306.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 135.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 40.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 330 pins.
[INFO DRT-0081]   Complete 98 unique inst patterns.
[INFO DRT-0084]   Complete 177 groups.
#scanned instances     = 736
#unique  instances     = 116
#stdCellGenAp          = 2763
#stdCellValidPlanarAp  = 44
#stdCellValidViaAp     = 2003
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 700
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 121.91 (MB), peak = 121.91 (MB)

Number of guides:     2502

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 649.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 676.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 472.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 132.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 44.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1165 vertical wires in 1 frboxes and 809 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 259 vertical wires in 1 frboxes and 301 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.52 (MB), peak = 126.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.52 (MB), peak = 126.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 137.30 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 136.01 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:04, memory = 149.00 (MB).
    Completing 40% with 233 violations.
    elapsed time = 00:00:04, memory = 149.00 (MB).
    Completing 50% with 233 violations.
    elapsed time = 00:00:05, memory = 150.03 (MB).
    Completing 60% with 290 violations.
    elapsed time = 00:00:06, memory = 151.06 (MB).
[INFO DRT-0199]   Number of violations = 429.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        3     23     45      2      0
Recheck              0     49     42     12      5
Short                0    188     59      1      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 489.48 (MB), peak = 489.48 (MB)
Total wire length = 14784 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5320 um.
Total wire length on LAYER met2 = 6304 um.
Total wire length on LAYER met3 = 1873 um.
Total wire length on LAYER met4 = 1285 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1976.
Up-via summary (total 1976):

-----------------------
 FR_MASTERSLICE       0
            li1     674
           met1    1004
           met2     209
           met3      89
           met4       0
-----------------------
                   1976


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 429 violations.
    elapsed time = 00:00:00, memory = 493.32 (MB).
    Completing 20% with 429 violations.
    elapsed time = 00:00:00, memory = 493.32 (MB).
    Completing 30% with 430 violations.
    elapsed time = 00:00:02, memory = 493.32 (MB).
    Completing 40% with 396 violations.
    elapsed time = 00:00:02, memory = 496.09 (MB).
    Completing 50% with 396 violations.
    elapsed time = 00:00:02, memory = 496.09 (MB).
    Completing 60% with 342 violations.
    elapsed time = 00:00:04, memory = 496.09 (MB).
[INFO DRT-0199]   Number of violations = 180.
Viol/Layer        met1   met2   met3
Metal Spacing       10     14      2
Short              137     16      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 498.94 (MB), peak = 498.94 (MB)
Total wire length = 14688 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5208 um.
Total wire length on LAYER met2 = 6251 um.
Total wire length on LAYER met3 = 1909 um.
Total wire length on LAYER met4 = 1318 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1991.
Up-via summary (total 1991):

-----------------------
 FR_MASTERSLICE       0
            li1     674
           met1    1015
           met2     213
           met3      89
           met4       0
-----------------------
                   1991


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 180 violations.
    elapsed time = 00:00:00, memory = 498.94 (MB).
    Completing 20% with 180 violations.
    elapsed time = 00:00:00, memory = 498.94 (MB).
    Completing 30% with 180 violations.
    elapsed time = 00:00:00, memory = 498.94 (MB).
    Completing 40% with 180 violations.
    elapsed time = 00:00:00, memory = 498.94 (MB).
    Completing 50% with 178 violations.
    elapsed time = 00:00:00, memory = 498.94 (MB).
    Completing 60% with 178 violations.
    elapsed time = 00:00:00, memory = 498.94 (MB).
    Completing 70% with 173 violations.
    elapsed time = 00:00:00, memory = 498.94 (MB).
    Completing 80% with 173 violations.
    elapsed time = 00:00:01, memory = 522.59 (MB).
    Completing 90% with 163 violations.
    elapsed time = 00:00:10, memory = 522.59 (MB).
    Completing 100% with 207 violations.
    elapsed time = 00:00:10, memory = 522.59 (MB).
[INFO DRT-0199]   Number of violations = 207.
Viol/Layer        met1   met2
Metal Spacing       13     20
Short              151     23
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 522.59 (MB), peak = 522.59 (MB)
Total wire length = 14686 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5288 um.
Total wire length on LAYER met2 = 6318 um.
Total wire length on LAYER met3 = 1872 um.
Total wire length on LAYER met4 = 1206 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1979.
Up-via summary (total 1979):

-----------------------
 FR_MASTERSLICE       0
            li1     674
           met1    1009
           met2     213
           met3      83
           met4       0
-----------------------
                   1979


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 207 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 20% with 207 violations.
    elapsed time = 00:00:02, memory = 522.59 (MB).
    Completing 30% with 162 violations.
    elapsed time = 00:00:10, memory = 522.59 (MB).
    Completing 40% with 108 violations.
    elapsed time = 00:00:10, memory = 522.59 (MB).
    Completing 50% with 108 violations.
    elapsed time = 00:00:10, memory = 522.59 (MB).
    Completing 60% with 98 violations.
    elapsed time = 00:00:10, memory = 522.59 (MB).
[INFO DRT-0199]   Number of violations = 85.
Viol/Layer        met1   met2
Metal Spacing        2     14
Short               22     47
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 522.59 (MB), peak = 522.59 (MB)
Total wire length = 14702 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4829 um.
Total wire length on LAYER met2 = 6192 um.
Total wire length on LAYER met3 = 2303 um.
Total wire length on LAYER met4 = 1377 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2084.
Up-via summary (total 2084):

-----------------------
 FR_MASTERSLICE       0
            li1     674
           met1    1016
           met2     287
           met3     107
           met4       0
-----------------------
                   2084


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 85 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 20% with 85 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 30% with 82 violations.
    elapsed time = 00:00:01, memory = 522.59 (MB).
    Completing 40% with 57 violations.
    elapsed time = 00:00:01, memory = 522.59 (MB).
    Completing 50% with 57 violations.
    elapsed time = 00:00:01, memory = 522.59 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:02, memory = 522.59 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1   met2
Metal Spacing        4      8
Short               10     11
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 522.59 (MB), peak = 522.59 (MB)
Total wire length = 14670 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4833 um.
Total wire length on LAYER met2 = 6109 um.
Total wire length on LAYER met3 = 2279 um.
Total wire length on LAYER met4 = 1447 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2091.
Up-via summary (total 2091):

-----------------------
 FR_MASTERSLICE       0
            li1     674
           met1    1017
           met2     287
           met3     113
           met4       0
-----------------------
                   2091


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:00, memory = 522.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 522.59 (MB), peak = 522.59 (MB)
Total wire length = 14640 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4827 um.
Total wire length on LAYER met2 = 6101 um.
Total wire length on LAYER met3 = 2272 um.
Total wire length on LAYER met4 = 1439 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2097.
Up-via summary (total 2097):

-----------------------
 FR_MASTERSLICE       0
            li1     674
           met1    1022
           met2     287
           met3     114
           met4       0
-----------------------
                   2097


[INFO DRT-0198] Complete detail routing.
Total wire length = 14640 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4827 um.
Total wire length on LAYER met2 = 6101 um.
Total wire length on LAYER met3 = 2272 um.
Total wire length on LAYER met4 = 1439 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2097.
Up-via summary (total 2097):

-----------------------
 FR_MASTERSLICE       0
            li1     674
           met1    1022
           met2     287
           met3     114
           met4       0
-----------------------
                   2097


[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:35, memory = 522.59 (MB), peak = 522.59 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project_3/runs/RUN_2025.05.25_14.05.40/results/routing/ZeroToFiveCounter.odb'…
Writing netlist to '/openlane/designs/project_3/runs/RUN_2025.05.25_14.05.40/results/routing/ZeroToFiveCounter.nl.v'…
Writing powered netlist to '/openlane/designs/project_3/runs/RUN_2025.05.25_14.05.40/results/routing/ZeroToFiveCounter.pnl.v'…
Writing layout to '/openlane/designs/project_3/runs/RUN_2025.05.25_14.05.40/results/routing/ZeroToFiveCounter.def'…
