#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sat Jun  8 20:58:32 2024
# Process ID: 20084
# Current directory: C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/rgb_design_rgb_ip_0_1_synth_1
# Command line: vivado.exe -log rgb_design_rgb_ip_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb_design_rgb_ip_0_1.tcl
# Log file: C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/rgb_design_rgb_ip_0_1_synth_1/rgb_design_rgb_ip_0_1.vds
# Journal file: C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/rgb_design_rgb_ip_0_1_synth_1\vivado.jou
# Running On: DESKTOP-TCOPK8L, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 34276 MB
#-----------------------------------------------------------
source rgb_design_rgb_ip_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 396.012 ; gain = 77.219
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_to_grayscale_ip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_to_grayscale_ip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_to_grayscale_ip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/filip/Downloads/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_filter_ip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rgb_design_rgb_ip_0_1
Command: synth_design -top rgb_design_rgb_ip_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9976
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'rgb_ip_v1_0_S00_AXIS' with formal parameter declaration list [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0_S00_AXIS.v:51]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'rgb_ip_v1_0_S00_AXIS' with formal parameter declaration list [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0_S00_AXIS.v:53]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'rgb_ip_v1_0_M00_AXIS' with formal parameter declaration list [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0_M00_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'rgb_ip_v1_0_M00_AXIS' with formal parameter declaration list [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'rgb_ip_v1_0_M00_AXIS' with formal parameter declaration list [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0_M00_AXIS.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1778.023 ; gain = 333.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb_design_rgb_ip_0_1' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_rgb_ip_0_1/synth/rgb_design_rgb_ip_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb_ip_v1_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_grayscale' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0.v:95]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_grayscale' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0.v:95]
INFO: [Synth 8-6155] done synthesizing module 'rgb_ip_v1_0' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ipshared/ee27/hdl/rgb_ip_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_rgb_ip_0_1' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_rgb_ip_0_1/synth/rgb_design_rgb_ip_0_1.v:53]
WARNING: [Synth 8-7129] Port pxls_in[31] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port pxls_in[30] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port pxls_in[29] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port pxls_in[28] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port pxls_in[27] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port pxls_in[26] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port pxls_in[25] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port pxls_in[24] in module rgb_to_grayscale is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module rgb_ip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module rgb_ip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module rgb_ip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module rgb_ip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module rgb_ip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module rgb_ip_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1872.332 ; gain = 427.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.258 ; gain = 445.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.258 ; gain = 445.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1890.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1969.109 ; gain = 17.840
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1969.109 ; gain = 524.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1969.109 ; gain = 524.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1969.109 ; gain = 524.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1969.109 ; gain = 524.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design rgb_design_rgb_ip_0_1 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port m00_axis_aclk in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[31] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[30] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[29] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[28] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[27] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[26] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[25] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[24] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module rgb_design_rgb_ip_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1969.109 ; gain = 524.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2431.039 ; gain = 986.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2431.113 ; gain = 986.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2450.184 ; gain = 1005.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    10|
|2     |LUT1   |     3|
|3     |LUT2   |    32|
|4     |LUT3   |    10|
|5     |LUT4   |     9|
|6     |LUT5   |    16|
|7     |LUT6   |    13|
|8     |FDRE   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2457.660 ; gain = 934.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2457.660 ; gain = 1013.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2469.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b660607f
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2494.984 ; gain = 2028.043
INFO: [Common 17-1381] The checkpoint 'C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/rgb_design_rgb_ip_0_1_synth_1/rgb_design_rgb_ip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rgb_design_rgb_ip_0_1, cache-ID = 36faad8534b877c3
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/rgb_design_rgb_ip_0_1_synth_1/rgb_design_rgb_ip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb_design_rgb_ip_0_1_utilization_synth.rpt -pb rgb_design_rgb_ip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 20:59:37 2024...
