// Seed: 279350403
module module_0;
  assign module_2.id_3  = 0;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_5 = 32'd84
) (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire _id_2
    , _id_5,
    input  wand  id_3
);
  module_0 modCall_1 ();
  logic [7:0][id_2 : 1] id_6;
  parameter id_7 = -1;
  wire id_8;
  always @({id_0, ""} or posedge id_7[id_5]) id_6[-1'b0] = 1;
  logic id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wor id_9;
  input wire id_8;
  module_0 modCall_1 ();
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  inout reg id_3;
  output wire id_2;
  output wire id_1;
  wire id_12, id_13;
  tri id_14;
  initial begin : LABEL_0
    id_4 = #id_15 -1;
  end
  logic [1 : -1] id_16;
  assign id_16 = id_6;
  always @(1 or posedge id_16) begin : LABEL_1
    id_3 = -1;
  end
  assign id_9 = id_8 ? id_16 - -1 : id_12;
  localparam id_17 = 1;
  assign id_14 = {1, id_8};
  timeprecision 1ps;
endmodule
