{"bookmarked": 5, "bucket_name": "Today", "bucket_order": 3, "change_log": [{"anon": "stud", "data": "jjq71w6zijv27k", "type": "create", "uid_a": "a_0", "when": "2018-07-17T21:12:28Z"}, {"anon": "stud", "to": "jjq71w6ue6227j", "type": "followup", "uid_a": "a_0", "when": "2018-07-17T21:29:42Z"}, {"anon": "no", "data": "jjrh033cnvx2iu", "to": "jjq71w6ue6227j", "type": "s_answer", "uid": "id1upymw8pn27x", "when": "2018-07-18T18:38:46Z"}, {"anon": "stud", "to": "jjq71w6ue6227j", "type": "feedback", "uid_a": "a_1", "when": "2018-07-19T01:16:03Z"}, {"anon": "no", "to": "jjq71w6ue6227j", "type": "feedback", "uid": "is6p6y4cble5r5", "when": "2018-07-19T06:04:24Z"}], "children": [{"anon": "stud", "bucket_name": "Week 7/15 - 7/21", "bucket_order": 88, "children": [{"anon": "stud", "bucket_name": "Week 7/15 - 7/21", "bucket_order": 88, "children": [], "config": {}, "created": "2018-07-19T01:16:03Z", "data": {"embed_links": null}, "folders": [], "id": "jjrv701psym5ib", "subject": "<p>While familiarity with Verilog help with some of the initial parts of the course, the final project could take just as long because much of the time is spent debugging your design, not writing \u00a0RTL. Having done a schedule similar to this and come to regret it later, what I would say is don\u2019t underestimate the time required for project courses. While familiarity with the material helps, unless you have years of experience, it\u2019s not going to shorten how long it takes you to debug when something goes wrong.\u00a0</p>\n<p></p>\n<p>I would say wait a semester before taking 151, having completed 105 will make the problem sets in 151 easier too.\u00a0</p>", "tag_good": [], "tag_good_arr": [], "type": "feedback", "uid_a": "a_1", "updated": "2018-07-19T01:16:03Z"}, {"anon": "no", "bucket_name": "Week 7/15 - 7/21", "bucket_order": 88, "children": [], "config": {}, "created": "2018-07-19T06:04:24Z", "data": {"embed_links": null}, "folders": [], "id": "jjs5hthyofzvh", "subject": "&#43;1. Admittedly, I took the FPGA lab rather than ASIC, but it seems to me that prior experience would ease the labs but not the project. 151 is brutal and I think it pairs well with 120, which is quite light. Can&#39;t speak to 105 unfortunately.", "tag_good": [], "tag_good_arr": [], "type": "feedback", "uid": "is6p6y4cble5r5", "updated": "2018-07-19T06:04:24Z"}], "config": {}, "created": "2018-07-17T21:29:42Z", "data": {"embed_links": null}, "folders": [], "id": "jjq7o2dkhm2f3", "no_answer": 0, "no_upvotes": 0, "subject": "OP here, just adding that I already have some experience with Verilog and FPGAs since that&#39;s what I&#39;m working on at my current internship. Will that ease some of the workload for 151 at all?", "tag_good": [], "tag_good_arr": [], "type": "followup", "uid_a": "a_0", "updated": "2018-07-17T21:29:42Z"}, {"bucket_name": "Today", "bucket_order": 3, "children": [], "config": {}, "created": "2018-07-18T18:38:46Z", "data": {"embed_links": []}, "folders": [], "history": [{"anon": "no", "content": "<p>Taking all four seems like a challenging schedule. Consider dropping one of EE 105, 120, and 151.</p>", "created": "2018-07-18T18:38:46Z", "subject": "", "uid": "id1upymw8pn27x"}], "id": "jjrh032sgpf2it", "is_tag_endorse": false, "tag_endorse": [], "tag_endorse_arr": [], "type": "s_answer"}], "config": {}, "created": "2018-07-17T21:12:28Z", "data": {"embed_links": []}, "default_anonymity": "no", "drafts": null, "folders": ["eecs", "peer_directed"], "history": [{"anon": "stud", "content": "I&#39;m thinking of taking the classes in the title, but worried about how feasible this is. The lectures for 105 and 151 overlap by 30 mins. Does anyone have experience with taking these classes?\n\nMy current schedule is CS70 &#43; EE 105 &#43; EE 120. Would I be better off sticking with this and taking 151 later? Btw I have taken 61C already.", "created": "2018-07-17T21:12:28Z", "subject": "EECS 151 (ASIC lab) &#43; EE 105 &#43; EE 120", "uid_a": "a_0"}], "i_edits": [], "id": "jjq71w6ue6227j", "is_bookmarked": false, "is_tag_good": false, "my_favorite": false, "no_answer": 0, "no_answer_followup": 0, "nr": 7240, "num_favorites": 3, "q_edits": [], "request_instructor": 0, "request_instructor_me": false, "s_edits": [], "status": "active", "t": 1654549014435, "tag_good": [{"admin": false, "endorser": {"jl3fm3v4u3z65g": 1539359870}, "facebook_id": null, "id": "j47ryojpjcn53r", "name": "James Dalton", "photo": null, "photo_url": null, "role": "student", "us": false}, {"admin": false, "endorser": {"jqwr8ic12qe1f6": 1550389307}, "facebook_id": null, "id": "is52ldk9exq3hi", "name": "Ian Rodney", "photo": null, "photo_url": null, "published": true, "role": "student", "us": false}], "tag_good_arr": ["j47ryojpjcn53r", "is52ldk9exq3hi"], "tags": ["eecs", "peer_directed", "student"], "type": "question", "unique_views": 296}