 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:29:05 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.16       0.16 f
  U734/Y (NBUFFX16_RVT)                    0.08       0.23 f
  U495/Y (XOR2X1_RVT)                      0.14       0.38 r
  U778/Y (NAND2X0_RVT)                     0.05       0.43 f
  U494/Y (OAI21X1_RVT)                     0.13       0.56 r
  U641/Y (AOI21X1_RVT)                     0.07       0.63 f
  U787/Y (OAI21X2_RVT)                     0.10       0.73 r
  U816/Y (AOI21X1_RVT)                     0.10       0.83 f
  U525/Y (OR2X1_RVT)                       0.05       0.88 f
  U524/Y (NAND2X4_RVT)                     0.10       0.98 r
  U942/Y (NAND2X0_RVT)                     0.04       1.02 f
  U943/Y (NAND2X0_RVT)                     0.06       1.08 r
  U946/Y (XNOR2X2_RVT)                     0.08       1.16 f
  U947/Y (NAND2X0_RVT)                     0.04       1.20 r
  U952/Y (NAND4X0_RVT)                     0.05       1.25 f
  Delay3_out1_reg[32]/D (DFFX1_RVT)        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                    1.32       1.32
  clock network delay (ideal)              0.00       1.32
  Delay3_out1_reg[32]/CLK (DFFX1_RVT)      0.00       1.32 r
  library setup time                      -0.06       1.26
  data required time                                  1.26
  -----------------------------------------------------------
  data required time                                  1.26
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
