# Chapter 7.2: Static Timing Analysis

## ðŸ“‹ Chapter Overview

**Static Timing Analysis (STA)** is a method for computing the timing of a digital circuit without requiring simulation. It exhaustively analyzes all timing paths to ensure the circuit meets its timing requirements.

---

## ðŸŽ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand STA fundamentals and terminology
- Identify different types of timing paths
- Apply setup and hold constraints
- Calculate timing slack

---

## 7.2.1 STA vs Dynamic Timing Analysis

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STA vs SIMULATION                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Two approaches to timing verification:                            â”‚
â”‚                                                                      â”‚
â”‚   Dynamic Timing (Simulation):                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Input    â”Œâ”€â”   â”Œâ”€â”€â”€â” â”Œâ”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”                      â”‚  â”‚
â”‚   â”‚ vectors  â”‚ â”‚   â”‚   â”‚ â”‚ â”‚     â”‚       â”‚                      â”‚  â”‚
â”‚   â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”´â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€                â”‚  â”‚
â”‚   â”‚                    â†“                                         â”‚  â”‚
â”‚   â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚  â”‚
â”‚   â”‚              â”‚  Simulator  â”‚                                 â”‚  â”‚
â”‚   â”‚              â”‚  (SPICE)    â”‚                                 â”‚  â”‚
â”‚   â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                 â”‚  â”‚
â”‚   â”‚                    â†“                                         â”‚  â”‚
â”‚   â”‚ Output   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€                  â”‚  â”‚
â”‚   â”‚ waveform           â”‚   â”‚          â”‚  â”‚                      â”‚  â”‚
â”‚   â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€                 â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚   Pros: Accurate    Cons: Slow, vector-dependent                   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Static Timing Analysis:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚  â”‚
â”‚   â”‚ Netlist â”€â”€â”€â”€â”€â”‚    STA      â”‚â”€â”€â”€â”€â”€ Timing Report             â”‚  â”‚
â”‚   â”‚              â”‚   Engine    â”‚                                 â”‚  â”‚
â”‚   â”‚ Libraries â”€â”€â”€â”‚             â”‚â”€â”€â”€â”€â”€ Slack values              â”‚  â”‚
â”‚   â”‚              â”‚             â”‚                                 â”‚  â”‚
â”‚   â”‚ Constraints â”€â”‚             â”‚â”€â”€â”€â”€â”€ Violations                â”‚  â”‚
â”‚   â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                 â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚   Pros: Fast, exhaustive    Cons: Less accurate                    â”‚
â”‚                                                                      â”‚
â”‚   Comparison:                                                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Aspect           â”‚ Simulation      â”‚ STA                    â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Input vectors    â”‚ Required        â”‚ Not needed             â”‚  â”‚
â”‚   â”‚ Coverage         â”‚ Partial         â”‚ 100% paths             â”‚  â”‚
â”‚   â”‚ Speed            â”‚ Hours/Days      â”‚ Minutes                â”‚  â”‚
â”‚   â”‚ Accuracy         â”‚ High            â”‚ Moderate               â”‚  â”‚
â”‚   â”‚ Glitch detection â”‚ Yes             â”‚ Limited                â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.2.2 Timing Paths

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TYPES OF TIMING PATHS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   A timing path connects a startpoint to an endpoint:              â”‚
â”‚                                                                      â”‚
â”‚   Startpoints:              Endpoints:                              â”‚
â”‚   â€¢ Clock pins of FFs       â€¢ D pins of FFs                        â”‚
â”‚   â€¢ Primary inputs          â€¢ Primary outputs                       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Four types of timing paths:                                       â”‚
â”‚                                                                      â”‚
â”‚   1. REGISTER-TO-REGISTER (most common):                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                        â”‚
â”‚   â”‚ FF1 â”‚â”€â”€â”€â”€â†’â”‚ Combinational â”‚â”€â”€â”€â”€â†’â”‚ FF2 â”‚                        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜     â”‚    Logic      â”‚     â””â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚      â†‘        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â†‘                           â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚
â”‚                                                                      â”‚
â”‚   2. INPUT-TO-REGISTER:                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                        â”‚
â”‚   â”‚ IN  â”‚â”€â”€â”€â”€â†’â”‚ Combinational â”‚â”€â”€â”€â”€â†’â”‚ FF  â”‚                        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜     â”‚    Logic      â”‚     â””â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚                                          â†‘                          â”‚
â”‚                                         CLK                         â”‚
â”‚                                                                      â”‚
â”‚   3. REGISTER-TO-OUTPUT:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                        â”‚
â”‚   â”‚ FF  â”‚â”€â”€â”€â”€â†’â”‚ Combinational â”‚â”€â”€â”€â”€â†’â”‚ OUT â”‚                        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜     â”‚    Logic      â”‚     â””â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚      â†‘                                                              â”‚
â”‚     CLK                                                             â”‚
â”‚                                                                      â”‚
â”‚   4. INPUT-TO-OUTPUT (combinational):                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                        â”‚
â”‚   â”‚ IN  â”‚â”€â”€â”€â”€â†’â”‚ Combinational â”‚â”€â”€â”€â”€â†’â”‚ OUT â”‚                        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜     â”‚    Logic      â”‚     â””â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Path delay calculation (register-to-register):                   â”‚
â”‚                                                                      â”‚
â”‚   $t_{path} = t_{cq} + t_{logic} + t_{wire}$                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.2.3 Setup Time Constraint

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SETUP TIME ANALYSIS                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Data must arrive before the clock edge (minus setup time):       â”‚
â”‚                                                                      â”‚
â”‚            â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ T (Clock Period) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’              â”‚
â”‚                                                                      â”‚
â”‚   CLK1  â”€â”€â”€â”€â”                                    â”Œâ”€â”€â”€â”€â”€             â”‚
â”‚   (Launch)  â”‚                                    â”‚                  â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚             â†‘                                    â†‘                  â”‚
â”‚        Launch edge                          Capture edge            â”‚
â”‚                                                                      â”‚
â”‚   Data  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”                   â”‚
â”‚   at Q1             â”‚   Propagation      â”‚      â”‚                   â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚                   â”‚
â”‚                     â†â”€â”€â”€â”€â”€â”€ t_cq â”€â”€â”€â”€â”€â”€â†’        â”‚                   â”‚
â”‚                                                 â”‚                   â”‚
â”‚   Data  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€                â”‚
â”‚   at D2                         â”‚       â”‚  t_setup                  â”‚
â”‚                                 â””â”€â”€â”€â”€â”€â”€â”€â”˜    â†“                      â”‚
â”‚                     â†â”€â”€ t_logic + t_wire â”€â”€â†’                       â”‚
â”‚                                         â†â”€â”€â”€â†’                       â”‚
â”‚                                        Must be                      â”‚
â”‚                                        â‰¥ t_setup                   â”‚
â”‚                                                                      â”‚
â”‚   Setup constraint equation:                                        â”‚
â”‚                                                                      â”‚
â”‚   $t_{cq} + t_{logic} + t_{wire} + t_{setup} â‰¤ T$                  â”‚
â”‚                                                                      â”‚
â”‚   Rearranging:                                                      â”‚
â”‚                                                                      â”‚
â”‚   $t_{logic} â‰¤ T - t_{cq} - t_{wire} - t_{setup}$                  â”‚
â”‚                                                                      â”‚
â”‚   Maximum operating frequency:                                      â”‚
â”‚                                                                      â”‚
â”‚   $f_{max} = \frac{1}{t_{cq} + t_{logic} + t_{wire} + t_{setup}}$  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.2.4 Hold Time Constraint

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    HOLD TIME ANALYSIS                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Data must be stable after the clock edge (hold time):            â”‚
â”‚                                                                      â”‚
â”‚   CLK   â”€â”€â”€â”€â”                                                       â”‚
â”‚             â”‚     Same clock edge for both launch and capture      â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€           â”‚
â”‚             â†‘                                                       â”‚
â”‚        Clock edge                                                   â”‚
â”‚                                                                      â”‚
â”‚   OLD   â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€               â”‚
â”‚   Data            â”‚         â”‚                                       â”‚
â”‚   at Q            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                       â”‚
â”‚             â†â”€ t_cq â”€â†’                                             â”‚
â”‚                                                                      â”‚
â”‚   Data  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                             â”‚
â”‚   at D                                â”‚                             â”‚
â”‚   (capturing)                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€            â”‚
â”‚                     â†â”€â”€ t_logic â”€â”€â”€â”€â†’                              â”‚
â”‚             â”‚â†â”€ t_hold â”€â†’â”‚                                         â”‚
â”‚                                                                      â”‚
â”‚   Problem scenario (hold violation):                               â”‚
â”‚   â€¢ Very short path through logic                                  â”‚
â”‚   â€¢ New data arrives before hold time expires                      â”‚
â”‚   â€¢ Captures wrong data (from same cycle!)                         â”‚
â”‚                                                                      â”‚
â”‚   Hold constraint equation:                                         â”‚
â”‚                                                                      â”‚
â”‚   $t_{cq} + t_{logic} + t_{wire} â‰¥ t_{hold}$                       â”‚
â”‚                                                                      â”‚
â”‚   Key insight: Hold constraint is independent of clock period!     â”‚
â”‚   â”œâ”€ Cannot be fixed by reducing frequency                        â”‚
â”‚   â””â”€ Must add delay to short paths                                 â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Hold time fix: Insert buffer/delay cells                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”                               â”‚
â”‚   â”‚ FF1 â”‚â”€â”€â”‚ BUF â”‚â”€â”€â”‚ BUF â”‚â”€â”€â”‚ FF2 â”‚   (Added delay)               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.2.5 Clock Skew Effects

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CLOCK SKEW IN STA                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Clock skew = difference in clock arrival times at different FFs  â”‚
â”‚                                                                      â”‚
â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚
â”‚                    â”‚      Clock Source       â”‚                      â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚                                â”‚                                    â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚            â”‚                   â”‚                   â”‚                â”‚
â”‚            â–¼                   â”‚                   â–¼                â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚       â”‚ Buffer â”‚               â”‚              â”‚ Buffer â”‚            â”‚
â”‚       â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜               â”‚              â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜            â”‚
â”‚           â”‚                    â”‚                  â”‚                 â”‚
â”‚           â–¼                    â”‚                  â–¼                 â”‚
â”‚        CLK1                    â”‚               CLK2                 â”‚
â”‚           â”‚                    â”‚                  â”‚                 â”‚
â”‚       â”Œâ”€â”€â”€â”´â”€â”€â”€â”                â”‚              â”Œâ”€â”€â”€â”´â”€â”€â”€â”             â”‚
â”‚       â”‚  FF1  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚  FF2  â”‚             â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   CLK1  â”€â”€â”€â”                                                        â”‚
â”‚            â”‚                                                        â”‚
â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”‚
â”‚                                                                      â”‚
â”‚   CLK2  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                  â”‚
â”‚                  â”‚â†â”€â”€ Î´ (skew) â”€â”€â†’                                 â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   With skew, constraints become:                                    â”‚
â”‚                                                                      â”‚
â”‚   Setup: $t_{cq} + t_{logic} + t_{setup} â‰¤ T + Î´$                  â”‚
â”‚   (if Î´ positive = late capture clock â†’ helps setup)               â”‚
â”‚                                                                      â”‚
â”‚   Hold:  $t_{cq} + t_{logic} â‰¥ t_{hold} + Î´$                       â”‚
â”‚   (if Î´ positive = late capture clock â†’ hurts hold)               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Skew impact summary:                                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Skew Direction    â”‚ Setup Impact    â”‚ Hold Impact          â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Î´ > 0 (late CLK2) â”‚ Helps (+Î´)      â”‚ Hurts (+Î´ to hold)   â”‚  â”‚
â”‚   â”‚ Î´ < 0 (early CLK2)â”‚ Hurts (-Î´)      â”‚ Helps (-Î´ from hold) â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.2.6 Timing Slack Calculation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TIMING SLACK                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Slack = timing margin (positive = good, negative = violation)    â”‚
â”‚                                                                      â”‚
â”‚   Setup Slack:                                                      â”‚
â”‚   $Slack_{setup} = T - (t_{cq} + t_{logic} + t_{setup})$           â”‚
â”‚                                                                      â”‚
â”‚   Hold Slack:                                                       â”‚
â”‚   $Slack_{hold} = (t_{cq} + t_{logic}) - t_{hold}$                 â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Example calculation:                                              â”‚
â”‚                                                                      â”‚
â”‚   Given:                                                            â”‚
â”‚   â€¢ Clock period T = 2 ns                                          â”‚
â”‚   â€¢ t_cq = 100 ps                                                  â”‚
â”‚   â€¢ t_logic = 1.5 ns                                               â”‚
â”‚   â€¢ t_setup = 80 ps                                                â”‚
â”‚   â€¢ t_hold = 50 ps                                                 â”‚
â”‚                                                                      â”‚
â”‚   Setup slack:                                                      â”‚
â”‚   $Slack = 2000 - (100 + 1500 + 80) = 2000 - 1680 = 320 ps$ âœ“     â”‚
â”‚                                                                      â”‚
â”‚   Hold slack:                                                       â”‚
â”‚   $Slack = (100 + 1500) - 50 = 1600 - 50 = 1550 ps$ âœ“             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Slack visualization:                                              â”‚
â”‚                                                                      â”‚
â”‚       Negative slack                 Positive slack                 â”‚
â”‚       (VIOLATION)                    (MEETING TIMING)               â”‚
â”‚                                                                      â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚
â”‚   â†â”€â”€â”€ Worse â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Better â”€â”€â†’       â”‚
â”‚                               0                                     â”‚
â”‚                                                                      â”‚
â”‚   Worst Negative Slack (WNS): Most critical timing violation       â”‚
â”‚   Total Negative Slack (TNS): Sum of all violations                â”‚
â”‚                                                                      â”‚
â”‚   Timing met when: WNS â‰¥ 0                                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ðŸ“Š Summary Table

| Concept | Definition | Formula/Condition |
|---------|------------|-------------------|
| Setup Constraint | Data stable before capture | $t_{cq} + t_{logic} + t_{setup} â‰¤ T$ |
| Hold Constraint | Data stable after capture | $t_{cq} + t_{logic} â‰¥ t_{hold}$ |
| Setup Slack | Margin for setup | $T - (t_{cq} + t_{logic} + t_{setup})$ |
| Hold Slack | Margin for hold | $(t_{cq} + t_{logic}) - t_{hold}$ |
| Clock Skew | Clock arrival difference | Affects both constraints |
| Timing Met | No violations | WNS â‰¥ 0 |

---

## â“ Quick Revision Questions

1. **Why is STA faster than simulation for timing verification?**

2. **Name the four types of timing paths and their start/end points.**

3. **Calculate the maximum frequency for: t_cq=50ps, t_logic=800ps, t_setup=100ps.**

4. **Why can't hold violations be fixed by reducing clock frequency?**

5. **A path has 100ps of positive clock skew. How does this affect setup slack?**

6. **What is the difference between WNS and TNS?**

---

## ðŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Delay Models](01-delay-models.md) | [Unit 7 Home](README.md) | [Critical Path Analysis â†’](03-critical-path-analysis.md) |
