DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Inverter_test"
duName "inverterControl_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "nonOverlapPeriod"
type "time"
value "nonOverlapPeriod * 1 sec"
)
]
mwi 0
uid 3792,0
)
(Instance
name "I_bridge"
duLibraryName "Inverter_test"
duName "HBridge"
elements [
(GiElement
name "samplingFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lowpassShift"
type "positive"
value "lowpassShift"
)
]
mwi 0
uid 5842,0
)
(Instance
name "I0"
duLibraryName "Inverter_test"
duName "sigmaDeltaModulator"
elements [
(GiElement
name "modulationFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "vRef"
type "real"
value "15.0"
)
]
mwi 0
uid 6154,0
)
(Instance
name "I_DUT"
duLibraryName "Inverter"
duName "inverterControl"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "nonOverlapPeriod"
type "real"
value "nonOverlapPeriod"
)
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineAmplitude"
type "real"
value "sineAmplitude"
)
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
mwi 0
uid 6477,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/inverter@control_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/inverter@control_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/inverter@control_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/inverterControl_tb"
)
(vvPair
variable "date"
value "01/08/20"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "inverterControl_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "01/08/20"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "17:05:50"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Inverter_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Inverter_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Inverter_test/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "inverterControl_tb"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/inverter@control_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/inverterControl_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:05:50"
)
(vvPair
variable "unit"
value "inverterControl_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1315,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 1316,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-5000,34000,13000,34900"
st "SIGNAL reset           : std_ulogic"
)
)
*2 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-5000,28000,13000,28900"
st "SIGNAL clock           : std_ulogic"
)
)
*3 (Grouping
uid 1487,0
optionalChildren [
*4 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "123000,110000,142000,112000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "123200,110500,138800,111500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,110000,117000,112000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "98750,110350,109250,111650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,116000,117000,118000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,116500,112400,117500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,110000,123000,112000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,110500,122000,111500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,112000,117000,114000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,112500,112400,113500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,112000,96000,114000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,112500,94800,113500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,114000,96000,116000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,114500,94200,115500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,112000,142000,118000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,112200,130400,113200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*12 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,114000,117000,116000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,114500,116600,115500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,116000,96000,118000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,116500,95400,117500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "91000,110000,142000,118000"
)
oxt "13000,22000,64000,30000"
)
*14 (Blk
uid 3792,0
shape (Rectangle
uid 3793,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "17000,81000,135000,89000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3794,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 3795,0
va (VaSet
font "courier,9,1"
)
xt "16950,89200,23950,90100"
st "Inverter_test"
blo "16950,89900"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 3796,0
va (VaSet
font "courier,9,1"
)
xt "16950,90400,28450,91300"
st "inverterControl_tester"
blo "16950,91100"
tm "BlkNameMgr"
)
*17 (Text
uid 3797,0
va (VaSet
font "courier,9,1"
)
xt "16950,91600,20950,92500"
st "I_tester"
blo "16950,92300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3798,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3799,0
text (MLText
uid 3800,0
va (VaSet
font "courier,9,0"
)
xt "17000,93300,46000,96000"
st "clockFrequency   = clockFrequency              ( real )  
mainsFrequency   = mainsFrequency              ( real )  
nonOverlapPeriod = nonOverlapPeriod * 1 sec    ( time )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "nonOverlapPeriod"
type "time"
value "nonOverlapPeriod * 1 sec"
)
]
)
viewicon (ZoomableIcon
uid 3801,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,87250,18750,88750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*18 (Net
uid 3902,0
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 2
suid 19,0
)
declText (MLText
uid 3903,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL doubleFrequency : std_uLogic"
)
)
*19 (Net
uid 4150,0
decl (Decl
n "sampleEn"
t "std_uLogic"
o 9
suid 25,0
)
declText (MLText
uid 4151,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL sampleEn        : std_uLogic"
)
)
*20 (Net
uid 4158,0
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 7
suid 26,0
)
declText (MLText
uid 4159,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL pwmCountEn      : std_uLogic"
)
)
*21 (Net
uid 4332,0
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 6
suid 27,0
)
declText (MLText
uid 4333,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL pwm2Low_n       : std_uLogic"
)
)
*22 (Net
uid 4340,0
decl (Decl
n "pwm2High"
t "std_uLogic"
o 5
suid 28,0
)
declText (MLText
uid 4341,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL pwm2High        : std_uLogic"
)
)
*23 (Net
uid 4348,0
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 4
suid 29,0
)
declText (MLText
uid 4349,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL pwm1Low_n       : std_uLogic"
)
)
*24 (Net
uid 4356,0
decl (Decl
n "pwm1High"
t "std_uLogic"
o 3
suid 30,0
)
declText (MLText
uid 4357,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL pwm1High        : std_uLogic"
)
)
*25 (Net
uid 4527,0
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 10
suid 31,0
)
declText (MLText
uid 4528,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL switchEvenOdd   : std_uLogic"
)
)
*26 (Net
uid 4584,0
decl (Decl
n "threeLevel"
t "std_uLogic"
o 11
suid 33,0
)
declText (MLText
uid 4585,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,-200,18000,700"
st "SIGNAL threeLevel      : std_uLogic"
)
)
*27 (Net
uid 4798,0
decl (Decl
n "trigger"
t "std_uLogic"
o 12
suid 34,0
)
declText (MLText
uid 4799,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,18000,900"
st "SIGNAL trigger         : std_uLogic"
)
)
*28 (Net
uid 5628,0
lang 11
decl (Decl
n "lowpass1"
t "real"
o 14
suid 37,0
)
declText (MLText
uid 5629,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL lowpass1        : real"
)
)
*29 (Net
uid 5630,0
lang 11
decl (Decl
n "lowpass2"
t "real"
o 13
suid 38,0
)
declText (MLText
uid 5631,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL lowpass2        : real"
)
)
*30 (SaComponent
uid 5842,0
optionalChildren [
*31 (CptPort
uid 5810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99000,52625,99750,53375"
)
tg (CPTG
uid 5812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5813,0
va (VaSet
font "courier,8,0"
)
xt "94000,52550,98000,53450"
st "lowpass1"
ju 2
blo "98000,53250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowpass1"
t "real"
o 10
suid 5,0
)
)
)
*32 (CptPort
uid 5814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,58625,83000,59375"
)
tg (CPTG
uid 5816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5817,0
va (VaSet
font "courier,8,0"
)
xt "84000,58550,90000,59450"
st "switch2High"
blo "84000,59250"
)
)
thePort (LogicalPort
decl (Decl
n "switch2High"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*33 (CptPort
uid 5818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,60625,83000,61375"
)
tg (CPTG
uid 5820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5821,0
va (VaSet
font "courier,8,0"
)
xt "84000,60550,89500,61450"
st "switch2Low"
blo "84000,61250"
)
)
thePort (LogicalPort
decl (Decl
n "switch2Low"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*34 (CptPort
uid 5822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,54625,83000,55375"
)
tg (CPTG
uid 5824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5825,0
va (VaSet
font "courier,8,0"
)
xt "84000,54550,90000,55450"
st "switch1High"
blo "84000,55250"
)
)
thePort (LogicalPort
decl (Decl
n "switch1High"
t "std_ulogic"
o 4
suid 8,0
)
)
)
*35 (CptPort
uid 5826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,56625,83000,57375"
)
tg (CPTG
uid 5828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5829,0
va (VaSet
font "courier,8,0"
)
xt "84000,56550,89500,57450"
st "switch1Low"
blo "84000,57250"
)
)
thePort (LogicalPort
decl (Decl
n "switch1Low"
t "std_ulogic"
o 5
suid 9,0
)
)
)
*36 (CptPort
uid 5830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99000,54625,99750,55375"
)
tg (CPTG
uid 5832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5833,0
va (VaSet
font "courier,8,0"
)
xt "94000,54550,98000,55450"
st "lowpass2"
ju 2
blo "98000,55250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowpass2"
t "real"
o 6
suid 10,0
)
)
)
*37 (CptPort
uid 5834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99000,56625,99750,57375"
)
tg (CPTG
uid 5836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5837,0
va (VaSet
font "courier,8,0"
)
xt "92000,56550,98000,57450"
st "lowpassDiff"
ju 2
blo "98000,57250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowpassDiff"
t "real"
o 7
suid 11,0
)
)
)
*38 (CptPort
uid 5838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,52625,83000,53375"
)
tg (CPTG
uid 5840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5841,0
va (VaSet
font "courier,8,0"
)
xt "84000,52550,91000,53450"
st "supplyVoltage"
blo "84000,53250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "supplyVoltage"
t "real"
o 8
suid 12,0
)
)
)
]
shape (Rectangle
uid 5843,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "83000,49000,99000,65000"
)
oxt "30000,4000,46000,20000"
ttg (MlTextGroup
uid 5844,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 5845,0
va (VaSet
font "courier,8,1"
)
xt "83000,65100,90000,66000"
st "Inverter_test"
blo "83000,65800"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 5846,0
va (VaSet
font "courier,8,1"
)
xt "83000,66000,86500,66900"
st "HBridge"
blo "83000,66700"
tm "CptNameMgr"
)
*41 (Text
uid 5847,0
va (VaSet
font "courier,8,1"
)
xt "83000,66900,87000,67800"
st "I_bridge"
blo "83000,67600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5848,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5849,0
text (MLText
uid 5850,0
va (VaSet
font "courier,8,0"
)
xt "83000,68400,109500,70200"
st "samplingFrequency = clockFrequency    ( real     )  
lowpassShift      = lowpassShift      ( positive )  "
)
header ""
)
elements [
(GiElement
name "samplingFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lowpassShift"
type "positive"
value "lowpassShift"
)
]
)
viewicon (ZoomableIcon
uid 5851,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "83250,63250,84750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*42 (Net
uid 5852,0
lang 11
decl (Decl
n "lowpassDiff"
t "real"
o 15
suid 39,0
)
declText (MLText
uid 5853,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL lowpassDiff     : real"
)
)
*43 (Net
uid 5868,0
lang 11
decl (Decl
n "supplyVoltage"
t "real"
o 16
suid 40,0
)
declText (MLText
uid 5869,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15000,900"
st "SIGNAL supplyVoltage   : real"
)
)
*44 (Net
uid 6001,0
decl (Decl
n "diffAmplitude"
t "std_uLogic"
o 17
suid 41,0
)
declText (MLText
uid 6002,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,18000,900"
st "SIGNAL diffAmplitude   : std_uLogic"
)
)
*45 (SaComponent
uid 6154,0
optionalChildren [
*46 (CptPort
uid 6142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,52625,115000,53375"
)
tg (CPTG
uid 6144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6145,0
va (VaSet
font "courier,8,0"
)
xt "116000,52550,118000,53450"
st "vInP"
blo "116000,53250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vInP"
t "real"
o 2
suid 13,0
)
)
)
*47 (CptPort
uid 6146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,54625,115000,55375"
)
tg (CPTG
uid 6148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6149,0
va (VaSet
font "courier,8,0"
)
xt "116000,54550,118000,55450"
st "vInN"
blo "116000,55250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "vInN"
t "real"
o 1
suid 14,0
)
)
)
*48 (CptPort
uid 6150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,52625,131750,53375"
)
tg (CPTG
uid 6152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6153,0
va (VaSet
font "courier,8,0"
)
xt "128000,52550,130000,53450"
st "dOut"
ju 2
blo "130000,53250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dOut"
t "std_ulogic"
o 3
suid 15,0
)
)
)
]
shape (Rectangle
uid 6155,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,49000,131000,59000"
)
oxt "30000,10000,46000,20000"
ttg (MlTextGroup
uid 6156,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 6157,0
va (VaSet
font "courier,8,1"
)
xt "115000,59100,122000,60000"
st "Inverter_test"
blo "115000,59800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 6158,0
va (VaSet
font "courier,8,1"
)
xt "115000,60000,125000,60900"
st "sigmaDeltaModulator"
blo "115000,60700"
tm "CptNameMgr"
)
*51 (Text
uid 6159,0
va (VaSet
font "courier,8,1"
)
xt "115000,60900,116000,61800"
st "I0"
blo "115000,61600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6160,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6161,0
text (MLText
uid 6162,0
va (VaSet
font "courier,8,0"
)
xt "115000,62400,136500,64200"
st "modulationFrequency = 20.0E6    ( real )  
vRef                = 15.0      ( real )  "
)
header ""
)
elements [
(GiElement
name "modulationFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "vRef"
type "real"
value "15.0"
)
]
)
viewicon (ZoomableIcon
uid 6163,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "115250,57250,116750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*52 (SaComponent
uid 6477,0
optionalChildren [
*53 (CptPort
uid 6417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,68625,43000,69375"
)
tg (CPTG
uid 6419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6420,0
va (VaSet
)
xt "44000,68400,47000,69400"
st "clock"
blo "44000,69200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*54 (CptPort
uid 6421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,70625,43000,71375"
)
tg (CPTG
uid 6423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6424,0
va (VaSet
)
xt "44000,70400,47000,71400"
st "reset"
blo "44000,71200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 2,0
)
)
)
*55 (CptPort
uid 6425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,52625,59750,53375"
)
tg (CPTG
uid 6427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6428,0
va (VaSet
)
xt "53200,52500,58000,53500"
st "pwm1High"
ju 2
blo "58000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1High"
t "std_uLogic"
o 10
suid 3,0
)
)
)
*56 (CptPort
uid 6429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,66625,43000,67375"
)
tg (CPTG
uid 6431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6432,0
va (VaSet
)
xt "44000,66400,48800,67400"
st "sampleEn"
blo "44000,67200"
)
)
thePort (LogicalPort
decl (Decl
n "sampleEn"
t "std_uLogic"
o 7
suid 5,0
)
)
)
*57 (CptPort
uid 6433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,60625,43000,61375"
)
tg (CPTG
uid 6435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6436,0
va (VaSet
)
xt "44000,60400,53600,61400"
st "doubleFrequency"
blo "44000,61200"
)
)
thePort (LogicalPort
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 3
suid 6,0
)
)
)
*58 (CptPort
uid 6437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6438,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50625,48250,51375,49000"
)
tg (CPTG
uid 6439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6440,0
va (VaSet
)
xt "49000,49000,53200,50000"
st "testOut"
blo "49000,49800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 14
suid 12,0
)
)
)
*59 (CptPort
uid 6441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,56625,59750,57375"
)
tg (CPTG
uid 6443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6444,0
va (VaSet
)
xt "53200,56400,58000,57400"
st "pwm2High"
ju 2
blo "58000,57200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2High"
t "std_uLogic"
o 12
suid 2014,0
)
)
)
*60 (CptPort
uid 6445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,54625,59750,55375"
)
tg (CPTG
uid 6447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6448,0
va (VaSet
)
xt "52600,54400,58000,55400"
st "pwm1Low_n"
ju 2
blo "58000,55200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 11
suid 2015,0
)
)
)
*61 (CptPort
uid 6449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,58625,59750,59375"
)
tg (CPTG
uid 6451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6452,0
va (VaSet
)
xt "52600,58400,58000,59400"
st "pwm2Low_n"
ju 2
blo "58000,59200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 13
suid 2016,0
)
)
)
*62 (CptPort
uid 6453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,56625,43000,57375"
)
tg (CPTG
uid 6455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6456,0
va (VaSet
)
xt "44000,56400,50600,57400"
st "threeLevel"
blo "44000,57200"
)
)
thePort (LogicalPort
decl (Decl
n "threeLevel"
t "std_uLogic"
o 9
suid 2017,0
)
)
)
*63 (CptPort
uid 6457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,64625,43000,65375"
)
tg (CPTG
uid 6459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6460,0
va (VaSet
)
xt "44000,64400,50600,65400"
st "pwmCountEn"
blo "44000,65200"
)
)
thePort (LogicalPort
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 5
suid 2018,0
)
)
)
*64 (CptPort
uid 6461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,58625,43000,59375"
)
tg (CPTG
uid 6463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6464,0
va (VaSet
)
xt "44000,58400,52400,59400"
st "switchEvenOdd"
blo "44000,59200"
)
)
thePort (LogicalPort
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 8
suid 2019,0
)
)
)
*65 (CptPort
uid 6465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,62625,59750,63375"
)
tg (CPTG
uid 6467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6468,0
va (VaSet
)
xt "53800,62400,58000,63400"
st "trigger"
ju 2
blo "58000,63200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger"
t "std_uLogic"
o 15
suid 2020,0
)
)
)
*66 (CptPort
uid 6469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,52625,43000,53375"
)
tg (CPTG
uid 6471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6472,0
va (VaSet
)
xt "44000,52500,52400,53500"
st "diffAmplitude"
blo "44000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "diffAmplitude"
t "std_uLogic"
o 2
suid 2021,0
)
)
)
*67 (CptPort
uid 6473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,54625,43000,55375"
)
tg (CPTG
uid 6475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6476,0
va (VaSet
)
xt "44000,54500,53000,55500"
st "mainsTriggered"
blo "44000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 4
suid 2022,0
)
)
)
]
shape (Rectangle
uid 6478,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,49000,59000,73000"
)
oxt "45000,2000,61000,26000"
ttg (MlTextGroup
uid 6479,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 6480,0
va (VaSet
font "courier,9,1"
)
xt "43100,72700,47100,73600"
st "Inverter"
blo "43100,73400"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 6481,0
va (VaSet
font "courier,9,1"
)
xt "43100,73600,51100,74500"
st "inverterControl"
blo "43100,74300"
tm "CptNameMgr"
)
*70 (Text
uid 6482,0
va (VaSet
font "courier,9,1"
)
xt "43100,74500,45600,75400"
st "I_DUT"
blo "43100,75200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6483,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6484,0
text (MLText
uid 6485,0
va (VaSet
font "courier,9,0"
)
xt "43000,76000,70000,83200"
st "clockFrequency   = clockFrequency      ( real     )  
mainsFrequency   = mainsFrequency      ( real     )  
pwmFrequency     = pwmFrequency        ( real     )  
nonOverlapPeriod = nonOverlapPeriod    ( real     )  
phaseBitNb       = phaseBitNb          ( positive )  
sineAmplitude    = sineAmplitude       ( real     )  
pwmBitNb         = pwmBitNb            ( positive )  
testLineNb       = testLineNb          ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "nonOverlapPeriod"
type "real"
value "nonOverlapPeriod"
)
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineAmplitude"
type "real"
value "sineAmplitude"
)
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
)
viewicon (ZoomableIcon
uid 6486,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,71250,44750,72750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*71 (Net
uid 6487,0
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 18
suid 42,0
)
declText (MLText
uid 6488,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,18000,900"
st "SIGNAL mainsTriggered  : std_uLogic"
)
)
*72 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "41000,71000,42250,81000"
pts [
"42250,71000"
"41000,71000"
"41000,81000"
]
)
start &54
end &14
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "courier,12,0"
)
xt "39000,69600,42500,70900"
st "reset"
blo "39000,70600"
tm "WireNameMgr"
)
)
on &1
)
*73 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "39000,69000,42250,81000"
pts [
"42250,69000"
"39000,69000"
"39000,81000"
]
)
start &53
end &14
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "courier,12,0"
)
xt "39000,67600,42500,68900"
st "clock"
blo "39000,68600"
tm "WireNameMgr"
)
)
on &2
)
*74 (Wire
uid 3904,0
shape (OrthoPolyLine
uid 3905,0
va (VaSet
vasetType 3
)
xt "31000,61000,42250,81000"
pts [
"42250,61000"
"31000,61000"
"31000,81000"
]
)
start &57
end &14
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 3908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3909,0
va (VaSet
font "courier,12,0"
)
xt "31000,59600,42200,60900"
st "doubleFrequency"
blo "31000,60600"
tm "WireNameMgr"
)
)
on &18
)
*75 (Wire
uid 3912,0
shape (OrthoPolyLine
uid 3913,0
va (VaSet
vasetType 3
)
xt "27000,57000,42250,81000"
pts [
"42250,57000"
"27000,57000"
"27000,81000"
]
)
start &62
end &14
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 3916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3917,0
va (VaSet
font "courier,12,0"
)
xt "35000,55600,42700,56900"
st "threeLevel"
blo "35000,56600"
tm "WireNameMgr"
)
)
on &26
)
*76 (Wire
uid 4152,0
shape (OrthoPolyLine
uid 4153,0
va (VaSet
vasetType 3
)
xt "37000,67000,42250,81000"
pts [
"42250,67000"
"37000,67000"
"37000,81000"
]
)
start &56
end &14
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 4156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4157,0
va (VaSet
font "courier,12,0"
)
xt "36000,65600,41600,66900"
st "sampleEn"
blo "36000,66600"
tm "WireNameMgr"
)
)
on &19
)
*77 (Wire
uid 4160,0
shape (OrthoPolyLine
uid 4161,0
va (VaSet
vasetType 3
)
xt "35000,65000,42250,81000"
pts [
"42250,65000"
"35000,65000"
"35000,81000"
]
)
start &63
end &14
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 4164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4165,0
va (VaSet
font "courier,12,0"
)
xt "34000,63600,41700,64900"
st "pwmCountEn"
blo "34000,64600"
tm "WireNameMgr"
)
)
on &20
)
*78 (Wire
uid 4334,0
optionalChildren [
*79 (BdJunction
uid 5862,0
ps "OnConnectorStrategy"
shape (Circle
uid 5863,0
va (VaSet
vasetType 1
)
xt "66600,60600,67400,61400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4335,0
va (VaSet
vasetType 3
)
xt "59750,59000,67000,81000"
pts [
"59750,59000"
"67000,59000"
"67000,81000"
]
)
start &61
end &14
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 4338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4339,0
va (VaSet
font "courier,12,0"
)
xt "61750,57600,68050,58900"
st "pwm2Low_n"
blo "61750,58600"
tm "WireNameMgr"
)
)
on &21
)
*80 (Wire
uid 4342,0
optionalChildren [
*81 (BdJunction
uid 5860,0
ps "OnConnectorStrategy"
shape (Circle
uid 5861,0
va (VaSet
vasetType 1
)
xt "68600,58600,69400,59400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4343,0
va (VaSet
vasetType 3
)
xt "59750,57000,69000,81000"
pts [
"59750,57000"
"69000,57000"
"69000,81000"
]
)
start &59
end &14
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 4346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4347,0
va (VaSet
font "courier,12,0"
)
xt "61750,55600,67350,56900"
st "pwm2High"
blo "61750,56600"
tm "WireNameMgr"
)
)
on &22
)
*82 (Wire
uid 4350,0
optionalChildren [
*83 (BdJunction
uid 5864,0
ps "OnConnectorStrategy"
shape (Circle
uid 5865,0
va (VaSet
vasetType 1
)
xt "70600,56600,71400,57400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4351,0
va (VaSet
vasetType 3
)
xt "59750,55000,71000,81000"
pts [
"59750,55000"
"71000,55000"
"71000,81000"
]
)
start &60
end &14
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 4354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4355,0
va (VaSet
font "courier,12,0"
)
xt "61750,53600,68050,54900"
st "pwm1Low_n"
blo "61750,54600"
tm "WireNameMgr"
)
)
on &23
)
*84 (Wire
uid 4358,0
optionalChildren [
*85 (BdJunction
uid 5866,0
ps "OnConnectorStrategy"
shape (Circle
uid 5867,0
va (VaSet
vasetType 1
)
xt "72600,54600,73400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4359,0
va (VaSet
vasetType 3
)
xt "59750,53000,73000,81000"
pts [
"59750,53000"
"73000,53000"
"73000,81000"
]
)
start &55
end &14
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 4362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4363,0
va (VaSet
font "courier,12,0"
)
xt "61750,51600,67350,52900"
st "pwm1High"
blo "61750,52600"
tm "WireNameMgr"
)
)
on &24
)
*86 (Wire
uid 4529,0
shape (OrthoPolyLine
uid 4530,0
va (VaSet
vasetType 3
)
xt "29000,59000,42250,81000"
pts [
"42250,59000"
"29000,59000"
"29000,81000"
]
)
start &64
end &14
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 4533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4534,0
va (VaSet
font "courier,12,0"
)
xt "32000,57600,41800,58900"
st "switchEvenOdd"
blo "32000,58600"
tm "WireNameMgr"
)
)
on &25
)
*87 (Wire
uid 4800,0
shape (OrthoPolyLine
uid 4801,0
va (VaSet
vasetType 3
)
xt "59750,63000,63000,81000"
pts [
"59750,63000"
"63000,63000"
"63000,81000"
]
)
start &65
end &14
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 4804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4805,0
va (VaSet
font "courier,12,0"
)
xt "61750,61600,66650,62900"
st "trigger"
blo "61750,62600"
tm "WireNameMgr"
)
)
on &27
)
*88 (Wire
uid 5594,0
shape (OrthoPolyLine
uid 5595,0
va (VaSet
vasetType 3
)
xt "71000,57000,82250,57000"
pts [
"71000,57000"
"82250,57000"
]
)
start &83
end &35
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5597,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "67250,55700,73550,57000"
st "pwm1Low_n"
blo "67250,56700"
tm "WireNameMgr"
)
)
on &23
)
*89 (Wire
uid 5600,0
shape (OrthoPolyLine
uid 5601,0
va (VaSet
vasetType 3
)
xt "69000,59000,82250,59000"
pts [
"69000,59000"
"82250,59000"
]
)
start &81
end &32
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5603,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "67250,57700,72850,59000"
st "pwm2High"
blo "67250,58700"
tm "WireNameMgr"
)
)
on &22
)
*90 (Wire
uid 5606,0
shape (OrthoPolyLine
uid 5607,0
va (VaSet
vasetType 3
)
xt "67000,61000,82250,61000"
pts [
"67000,61000"
"82250,61000"
]
)
start &79
end &33
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5609,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "76250,59700,82550,61000"
st "pwm2Low_n"
blo "76250,60700"
tm "WireNameMgr"
)
)
on &21
)
*91 (Wire
uid 5614,0
optionalChildren [
*92 (BdJunction
uid 6083,0
ps "OnConnectorStrategy"
shape (Circle
uid 6084,0
va (VaSet
vasetType 1
)
xt "104600,54600,105400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5615,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99750,55000,105000,81000"
pts [
"99750,55000"
"105000,55000"
"105000,81000"
]
)
start &36
end &14
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5619,0
va (VaSet
font "courier,12,0"
)
xt "101750,53700,107350,55000"
st "lowpass2"
blo "101750,54700"
tm "WireNameMgr"
)
)
on &29
)
*93 (Wire
uid 5622,0
optionalChildren [
*94 (BdJunction
uid 6077,0
ps "OnConnectorStrategy"
shape (Circle
uid 6078,0
va (VaSet
vasetType 1
)
xt "106600,52600,107400,53400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5623,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99750,53000,107000,81000"
pts [
"99750,53000"
"107000,53000"
"107000,81000"
]
)
start &31
end &14
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5627,0
va (VaSet
font "courier,12,0"
)
xt "101750,51700,107350,53000"
st "lowpass1"
blo "101750,52700"
tm "WireNameMgr"
)
)
on &28
)
*95 (Wire
uid 5731,0
shape (OrthoPolyLine
uid 5732,0
va (VaSet
vasetType 3
)
xt "73000,55000,82250,55000"
pts [
"73000,55000"
"82250,55000"
]
)
start &85
end &34
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5734,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "67250,53700,72850,55000"
st "pwm1High"
blo "67250,54700"
tm "WireNameMgr"
)
)
on &24
)
*96 (Wire
uid 5854,0
shape (OrthoPolyLine
uid 5855,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99750,57000,103000,81000"
pts [
"99750,57000"
"103000,57000"
"103000,81000"
]
)
start &37
end &14
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5859,0
va (VaSet
font "courier,12,0"
)
xt "101750,55700,110150,57000"
st "lowpassDiff"
blo "101750,56700"
tm "WireNameMgr"
)
)
on &42
)
*97 (Wire
uid 5870,0
shape (OrthoPolyLine
uid 5871,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,53000,82250,81000"
pts [
"82250,53000"
"79000,53000"
"79000,81000"
]
)
start &38
end &14
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5875,0
va (VaSet
font "courier,12,0"
)
xt "73000,51700,82800,53000"
st "supplyVoltage"
blo "73000,52700"
tm "WireNameMgr"
)
)
on &43
)
*98 (Wire
uid 6003,0
shape (OrthoPolyLine
uid 6004,0
va (VaSet
vasetType 3
)
xt "39000,45000,135000,53000"
pts [
"42250,53000"
"39000,53000"
"39000,45000"
"135000,45000"
"135000,53000"
"131750,53000"
]
)
start &66
end &48
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 6007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6008,0
va (VaSet
font "courier,12,0"
)
xt "31250,51700,41050,53000"
st "diffAmplitude"
blo "31250,52700"
tm "WireNameMgr"
)
)
on &44
)
*99 (Wire
uid 6073,0
shape (OrthoPolyLine
uid 6074,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,53000,114250,53000"
pts [
"114250,53000"
"107000,53000"
]
)
start &46
end &94
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6076,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "107250,51700,112850,53000"
st "lowpass1"
blo "107250,52700"
tm "WireNameMgr"
)
)
on &28
)
*100 (Wire
uid 6079,0
shape (OrthoPolyLine
uid 6080,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,55000,114250,55000"
pts [
"114250,55000"
"105000,55000"
]
)
start &47
end &92
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6082,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "107250,53700,112850,55000"
st "lowpass2"
blo "107250,54700"
tm "WireNameMgr"
)
)
on &29
)
*101 (Wire
uid 6489,0
shape (OrthoPolyLine
uid 6490,0
va (VaSet
vasetType 3
)
xt "25000,55000,42250,81000"
pts [
"42250,55000"
"25000,55000"
"25000,81000"
]
)
start &67
end &14
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 6493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6494,0
va (VaSet
font "courier,12,0"
)
xt "30250,53700,40750,55000"
st "mainsTriggered"
blo "30250,54700"
tm "WireNameMgr"
)
)
on &71
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *102 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 1297,0
va (VaSet
font "courier,9,1"
)
xt "-7000,19200,-500,20100"
st "Package List"
blo "-7000,19900"
)
*104 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,20400,11600,23400"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,32000,1000"
st "Compiler Directives"
blo "20000,800"
)
*106 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33800,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*107 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*108 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,34400,6600"
st "Post-module directives:"
blo "20000,6400"
)
*109 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*110 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33800,8200"
st "End-module directives:"
blo "20000,8000"
)
*111 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "124,57,1622,1019"
viewArea "-9159,17064,157481,120577"
cachedDiagramExtent "-7000,-200,142000,118000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 6496,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,9,1"
)
xt "150,900,4150,2100"
st "Panel0"
blo "150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "courier,9,1"
)
xt "1500,2550,6900,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*113 (Text
va (VaSet
font "courier,9,1"
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*114 (Text
va (VaSet
font "courier,9,1"
)
xt "1500,4950,3200,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "courier,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*116 (Text
va (VaSet
font "courier,9,1"
)
xt "-100,4200,8600,5400"
st "MWComponent"
blo "-100,5200"
)
*117 (Text
va (VaSet
font "courier,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "courier,9,1"
)
xt "-350,2550,3750,3750"
st "Library"
blo "-350,3550"
tm "BdLibraryNameMgr"
)
*119 (Text
va (VaSet
font "courier,9,1"
)
xt "-350,3750,7650,4950"
st "SaComponent"
blo "-350,4750"
tm "CptNameMgr"
)
*120 (Text
va (VaSet
font "courier,9,1"
)
xt "-350,4950,1350,6150"
st "I0"
blo "-350,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "courier,9,1"
)
xt "-850,2550,3250,3750"
st "Library"
blo "-850,3550"
)
*122 (Text
va (VaSet
font "courier,9,1"
)
xt "-850,3750,8150,4950"
st "VhdlComponent"
blo "-850,4750"
)
*123 (Text
va (VaSet
font "courier,9,1"
)
xt "-850,4950,850,6150"
st "I0"
blo "-850,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
va (VaSet
font "courier,9,1"
)
xt "-1600,2550,2500,3750"
st "Library"
blo "-1600,3550"
)
*125 (Text
va (VaSet
font "courier,9,1"
)
xt "-1600,3750,8700,4950"
st "VerilogComponent"
blo "-1600,4750"
)
*126 (Text
va (VaSet
font "courier,9,1"
)
xt "-1600,4950,100,6150"
st "I0"
blo "-1600,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "courier,9,1"
)
xt "2950,3400,5350,4600"
st "eb1"
blo "2950,4400"
tm "HdlTextNameMgr"
)
*128 (Text
va (VaSet
font "courier,9,1"
)
xt "2950,4600,4150,5800"
st "1"
blo "2950,5600"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,200,4700,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1400,1200,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5400,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,10800,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1500,14450,-500"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*130 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1500,9000,-500"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*132 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,9,1"
)
xt "-7000,25600,-500,26500"
st "Declarations"
blo "-7000,26300"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,9,1"
)
xt "-7000,26800,-4000,27700"
st "Ports:"
blo "-7000,27500"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,9,1"
)
xt "-7000,26500,-2500,27400"
st "Pre User:"
blo "-7000,27200"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,27400,20800,38400"
st "constant clockFrequency: real := 66.0E6;
constant mainsFrequency: real := 500.0;
constant pwmFrequency: real := 20.0E3;
constant nonOverlapPeriod: real := 0.5E-6;

constant phaseBitNb: positive := 24;
constant sineAmplitude: real := 0.75;
constant pwmBitNb: positive := 10;

constant testLineNb: positive := 8;
constant lowpassShift : positive := 12;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,9,1"
)
xt "-7000,26800,1500,27700"
st "Diagram Signals:"
blo "-7000,27500"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,9,1"
)
xt "-7000,26800,-1500,27700"
st "Post User:"
blo "-7000,27500"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41200,-5000,41200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 42,0
usingSuid 1
emptyRow *133 (LEmptyRow
)
uid 2387,0
optionalChildren [
*134 (RefLabelRowHdr
)
*135 (TitleRowHdr
)
*136 (FilterRowHdr
)
*137 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*138 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*139 (GroupColHdr
tm "GroupColHdrMgr"
)
*140 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*141 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*142 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*143 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*144 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*145 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 2364,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 2366,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 2
suid 19,0
)
)
uid 3952,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sampleEn"
t "std_uLogic"
o 9
suid 25,0
)
)
uid 4166,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 7
suid 26,0
)
)
uid 4168,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 6
suid 27,0
)
)
uid 4364,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm2High"
t "std_uLogic"
o 5
suid 28,0
)
)
uid 4366,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 4
suid 29,0
)
)
uid 4368,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm1High"
t "std_uLogic"
o 3
suid 30,0
)
)
uid 4370,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 10
suid 31,0
)
)
uid 4535,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "threeLevel"
t "std_uLogic"
o 11
suid 33,0
)
)
uid 4586,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trigger"
t "std_uLogic"
o 12
suid 34,0
)
)
uid 4806,0
)
*158 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowpass1"
t "real"
o 14
suid 37,0
)
)
uid 5632,0
)
*159 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowpass2"
t "real"
o 13
suid 38,0
)
)
uid 5634,0
)
*160 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowpassDiff"
t "real"
o 15
suid 39,0
)
)
uid 5876,0
)
*161 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "supplyVoltage"
t "real"
o 16
suid 40,0
)
)
uid 5878,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "diffAmplitude"
t "std_uLogic"
o 17
suid 41,0
)
)
uid 6085,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 18
suid 42,0
)
)
uid 6495,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2400,0
optionalChildren [
*164 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *165 (MRCItem
litem &133
pos 18
dimension 20
)
uid 2402,0
optionalChildren [
*166 (MRCItem
litem &134
pos 0
dimension 20
uid 2403,0
)
*167 (MRCItem
litem &135
pos 1
dimension 23
uid 2404,0
)
*168 (MRCItem
litem &136
pos 2
hidden 1
dimension 20
uid 2405,0
)
*169 (MRCItem
litem &146
pos 0
dimension 20
uid 2365,0
)
*170 (MRCItem
litem &147
pos 1
dimension 20
uid 2367,0
)
*171 (MRCItem
litem &148
pos 2
dimension 20
uid 3953,0
)
*172 (MRCItem
litem &149
pos 3
dimension 20
uid 4167,0
)
*173 (MRCItem
litem &150
pos 4
dimension 20
uid 4169,0
)
*174 (MRCItem
litem &151
pos 5
dimension 20
uid 4365,0
)
*175 (MRCItem
litem &152
pos 6
dimension 20
uid 4367,0
)
*176 (MRCItem
litem &153
pos 7
dimension 20
uid 4369,0
)
*177 (MRCItem
litem &154
pos 8
dimension 20
uid 4371,0
)
*178 (MRCItem
litem &155
pos 9
dimension 20
uid 4536,0
)
*179 (MRCItem
litem &156
pos 10
dimension 20
uid 4587,0
)
*180 (MRCItem
litem &157
pos 11
dimension 20
uid 4807,0
)
*181 (MRCItem
litem &158
pos 12
dimension 20
uid 5633,0
)
*182 (MRCItem
litem &159
pos 13
dimension 20
uid 5635,0
)
*183 (MRCItem
litem &160
pos 14
dimension 20
uid 5877,0
)
*184 (MRCItem
litem &161
pos 15
dimension 20
uid 5879,0
)
*185 (MRCItem
litem &162
pos 16
dimension 20
uid 6086,0
)
*186 (MRCItem
litem &163
pos 17
dimension 20
uid 6496,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2406,0
optionalChildren [
*187 (MRCItem
litem &137
pos 0
dimension 20
uid 2407,0
)
*188 (MRCItem
litem &139
pos 1
dimension 50
uid 2408,0
)
*189 (MRCItem
litem &140
pos 2
dimension 100
uid 2409,0
)
*190 (MRCItem
litem &141
pos 3
dimension 50
uid 2410,0
)
*191 (MRCItem
litem &142
pos 4
dimension 100
uid 2411,0
)
*192 (MRCItem
litem &143
pos 5
dimension 100
uid 2412,0
)
*193 (MRCItem
litem &144
pos 6
dimension 50
uid 2413,0
)
*194 (MRCItem
litem &145
pos 7
dimension 80
uid 2414,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2401,0
vaOverrides [
]
)
]
)
uid 2386,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *195 (LEmptyRow
)
uid 2416,0
optionalChildren [
*196 (RefLabelRowHdr
)
*197 (TitleRowHdr
)
*198 (FilterRowHdr
)
*199 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*200 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*201 (GroupColHdr
tm "GroupColHdrMgr"
)
*202 (NameColHdr
tm "GenericNameColHdrMgr"
)
*203 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*204 (InitColHdr
tm "GenericValueColHdrMgr"
)
*205 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*206 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 2428,0
optionalChildren [
*207 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *208 (MRCItem
litem &195
pos 0
dimension 20
)
uid 2430,0
optionalChildren [
*209 (MRCItem
litem &196
pos 0
dimension 20
uid 2431,0
)
*210 (MRCItem
litem &197
pos 1
dimension 23
uid 2432,0
)
*211 (MRCItem
litem &198
pos 2
hidden 1
dimension 20
uid 2433,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2434,0
optionalChildren [
*212 (MRCItem
litem &199
pos 0
dimension 20
uid 2435,0
)
*213 (MRCItem
litem &201
pos 1
dimension 50
uid 2436,0
)
*214 (MRCItem
litem &202
pos 2
dimension 100
uid 2437,0
)
*215 (MRCItem
litem &203
pos 3
dimension 100
uid 2438,0
)
*216 (MRCItem
litem &204
pos 4
dimension 50
uid 2439,0
)
*217 (MRCItem
litem &205
pos 5
dimension 50
uid 2440,0
)
*218 (MRCItem
litem &206
pos 6
dimension 80
uid 2441,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2429,0
vaOverrides [
]
)
]
)
uid 2415,0
type 1
)
activeModelName "BlockDiag"
)
